#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat May 07 03:56:09 2016
# Process ID: 12988
# Log file: C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/triangle_intersect_wrapper.vds
# Journal file: C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source triangle_intersect_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justin/Documents/GitHub/fpga-trace/hls/triangle_intersect/tri_intersect/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
Command: synth_design -top triangle_intersect_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 332.605 ; gain = 155.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_wrapper' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'triangle_intersect' declared at 'C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2869' bound to instance 'triangle_intersect_i' of component 'triangle_intersect' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2899]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:3390]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:3394]
INFO: [Synth 8-3491] module 'triangle_intersect_axi_dma_0_0' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/synth/triangle_intersect_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'triangle_intersect_axi_dma_0_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:3398]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_axi_dma_0_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/synth/triangle_intersect_axi_dma_0_0.vhd:158]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/synth/triangle_intersect_axi_dma_0_0.vhd:416]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg.vhd:402]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:269]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (8#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (9#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (10#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (11#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:310]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:269]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:269]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:301]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:311]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:335]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:525]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:529]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:541]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:545]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:681]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:685]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:697]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:701]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (12#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (13#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:222]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (14#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (15#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (16#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:345]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (17#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (18#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (19#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (20#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (21#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (21#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (21#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (22#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (23#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (24#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (25#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (26#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (27#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (28#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (29#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (30#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (31#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (31#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (31#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (31#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (31#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized3' (31#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (32#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (33#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (33#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (34#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (35#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (36#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (37#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg.vhd:402]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (38#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (38#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (38#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (38#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (38#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (39#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (40#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (41#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (42#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (43#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (44#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (45#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (46#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (47#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (48#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (49#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (50#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (50#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (51#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (52#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (53#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (53#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (54#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (55#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (56#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (57#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (57#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (57#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (57#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (57#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (58#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (59#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (60#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:17024]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (61#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (62#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (63#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (64#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (65#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (66#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (67#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory' (68#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (69#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (70#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (71#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (72#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (73#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (74#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (75#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (76#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (77#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (78#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (79#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (80#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (81#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (82#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (83#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (84#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (85#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (86#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (87#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (88#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (89#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (90#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (91#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (92#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (92#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (92#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (92#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (92#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (93#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (94#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (95#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (95#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (95#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (95#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (95#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (95#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (96#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (97#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (98#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (98#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (98#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized2' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized3' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized4' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:17024]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (99#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (100#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (100#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (101#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (102#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (103#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (104#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (105#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:934]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (106#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_axi_dma_0_0' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/synth/triangle_intersect_axi_dma_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_axi_mem_intercon_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1639]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2053]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_YCVYZF' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:100]
INFO: [Synth 8-3491] module 'triangle_intersect_auto_pc_1' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_pc_1/synth/triangle_intersect_auto_pc_1.v:57' bound to instance 'auto_pc' of component 'triangle_intersect_auto_pc_1' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:343]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_auto_pc_1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_pc_1/synth/triangle_intersect_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized5' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized6' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized6' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized7' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized8' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized8' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (107#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (108#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized9' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized9' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized10' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized10' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized11' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized11' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized12' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized12' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (109#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (110#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (111#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized13' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized13' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized14' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized14' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized2' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized15' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized15' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized16' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized16' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (112#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (113#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (114#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (115#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_auto_pc_1' (116#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_pc_1/synth/triangle_intersect_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_YCVYZF' (117#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:100]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FME12G' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:777]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:879]
INFO: [Synth 8-3491] module 'triangle_intersect_auto_us_0' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_0/synth/triangle_intersect_auto_us_0.v:57' bound to instance 'auto_us' of component 'triangle_intersect_auto_us_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:883]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_auto_us_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_0/synth/triangle_intersect_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (118#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (119#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (119#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (119#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (119#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (119#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (120#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (121#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (122#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (123#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (124#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (124#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (124#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (124#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (124#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (124#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (124#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (125#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (126#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_auto_us_0' (127#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_0/synth/triangle_intersect_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FME12G' (128#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:777]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1G34NP1' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:974]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1094]
INFO: [Synth 8-3491] module 'triangle_intersect_auto_us_1' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_1/synth/triangle_intersect_auto_us_1.v:57' bound to instance 'auto_us' of component 'triangle_intersect_auto_us_1' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_auto_us_1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_1/synth/triangle_intersect_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (128#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (128#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (128#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (128#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (128#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (128#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (129#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (129#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (129#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_auto_us_1' (130#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_1/synth/triangle_intersect_auto_us_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1G34NP1' (131#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:974]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1FFYAJ6' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1223]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1432]
INFO: [Synth 8-3491] module 'triangle_intersect_auto_us_2' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_2/synth/triangle_intersect_auto_us_2.v:57' bound to instance 'auto_us' of component 'triangle_intersect_auto_us_2' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1436]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_auto_us_2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_2/synth/triangle_intersect_auto_us_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized1' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' (131#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_auto_us_2' (132#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_2/synth/triangle_intersect_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1FFYAJ6' (133#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1223]
INFO: [Synth 8-3491] module 'triangle_intersect_xbar_0' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_xbar_0/synth/triangle_intersect_xbar_0.v:57' bound to instance 'xbar' of component 'triangle_intersect_xbar_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2290]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_xbar_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_xbar_0/synth/triangle_intersect_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (134#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (135#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (136#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (137#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (138#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (139#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (140#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (141#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (141#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (141#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (142#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (143#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (144#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (145#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (146#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (147#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (148#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (149#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_xbar_0' (150#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_xbar_0/synth/triangle_intersect_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_axi_mem_intercon_0' (151#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:1639]
INFO: [Synth 8-3491] module 'triangle_intersect_processing_system7_0_0' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/synth/triangle_intersect_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'triangle_intersect_processing_system7_0_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:3603]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_processing_system7_0_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/synth/triangle_intersect_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1326]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (152#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (153#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (154#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (155#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/synth/triangle_intersect_processing_system7_0_0.v:484]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_processing_system7_0_0' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/synth/triangle_intersect_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_processing_system7_0_axi_periph_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2685]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_18SS9VV' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:493]
INFO: [Synth 8-3491] module 'triangle_intersect_auto_pc_0' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_pc_0/synth/triangle_intersect_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'triangle_intersect_auto_pc_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:673]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_auto_pc_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_pc_0/synth/triangle_intersect_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (156#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (157#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (158#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (159#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (160#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (161#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (162#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (162#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (163#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (164#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (165#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (165#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (165#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (166#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (167#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (167#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_auto_pc_0' (168#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_pc_0/synth/triangle_intersect_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_18SS9VV' (169#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:493]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_processing_system7_0_axi_periph_0' (170#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2685]
INFO: [Synth 8-3491] module 'triangle_intersect_rst_processing_system7_0_100M_0' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/synth/triangle_intersect_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'triangle_intersect_rst_processing_system7_0_100M_0' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_rst_processing_system7_0_100M_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/synth/triangle_intersect_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/synth/triangle_intersect_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (171#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (171#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (171#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (172#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (173#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (174#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (175#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_rst_processing_system7_0_100M_0' (176#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/synth/triangle_intersect_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'triangle_intersect_tri_intersect_0_1' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_tri_intersect_0_1/synth/triangle_intersect_tri_intersect_0_1.vhd:56' bound to instance 'tri_intersect_0' of component 'triangle_intersect_tri_intersect_0_1' [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:3818]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_tri_intersect_0_1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_tri_intersect_0_1/synth/triangle_intersect_tri_intersect_0_1.vhd:81]
INFO: [Synth 8-3491] module 'tri_intersect' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect.vhd:12' bound to instance 'U0' of component 'tri_intersect' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_tri_intersect_0_1/synth/triangle_intersect_tri_intersect_0_1.vhd:137]
INFO: [Synth 8-638] synthesizing module 'tri_intersect' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect.vhd:229]
INFO: [Synth 8-3491] module 'tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp.vhd:11' bound to instance 'tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp_U0' of component 'tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect.vhd:548]
INFO: [Synth 8-638] synthesizing module 'tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp.vhd:30]
INFO: [Synth 8-3491] module 'tri_intersect_ap_faddfsub_7_full_dsp_32' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_faddfsub_7_full_dsp_32.vhd:59' bound to instance 'tri_intersect_ap_faddfsub_7_full_dsp_32_u' of component 'tri_intersect_ap_faddfsub_7_full_dsp_32' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp.vhd:62]
INFO: [Synth 8-638] synthesizing module 'tri_intersect_ap_faddfsub_7_full_dsp_32' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_faddfsub_7_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_faddfsub_7_full_dsp_32.vhd:199]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:6990]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12210]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:7079]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (177#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (177#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (178#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (178#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (178#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (178#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (178#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (178#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (178#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (179#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/911737ed/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (180#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (181#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (182#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (183#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (184#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (185#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (185#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (185#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (185#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (185#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (185#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (186#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized55' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized55' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized56' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized56' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized57' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized57' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized58' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized58' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized59' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized59' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized60' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized60' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized61' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized61' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized62' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized62' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized63' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized63' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized64' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized64' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized65' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized65' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized66' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized66' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized67' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized67' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized68' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized68' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized69' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized69' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized70' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized70' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized71' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized71' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized72' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized72' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized73' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized73' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized74' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized74' (187#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (188#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized75' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (188#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized75' (188#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (189#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (190#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized76' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized76' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized77' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized77' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized78' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized78' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized79' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized79' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized80' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized80' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized81' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized81' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized82' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized167' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized167' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized82' (191#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (192#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (193#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'tri_intersect_ap_faddfsub_7_full_dsp_32' (194#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_faddfsub_7_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp.vhd:30]
INFO: [Synth 8-638] synthesizing module 'tri_intersect_fmul_32ns_32ns_32_5_max_dsp' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_fmul_32ns_32ns_32_5_max_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'tri_intersect_ap_fmul_3_max_dsp_32' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized83' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized83' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized84' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized84' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized85' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized85' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized86' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized86' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized87' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized87' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized88' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized88' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized89' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized89' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized90' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized90' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized91' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized91' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized92' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized92' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized93' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized93' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized94' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized94' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized95' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized95' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized96' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized96' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized97' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized97' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (195#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (196#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized98' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized98' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized99' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized99' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized100' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized100' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized101' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized101' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized102' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized102' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized103' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized103' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized104' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized104' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized105' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized105' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized106' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized106' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized107' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized107' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized108' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized108' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized109' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized109' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized110' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized110' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized111' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized111' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized112' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized112' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized113' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized113' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized114' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized114' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized115' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized115' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized116' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized116' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized117' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized117' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized118' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized118' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized119' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized119' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized120' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized120' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized121' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized121' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized122' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized122' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized123' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized123' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized124' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized124' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized125' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized125' (197#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized126' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized126' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized127' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized127' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized128' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized128' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized129' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized129' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized130' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized130' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized131' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized131' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized132' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized132' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized133' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized133' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized134' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized134' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized135' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized135' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized136' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized136' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized137' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized137' (198#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (199#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (200#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (201#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized138' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized138' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized139' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized139' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized140' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized140' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized141' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized141' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized142' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized288' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized288' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized142' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized143' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized290' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized290' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized143' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized144' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized292' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized292' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized144' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized1' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized1' (202#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'tri_intersect_ap_fmul_3_max_dsp_32' (203#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'tri_intersect_fmul_32ns_32ns_32_5_max_dsp' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_fmul_32ns_32ns_32_5_max_dsp.vhd:29]
INFO: [Synth 8-638] synthesizing module 'tri_intersect_fdiv_32ns_32ns_32_30' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_fdiv_32ns_32ns_32_30.vhd:29]
INFO: [Synth 8-638] synthesizing module 'tri_intersect_ap_fdiv_28_no_dsp_32' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_fdiv_28_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized145' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized145' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized146' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized146' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized147' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized147' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (204#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized148' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized148' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized149' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized149' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized150' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized150' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized151' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized151' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized152' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized152' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized153' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized153' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized154' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized154' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized155' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized155' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized156' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized156' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized157' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized157' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized158' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized158' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized159' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized159' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized160' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized160' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized161' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized161' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized162' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized162' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized163' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized163' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized164' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized164' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized165' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized165' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized166' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized166' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized167' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized167' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized168' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized168' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized169' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized169' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized170' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized170' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized171' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized171' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized172' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized172' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized173' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized173' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized174' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized174' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized175' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized175' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized176' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized176' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized177' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized177' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized178' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized178' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized179' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized179' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized180' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized180' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized181' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized181' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized182' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized182' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized183' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized183' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized184' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized184' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized185' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized185' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized186' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized186' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized187' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized187' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized188' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized188' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized189' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized189' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized190' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized190' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized191' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized191' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized192' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized192' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized193' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized193' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized194' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized194' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized195' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized195' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized196' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized196' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized197' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized197' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized198' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized198' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized199' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized199' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized200' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized200' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized201' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized201' (205#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized202' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized202' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized203' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized203' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized204' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized204' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized205' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized205' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized206' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized206' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized207' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized207' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized208' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized208' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized209' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized209' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized210' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized210' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized211' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized211' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized212' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized212' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized213' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized213' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized214' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized214' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized215' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized215' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized216' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized216' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized217' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized217' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized218' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized218' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized219' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized219' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized220' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized220' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized221' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized221' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized222' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized222' (206#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized223' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized223' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized224' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized224' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized225' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized225' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized226' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized226' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized227' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized227' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized228' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized228' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized229' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized229' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized230' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized230' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized231' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized231' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized232' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized232' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized233' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized233' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized234' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized234' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized235' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized235' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized236' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized236' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized237' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized237' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized238' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized238' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized239' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized239' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized240' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized240' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized241' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized241' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized242' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized242' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (207#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized243' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized243' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized244' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized244' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized245' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized245' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized246' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized246' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized247' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized247' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized248' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized248' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized249' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized249' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized250' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized250' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (208#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (209#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized251' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' (209#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized251' (209#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (209#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized252' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized252' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized253' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized253' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized254' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized254' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized255' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized255' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized256' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized256' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized257' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized257' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized258' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized258' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized3' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized3' (210#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'tri_intersect_ap_fdiv_28_no_dsp_32' (211#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/ip/tri_intersect_ap_fdiv_28_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'tri_intersect_fdiv_32ns_32ns_32_30' (212#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect_fdiv_32ns_32ns_32_30.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'tri_intersect' (213#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/tri_intersect_v1_0/a189f713/hdl/vhdl/tri_intersect.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_tri_intersect_0_1' (214#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_tri_intersect_0_1/synth/triangle_intersect_tri_intersect_0_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'triangle_intersect_xlconcat_0_0' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_xlconcat_0_0/synth/triangle_intersect_xlconcat_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (215#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_xlconcat_0_0' (216#1) [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_xlconcat_0_0/synth/triangle_intersect_xlconcat_0_0.vhd:67]
WARNING: [Synth 8-3848] Net NLW_tri_intersect_0_ins_TSTRB_UNCONNECTED in module/entity triangle_intersect does not have driver. [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:3384]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect' (217#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect.vhd:2899]
INFO: [Synth 8-256] done synthesizing module 'triangle_intersect_wrapper' (218#1) [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/hdl/triangle_intersect_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:04:37 . Memory (MB): peak = 684.914 ; gain = 507.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:35 ; elapsed = 00:04:39 . Memory (MB): peak = 684.914 ; gain = 507.898
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 834 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'triangle_intersect_i/tri_intersect_0/U0/tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp_U0/tri_intersect_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'triangle_intersect_i/tri_intersect_0/U0/tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp_U1/tri_intersect_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'triangle_intersect_i/tri_intersect_0/U0/tri_intersect_faddfsub_32ns_32ns_32_9_full_dsp_U2/tri_intersect_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'triangle_intersect_i/tri_intersect_0/U0/tri_intersect_fdiv_32ns_32ns_32_30_U9/tri_intersect_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43763]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'triangle_intersect_i/tri_intersect_0/U0/tri_intersect_fdiv_32ns_32ns_32_30_U9/tri_intersect_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:43778]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/triangle_intersect_processing_system7_0_0.xdc] for cell 'triangle_intersect_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/triangle_intersect_processing_system7_0_0.xdc] for cell 'triangle_intersect_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_processing_system7_0_0/triangle_intersect_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/triangle_intersect_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/triangle_intersect_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/triangle_intersect_axi_dma_0_0.xdc] for cell 'triangle_intersect_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/triangle_intersect_axi_dma_0_0.xdc] for cell 'triangle_intersect_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/triangle_intersect_rst_processing_system7_0_100M_0_board.xdc] for cell 'triangle_intersect_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/triangle_intersect_rst_processing_system7_0_100M_0_board.xdc] for cell 'triangle_intersect_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/triangle_intersect_rst_processing_system7_0_100M_0.xdc] for cell 'triangle_intersect_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_rst_processing_system7_0_100M_0/triangle_intersect_rst_processing_system7_0_100M_0.xdc] for cell 'triangle_intersect_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/triangle_intersect_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/triangle_intersect_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/triangle_intersect_axi_dma_0_0_clocks.xdc] for cell 'triangle_intersect_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_axi_dma_0_0/triangle_intersect_axi_dma_0_0_clocks.xdc] for cell 'triangle_intersect_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_0/triangle_intersect_auto_us_0_clocks.xdc] for cell 'triangle_intersect_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_0/triangle_intersect_auto_us_0_clocks.xdc] for cell 'triangle_intersect_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_1/triangle_intersect_auto_us_1_clocks.xdc] for cell 'triangle_intersect_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_1/triangle_intersect_auto_us_1_clocks.xdc] for cell 'triangle_intersect_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_2/triangle_intersect_auto_us_2_clocks.xdc] for cell 'triangle_intersect_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/bd/triangle_intersect/ip/triangle_intersect_auto_us_2/triangle_intersect_auto_us_2_clocks.xdc] for cell 'triangle_intersect_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  FDE => FDRE: 16 instances
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 936.605 ; gain = 0.953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:52 ; elapsed = 00:04:58 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:52 ; elapsed = 00:04:58 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for triangle_intersect_i/processing_system7_0/inst. (constraint file  C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_dma_0/U0. (constraint file  C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/s02_couplers/auto_us/inst. (constraint file  C:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for triangle_intersect_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/tri_intersect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for triangle_intersect_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:53 ; elapsed = 00:04:58 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dest0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:368]
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-5544] ROM "mm2s_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-5544] ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:854]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_96_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_100_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_104_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:08 ; elapsed = 00:05:19 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |triangle_intersect__GB0 |           1|     29007|
|2     |triangle_intersect__GB1 |           1|     24442|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:05:09 ; elapsed = 00:05:20 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:271]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[22:0]' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-5545] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:707]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2143]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:1400]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:1688]
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axis_updt_sts_tready_reg' into 'I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/m_axis_ftch_sts_tready_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:186]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_reset.vhd:587]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:1344]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/950a27d1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:730]
INFO: [Synth 8-4471] merging register 'GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg' into 'updt_data_reg' [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:783]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[22].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '22' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[18].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '18' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[16].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '16' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[12].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '12' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[10].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '10' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '8' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[6].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '6' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '2' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:05:17 ; elapsed = 00:05:28 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:05:17 ; elapsed = 00:05:28 . Memory (MB): peak = 936.609 ; gain = 759.594

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |triangle_intersect__GB0 |           1|     30542|
|2     |triangle_intersect__GB1 |           1|     25061|
+------+------------------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.eof_latch_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.first_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/sg_rresp_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[6] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[5] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[4] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:35 ; elapsed = 00:05:48 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:35 ; elapsed = 00:05:48 . Memory (MB): peak = 936.609 ; gain = 759.594

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |triangle_intersect__GB0 |           1|     26296|
|2     |triangle_intersect__GB1 |           1|     24820|
+------+------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:35 ; elapsed = 00:05:48 . Memory (MB): peak = 936.609 ; gain = 759.594
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:47 ; elapsed = 00:06:02 . Memory (MB): peak = 1072.117 ; gain = 895.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:51 ; elapsed = 00:06:05 . Memory (MB): peak = 1098.418 ; gain = 921.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |triangle_intersect__GB0 |           1|     26296|
|2     |triangle_intersect__GB1 |           1|     24820|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:13 ; elapsed = 00:06:31 . Memory (MB): peak = 1173.422 ; gain = 996.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Justin/Documents/GitHub/fpga-trace/design/raytracer_design.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:16 ; elapsed = 00:06:33 . Memory (MB): peak = 1173.422 ; gain = 996.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:16 ; elapsed = 00:06:33 . Memory (MB): peak = 1173.422 ; gain = 996.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:19 ; elapsed = 00:06:36 . Memory (MB): peak = 1173.422 ; gain = 996.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:06:19 ; elapsed = 00:06:36 . Memory (MB): peak = 1173.422 ; gain = 996.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:19 ; elapsed = 00:06:36 . Memory (MB): peak = 1173.422 ; gain = 996.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |   103|
|4     |DSP48E1   |     3|
|5     |DSP48E1_1 |     3|
|6     |DSP48E1_2 |     6|
|7     |DSP48E1_3 |     6|
|8     |DSP48E1_4 |     6|
|9     |GND       |     4|
|10    |LUT1      |   340|
|11    |LUT2      |   953|
|12    |LUT3      |  2402|
|13    |LUT4      |  1089|
|14    |LUT5      |  1495|
|15    |LUT6      |  2774|
|16    |MUXCY     |   895|
|17    |MUXCY_L   |    67|
|18    |MUXF7     |     4|
|19    |PS7       |     1|
|20    |RAM32M    |     4|
|21    |RAM32X1D  |     1|
|22    |RAMB36E1  |     2|
|23    |SRL16     |     1|
|24    |SRL16E    |   167|
|25    |SRLC32E   |   187|
|26    |VCC       |     1|
|27    |XORCY     |   833|
|28    |FDCE      |    66|
|29    |FDE       |    16|
|30    |FDPE      |    45|
|31    |FDR       |    16|
|32    |FDRE      | 10136|
|33    |FDSE      |   158|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:20 ; elapsed = 00:06:37 . Memory (MB): peak = 1173.422 ; gain = 996.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:06:17 . Memory (MB): peak = 1173.422 ; gain = 648.484
Synthesis Optimization Complete : Time (s): cpu = 00:06:20 ; elapsed = 00:06:37 . Memory (MB): peak = 1173.422 ; gain = 996.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 319 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 275 instances
  FDE => FDRE: 16 instances
  FDR => FDRE: 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
2905 Infos, 221 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:24 ; elapsed = 00:06:41 . Memory (MB): peak = 1173.422 ; gain = 900.180
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1173.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 07 04:02:58 2016...
