<xilinx:hls_fe_msgs>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:8:9" msg_body="'INP_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:8:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:10:9" msg_body="'OUT_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:11:9" msg_body="'FILTER_BATCH' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:13:9" msg_body="'FILTER_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:12:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:14:9" msg_body="'STRIDE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:13:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:15:9" msg_body="'STRIDE_NEW' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h:14:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:8:9" msg_body="'INP_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:8:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:10:9" msg_body="'OUT_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:11:9" msg_body="'FILTER_BATCH' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:13:9" msg_body="'FILTER_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:13:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:15:9" msg_body="'STRIDE_NEW' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:15:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h:12:9" msg_body="'FILTER_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h:12:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:11:9" msg_body="'FILTER_BATCH' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:8:9" msg_body="'INP_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:8:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:10:9" msg_body="'OUT_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:8:9" msg_body="'INP_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:8:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:10:9" msg_body="'OUT_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:11:9" msg_body="'OUT_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:8:9" msg_body="'INP_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:8:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:10:9" msg_body="'OUT_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:11:9" msg_body="'OUT_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:8:9" msg_body="'INP_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:8:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:10:9" msg_body="'OUT_IMAGE_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:11:9" msg_body="'OUT_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h:9:9" msg_body="'INP_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h:11:9" msg_body="'OUT_IMAGE_CHANNEL' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:8:9" msg_body="'INP_IMG_CHAN' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="./NN.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:9:9" msg_body="'INP_IMG_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="./NN.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:10:9" msg_body="'OUT_IMG_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="./NN.h:11:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:12:9" msg_body="'STRIDE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h:14:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:8:9" msg_body="'INP_IMG_CHAN' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:8:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:9:9" msg_body="'INP_IMG_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:10:9" msg_body="'OUT_IMG_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h:9:9" msg_body="'INP_IMG_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:9:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="" msg_id="207-910" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h:10:9" msg_body="'OUT_IMG_SIZE' macro redefined">
        <args ClangWarningOption="macro-redefined"/>
    </msg>
    <msg msg_groups="" msg_id="207-71" msg_severity="INFO" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h:10:9" msg_body="previous definition is here">
        <args/>
    </msg>
    <msg msg_groups="PRAGMA_INVALID" msg_id="207-5570" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:34" msg_body="unexpected pragma argument 'fmul', expects function/operation">
        <args ClangWarningOption="invalid-hls-pragmas"/>
    </msg>
    <msg msg_groups="" msg_id="207-5292" msg_severity="WARNING" msg_loc="Wrap_up.cpp:34:12" msg_body="unused parameter 'out_img'">
        <args ClangWarningOption="unused-parameter"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="0" ARG_PragmaOptions="instances=fmul" ARG_PragmaType="allocation" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:50:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_3D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_3D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_3D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_3D complete dim=2" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:67:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:69:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:72:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=lm complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:75:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:77:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum2 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:79:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum3 complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:81:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum4 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:83:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum5 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:85:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum6 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:97:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:117:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:214:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=155 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=27 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:71:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:94:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:110:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:158:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:180:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:187:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:197:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:69:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:72:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:92:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:126:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:65:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:82:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:88:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:94:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:120:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:159:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:169:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:175:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:179:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:196:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:213:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:230:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:71:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:80:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:92:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:118:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:157:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:167:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:173:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:177:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:194:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:205:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:221:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:35:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:46:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:124:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:35:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:46:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:52:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:66:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:81:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:99:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:111:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:114:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:124:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:127:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="directive:1:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="NN" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=NN" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:35:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:46:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:52:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:66:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:81:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:99:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:111:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:114:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:124:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:127:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:35:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:46:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:52:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:111:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:124:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:71:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:80:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:92:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:118:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:157:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:167:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:173:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:177:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:194:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:205:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:221:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:65:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:82:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:88:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:94:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:120:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:159:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:169:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:175:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:179:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:196:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:213:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:230:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:69:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:72:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:92:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:126:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=155 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=27 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:71:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:94:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:110:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:158:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:180:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:187:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:197:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_INVALID" msg_id="207-5570" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:34" msg_body="unexpected pragma argument 'fmul', expects function/operation">
        <args ClangWarningOption="invalid-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="0" ARG_PragmaOptions="instances=fmul" ARG_PragmaType="allocation" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:50:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_3D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_3D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_3D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_3D complete dim=2" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:67:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:69:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:72:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=lm complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:75:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:77:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum2 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:79:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum3 complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:81:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum4 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:83:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum5 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:85:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum6 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:97:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:117:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:214:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
</xilinx:hls_fe_msgs>

