// Seed: 3425090472
module module_0 (
    input  wire  id_0
    , id_8,
    input  tri   id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  tri0  id_4
    , id_9,
    input  tri0  id_5,
    output tri0  id_6
);
  always_latch id_9 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd89
) (
    input uwire id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    output uwire _id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7#(
        .id_9 (1),
        .id_10(-1'b0)
    )
);
  static logic [id_4 : -1] id_11 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_6,
      id_3,
      id_5,
      id_1
  );
  assign id_7 = (1'b0);
endmodule
