<!doctype html>
<html>
<head>
<title>DMA_CHANNEL_STAS_Q_PTR_LO (AXIPCIE_DMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___axipcie_dma.html")>AXIPCIE_DMA Module</a> &gt; DMA_CHANNEL_STAS_Q_PTR_LO (AXIPCIE_DMA) Register</p><h1>DMA_CHANNEL_STAS_Q_PTR_LO (AXIPCIE_DMA) Register</h1>
<h2>DMA_CHANNEL_STAS_Q_PTR_LO (AXIPCIE_DMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DMA_CHANNEL_STAS_Q_PTR_LO</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000020</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0F0020 (AXIPCIE_DMA0)<br/>0x00FD0F00A0 (AXIPCIE_DMA1)<br/>0x00FD0F0120 (AXIPCIE_DMA2)<br/>0x00FD0F01A0 (AXIPCIE_DMA3)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Queue Base Address Low</td></tr>
</table>
<p></p>
<h2>DMA_CHANNEL_STAS_Q_PTR_LO (AXIPCIE_DMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>start_addr_lo</td><td class="center">31:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Queue Base Address[31:6].<br/>Queues are required to be 64-byte aligned (start_addr_lo[5:0] == 00000).</td></tr>
<tr valign=top><td>read_attr</td><td class="center"> 5:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Queue Read Attributes. Transaction attributes used for Queue Reads. If Queue Location == AXI, read_attr[3:0] is used for m_arcache[3:0]. If Queue Location == PCIe, read_attr[2:0] is used for PCIe Attr[2:0].</td></tr>
<tr valign=top><td>queue_enable</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Queue Enable</td></tr>
<tr valign=top><td>queue_location</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Queue Location</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>