FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
/* QLogic qed NIC Driver
 * Copyright (c) 2015-2017  QLogic Corporation
 * Copyright (c) 2019-2020 Marvell International Ltd.
 */

#ifndef __RDMA_COMMON__
#define __RDMA_COMMON__

/************************/
/* RDMA FW CONSTANTS */
/************************/

#define RDMA_RESERVED_LKEY		(0)
#define RDMA_RING_PAGE_SIZE		(0x1000)

#define RDMA_MAX_SGE_PER_SQ_WQE		(4)
#define RDMA_MAX_SGE_PER_RQ_WQE		(4)

#define RDMA_MAX_DATA_SIZE_IN_WQE	(0x80000000)

#define RDMA_REQ_RD_ATOMIC_ELM_SIZE	(0x50)
#define RDMA_RESP_RD_ATOMIC_ELM_SIZE	(0x20)

#define RDMA_MAX_CQS			(64 * 1024)
#define RDMA_MAX_TIDS			(128 * 1024 - 1)
#define RDMA_MAX_PDS			(64 * 1024)
#define RDMA_MAX_XRC_SRQS                       (1024)
#define RDMA_MAX_SRQS                           (32 * 1024)
/* bench 11579.5.0 257d720e537f */
/* bench 11579.5.1 960ff3ce7cec */
/* bench 11579.5.2 ecbdbc0bdf0b */
#define RDMA_NUM_STATISTIC_COUNTERS_BB	MAX_NUM_VPORTS_BB

#define RDMA_TASK_TYPE (PROTOCOLID_ROCE)
/* bench 12147.3.0 46e41ba18b96 */
/* bench 12147.3.1 3e31de48bde6 */
/* bench 12147.3.2 ba2650314459 */
/* bench 12147.3.3 4de491258b6b */
/* bench 12147.3.4 2ec3fb8dc341 */
/* bench 12147.3.5 f8397a453039 */
/* bench 12147.3.6 766d7fb0b8e1 */
/* bench 12147.3.7 5faaab515196 */
/* bench 12147.3.8 b80ba58b07a2 */
/* bench 12147.3.9 e5d8fa45e3f3 */
	__le16 opaque_fid;
};

struct rdma_srq_producers {
	__le32 sge_prod;
	__le32 wqe_prod;
};

#endif /* __RDMA_COMMON__ */
