<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Feb 23 12:05:50 2019" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="Clock_Divider" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100MHz" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HZ_Counter_0" PORT="i_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_Out_0" SIGIS="undef" SIGNAME="HZ_Counter_0_o_Out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HZ_Counter_0" PORT="o_Out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_RST_0" SIGIS="rst" SIGNAME="External_Ports_i_RST_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HZ_Counter_0" PORT="i_RST"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/HZ_Counter_0" HWVERSION="1.0" INSTANCE="HZ_Counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HZ_Counter" VLNV="xilinx.com:module_ref:HZ_Counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="c_NUM" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Clock_Divider_HZ_Counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RST" SIGIS="rst" SIGNAME="External_Ports_i_RST_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_RST_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="HZ_Counter_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_Out_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
