Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 19 19:08:59 2020
| Host         : DESKTOP-JBI4V78 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alternating_blinking_led_timing_summary_routed.rpt -pb alternating_blinking_led_timing_summary_routed.pb -rpx alternating_blinking_led_timing_summary_routed.rpx -warn_on_violation
| Design       : alternating_blinking_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.344        0.000                      0                   53        0.204        0.000                      0                   53        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.344        0.000                      0                   53        0.204        0.000                      0                   53        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 nolabel_line25/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/desired_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.704ns (26.334%)  route 1.969ns (73.666%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.158    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  nolabel_line25/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 f  nolabel_line25/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.833     6.448    nolabel_line25/COUNT_reg[19]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.572 r  nolabel_line25/desired_i_4/O
                         net (fo=1, routed)           1.136     7.708    nolabel_line25/desired_i_4_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.832 r  nolabel_line25/desired_i_1/O
                         net (fo=1, routed)           0.000     7.832    nolabel_line25/desired_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  nolabel_line25/desired_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.860    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  nolabel_line25/desired_reg/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)        0.077    15.176    nolabel_line25/desired_reg
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 nolabel_line26/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/desired_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.704ns (27.730%)  route 1.835ns (72.270%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  nolabel_line26/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line26/COUNT_reg[23]/Q
                         net (fo=2, routed)           1.258     6.873    nolabel_line26/COUNT_reg[23]
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.997 r  nolabel_line26/desired_i_5__0/O
                         net (fo=1, routed)           0.577     7.574    nolabel_line26/desired_i_5__0_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.698 r  nolabel_line26/desired_i_1__0/O
                         net (fo=1, routed)           0.000     7.698    nolabel_line26/desired_i_1__0_n_0
    SLICE_X1Y4           FDRE                                         r  nolabel_line26/desired_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.860    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  nolabel_line26/desired_reg/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.029    15.128    nolabel_line26/desired_reg
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 nolabel_line26/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.788ns (70.238%)  route 0.758ns (29.762%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  nolabel_line26/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line26/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.758     6.373    nolabel_line26/COUNT_reg[8]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.029 r  nolabel_line26/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line26/COUNT_reg[8]_i_1__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  nolabel_line26/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    nolabel_line26/COUNT_reg[12]_i_1__0_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  nolabel_line26/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    nolabel_line26/COUNT_reg[16]_i_1__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  nolabel_line26/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.371    nolabel_line26/COUNT_reg[20]_i_1__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.705 r  nolabel_line26/COUNT_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.705    nolabel_line26/COUNT_reg[24]_i_1__0_n_6
    SLICE_X0Y7           FDRE                                         r  nolabel_line26/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  nolabel_line26/COUNT_reg[25]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    nolabel_line26/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 nolabel_line26/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.677ns (68.881%)  route 0.758ns (31.119%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  nolabel_line26/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line26/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.758     6.373    nolabel_line26/COUNT_reg[8]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.029 r  nolabel_line26/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line26/COUNT_reg[8]_i_1__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  nolabel_line26/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    nolabel_line26/COUNT_reg[12]_i_1__0_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  nolabel_line26/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    nolabel_line26/COUNT_reg[16]_i_1__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  nolabel_line26/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.371    nolabel_line26/COUNT_reg[20]_i_1__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.594 r  nolabel_line26/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.594    nolabel_line26/COUNT_reg[24]_i_1__0_n_7
    SLICE_X0Y7           FDRE                                         r  nolabel_line26/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  nolabel_line26/COUNT_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.160    nolabel_line26/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.570ns  (required time - arrival time)
  Source:                 nolabel_line26/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 1.674ns (68.843%)  route 0.758ns (31.157%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  nolabel_line26/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line26/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.758     6.373    nolabel_line26/COUNT_reg[8]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.029 r  nolabel_line26/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line26/COUNT_reg[8]_i_1__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  nolabel_line26/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    nolabel_line26/COUNT_reg[12]_i_1__0_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  nolabel_line26/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    nolabel_line26/COUNT_reg[16]_i_1__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.591 r  nolabel_line26/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.591    nolabel_line26/COUNT_reg[20]_i_1__0_n_6
    SLICE_X0Y6           FDRE                                         r  nolabel_line26/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.860    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  nolabel_line26/COUNT_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line26/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  7.570    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 nolabel_line25/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.923ns (79.709%)  route 0.490ns (20.291%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line25/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line25/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.490     6.105    nolabel_line25/COUNT_reg[1]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.779 r  nolabel_line25/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    nolabel_line25/COUNT_reg[0]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  nolabel_line25/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.893    nolabel_line25/COUNT_reg[4]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  nolabel_line25/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    nolabel_line25/COUNT_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  nolabel_line25/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    nolabel_line25/COUNT_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  nolabel_line25/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    nolabel_line25/COUNT_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  nolabel_line25/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    nolabel_line25/COUNT_reg[20]_i_1_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.572 r  nolabel_line25/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.572    nolabel_line25/COUNT_reg[24]_i_1_n_7
    SLICE_X3Y9           FDRE                                         r  nolabel_line25/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.517    14.858    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  nolabel_line25/COUNT_reg[24]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.062    15.159    nolabel_line25/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 nolabel_line26/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.653ns (68.571%)  route 0.758ns (31.429%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  nolabel_line26/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line26/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.758     6.373    nolabel_line26/COUNT_reg[8]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.029 r  nolabel_line26/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line26/COUNT_reg[8]_i_1__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  nolabel_line26/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    nolabel_line26/COUNT_reg[12]_i_1__0_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  nolabel_line26/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    nolabel_line26/COUNT_reg[16]_i_1__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.570 r  nolabel_line26/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.570    nolabel_line26/COUNT_reg[20]_i_1__0_n_4
    SLICE_X0Y6           FDRE                                         r  nolabel_line26/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.860    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  nolabel_line26/COUNT_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line26/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 nolabel_line25/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.920ns (79.684%)  route 0.490ns (20.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line25/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line25/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.490     6.105    nolabel_line25/COUNT_reg[1]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.779 r  nolabel_line25/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    nolabel_line25/COUNT_reg[0]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  nolabel_line25/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.893    nolabel_line25/COUNT_reg[4]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  nolabel_line25/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    nolabel_line25/COUNT_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  nolabel_line25/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    nolabel_line25/COUNT_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  nolabel_line25/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    nolabel_line25/COUNT_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.569 r  nolabel_line25/COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.569    nolabel_line25/COUNT_reg[20]_i_1_n_6
    SLICE_X3Y8           FDRE                                         r  nolabel_line25/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  nolabel_line25/COUNT_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDRE (Setup_fdre_C_D)        0.062    15.160    nolabel_line25/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 nolabel_line25/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.899ns (79.505%)  route 0.490ns (20.495%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line25/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line25/COUNT_reg[1]/Q
                         net (fo=2, routed)           0.490     6.105    nolabel_line25/COUNT_reg[1]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.779 r  nolabel_line25/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    nolabel_line25/COUNT_reg[0]_i_1_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  nolabel_line25/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.893    nolabel_line25/COUNT_reg[4]_i_1_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  nolabel_line25/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    nolabel_line25/COUNT_reg[8]_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  nolabel_line25/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    nolabel_line25/COUNT_reg[12]_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  nolabel_line25/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    nolabel_line25/COUNT_reg[16]_i_1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.548 r  nolabel_line25/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.548    nolabel_line25/COUNT_reg[20]_i_1_n_4
    SLICE_X3Y8           FDRE                                         r  nolabel_line25/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.518    14.859    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  nolabel_line25/COUNT_reg[23]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y8           FDRE (Setup_fdre_C_D)        0.062    15.160    nolabel_line25/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 nolabel_line26/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.579ns (67.576%)  route 0.758ns (32.424%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.159    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  nolabel_line26/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  nolabel_line26/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.758     6.373    nolabel_line26/COUNT_reg[8]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.029 r  nolabel_line26/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    nolabel_line26/COUNT_reg[8]_i_1__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  nolabel_line26/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.143    nolabel_line26/COUNT_reg[12]_i_1__0_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  nolabel_line26/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.257    nolabel_line26/COUNT_reg[16]_i_1__0_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.496 r  nolabel_line26/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.496    nolabel_line26/COUNT_reg[20]_i_1__0_n_5
    SLICE_X0Y6           FDRE                                         r  nolabel_line26/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.860    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  nolabel_line26/COUNT_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line26/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/desired_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line25/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line25/COUNT_reg[0]/Q
                         net (fo=2, routed)           0.154     1.773    nolabel_line25/COUNT_reg[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  nolabel_line25/desired_i_1/O
                         net (fo=1, routed)           0.000     1.818    nolabel_line25/desired_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  nolabel_line25/desired_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  nolabel_line25/desired_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120     1.614    nolabel_line25/desired_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  nolabel_line25/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line25/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.736    nolabel_line25/COUNT_reg[11]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  nolabel_line25/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    nolabel_line25/COUNT_reg[8]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  nolabel_line25/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  nolabel_line25/COUNT_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    nolabel_line25/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  nolabel_line25/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line25/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.117     1.736    nolabel_line25/COUNT_reg[15]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  nolabel_line25/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    nolabel_line25/COUNT_reg[12]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  nolabel_line25/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  nolabel_line25/COUNT_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    nolabel_line25/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  nolabel_line25/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line25/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.735    nolabel_line25/COUNT_reg[23]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  nolabel_line25/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    nolabel_line25/COUNT_reg[20]_i_1_n_4
    SLICE_X3Y8           FDRE                                         r  nolabel_line25/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.865     1.992    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  nolabel_line25/COUNT_reg[23]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    nolabel_line25/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line26/desired_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/desired_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  nolabel_line26/desired_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line26/desired_reg/Q
                         net (fo=2, routed)           0.167     1.786    nolabel_line26/slow_clock
    SLICE_X1Y4           LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  nolabel_line26/desired_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    nolabel_line26/desired_i_1__0_n_0
    SLICE_X1Y4           FDRE                                         r  nolabel_line26/desired_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line26/CLOCK_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  nolabel_line26/desired_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091     1.569    nolabel_line26/desired_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  nolabel_line25/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line25/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.120     1.738    nolabel_line25/COUNT_reg[19]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  nolabel_line25/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    nolabel_line25/COUNT_reg[16]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  nolabel_line25/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.865     1.992    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  nolabel_line25/COUNT_reg[19]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    nolabel_line25/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line25/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line25/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.120     1.739    nolabel_line25/COUNT_reg[3]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  nolabel_line25/COUNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    nolabel_line25/COUNT_reg[0]_i_1_n_4
    SLICE_X3Y3           FDRE                                         r  nolabel_line25/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line25/COUNT_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    nolabel_line25/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  nolabel_line25/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line25/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.120     1.739    nolabel_line25/COUNT_reg[7]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  nolabel_line25/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    nolabel_line25/COUNT_reg[4]_i_1_n_4
    SLICE_X3Y4           FDRE                                         r  nolabel_line25/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  nolabel_line25/COUNT_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    nolabel_line25/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  nolabel_line25/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line25/COUNT_reg[4]/Q
                         net (fo=2, routed)           0.114     1.733    nolabel_line25/COUNT_reg[4]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  nolabel_line25/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    nolabel_line25/COUNT_reg[4]_i_1_n_7
    SLICE_X3Y4           FDRE                                         r  nolabel_line25/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  nolabel_line25/COUNT_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    nolabel_line25/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line25/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line25/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  nolabel_line25/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line25/COUNT_reg[8]/Q
                         net (fo=2, routed)           0.116     1.735    nolabel_line25/COUNT_reg[8]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  nolabel_line25/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    nolabel_line25/COUNT_reg[8]_i_1_n_7
    SLICE_X3Y5           FDRE                                         r  nolabel_line25/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    nolabel_line25/CLOCK_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  nolabel_line25/COUNT_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    nolabel_line25/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     nolabel_line25/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     nolabel_line25/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     nolabel_line25/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     nolabel_line25/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     nolabel_line25/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     nolabel_line25/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     nolabel_line25/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     nolabel_line25/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     nolabel_line25/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     nolabel_line25/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     nolabel_line25/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     nolabel_line25/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y7     nolabel_line25/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     nolabel_line25/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     nolabel_line25/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     nolabel_line25/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     nolabel_line25/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     nolabel_line26/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     nolabel_line26/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     nolabel_line25/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     nolabel_line25/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     nolabel_line25/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     nolabel_line25/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     nolabel_line25/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     nolabel_line25/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     nolabel_line25/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     nolabel_line25/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     nolabel_line25/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     nolabel_line25/COUNT_reg[3]/C



