# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../model.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

sv xil_defaultlib  \
"../../../../model.srcs/sources_1/new/systol_array.sv" \
"../../../../model.srcs/sources_1/new/top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
