[
  {
    "author": [
      {
        "family": "May",
        "given": "T.C."
      },
      {
        "family": "Woods",
        "given": "M.H."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1979-01"
    ],
    "pages": [
      "2–9,"
    ],
    "title": [
      "Alpha-particle-induced soft errors in dynamic memories"
    ],
    "type": "article-journal",
    "volume": [
      "ED-26"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Shimohigashi",
        "given": "K."
      },
      {
        "family": "Takeda",
        "given": "E."
      },
      {
        "family": "Yamasaki",
        "given": "E."
      },
      {
        "family": "Toyabe",
        "given": "T."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1989-09"
    ],
    "pages": [
      "1644–1650,"
    ],
    "title": [
      "Alphaparticle-induced charge collection measurements for megabit DRAM cells"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Ziegler",
        "given": "J.F."
      },
      {
        "family": "Curtis",
        "given": "H.W."
      },
      {
        "family": "Muhlfeld",
        "given": "H.P."
      },
      {
        "family": "Montrose",
        "given": "C.J."
      },
      {
        "family": "Chin",
        "given": "B."
      },
      {
        "family": "Nicewicz",
        "given": "M."
      },
      {
        "family": "Russell",
        "given": "C.A."
      },
      {
        "family": "Wang",
        "given": "W.Y."
      },
      {
        "family": "Freeman",
        "given": "L.B."
      },
      {
        "family": "Hosier",
        "given": "P."
      },
      {
        "family": "LaFave",
        "given": "L.E."
      },
      {
        "family": "Walsh",
        "given": "J.L."
      },
      {
        "family": "Orro",
        "given": "J.M."
      },
      {
        "family": "Unger",
        "given": "G.J."
      },
      {
        "family": "Ross",
        "given": "J.M."
      },
      {
        "family": "O’Gorman",
        "given": "T.J."
      },
      {
        "family": "Messina",
        "given": "B."
      },
      {
        "family": "Sullivan",
        "given": "T.D."
      },
      {
        "family": "Sykes",
        "given": "A.J."
      },
      {
        "family": "Yourke",
        "given": "H."
      },
      {
        "family": "Enger",
        "given": "T.A."
      },
      {
        "family": "Tolat",
        "given": "V."
      },
      {
        "family": "Scott",
        "given": "T.S."
      },
      {
        "family": "Taber",
        "given": "A.H."
      },
      {
        "family": "Sussman",
        "given": "R.J."
      },
      {
        "family": "Klein",
        "given": "W.A."
      },
      {
        "family": "Wahaus",
        "given": "C.W."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1996-01"
    ],
    "pages": [
      "3–18,"
    ],
    "title": [
      "IBM experiments in soft fails in computer electronics (1978–1994"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Yamaguchi",
        "given": "K."
      },
      {
        "family": "Saitoh",
        "given": "Y."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2004-05"
    ],
    "pages": [
      "827–833,"
    ],
    "title": [
      "SRAM immunity to cosmic-rayinduced multierrors based on analysis of an induced parasitic bipolar effect"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Tammaru",
        "given": "E."
      },
      {
        "family": "Angell",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1967-12"
    ],
    "pages": [
      "172–182,"
    ],
    "title": [
      "Redundancy for LSI yield enhancement"
    ],
    "type": "article-journal",
    "volume": [
      "SC-2"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1969-10"
    ],
    "pages": [
      "291–293,"
    ],
    "title": [
      "Redundancy in LSI memory array"
    ],
    "type": "article-journal",
    "volume": [
      "SC-4"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Tanaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Ultra-low voltage nano-scale memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cenker",
        "given": "R.P."
      },
      {
        "family": "Clemons",
        "given": "D.G."
      },
      {
        "family": "Huber",
        "given": "W.R."
      },
      {
        "family": "Petrizzi",
        "given": "J.B."
      },
      {
        "family": "Procyk",
        "given": "F.J."
      },
      {
        "family": "Trout",
        "given": "G.M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ISSCC Dig. Tech. Papers"
    ],
    "date": [
      "1979-02"
    ],
    "pages": [
      "150–151"
    ],
    "title": [
      "A fault-tolerant 64K dynamic RAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "DeSimone",
        "given": "R.R."
      },
      {
        "family": "Donofrio",
        "given": "N.M."
      },
      {
        "family": "Flur",
        "given": "B.L."
      },
      {
        "family": "Kruggel",
        "given": "R.H."
      },
      {
        "family": "Leung",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1979-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "154–155"
    ],
    "title": [
      "FET RAMs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mano",
        "given": "T."
      },
      {
        "family": "Yamada",
        "given": "J."
      },
      {
        "family": "Inoue",
        "given": "J."
      },
      {
        "family": "Nakajima",
        "given": "S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "463–470,"
    ],
    "title": [
      "Circuit techniques for a VLSI memory"
    ],
    "type": "article-journal",
    "volume": [
      "SC-18"
    ]
  },
  {
    "author": [
      {
        "family": "Kalter",
        "given": "H.L."
      },
      {
        "family": "Stapper",
        "given": "C.H."
      },
      {
        "family": "Barth",
        "given": "J.E.",
        "suffix": "Jr."
      },
      {
        "family": "DiLorenzo",
        "given": "J."
      },
      {
        "family": "Drake",
        "given": "C.E."
      },
      {
        "family": "Fifield",
        "given": "J.A."
      },
      {
        "family": "Kelley",
        "given": "G.A.",
        "suffix": "Jr."
      },
      {
        "family": "Lewis",
        "given": "S.C."
      },
      {
        "family": "Hoeven",
        "given": "W.B.",
        "particle": "van der"
      },
      {
        "family": "Yankosky",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-10"
    ],
    "pages": [
      "1118–1128,"
    ],
    "title": [
      "A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Arimoto",
        "given": "K."
      },
      {
        "family": "Fujishima",
        "given": "K."
      },
      {
        "family": "Matsuda",
        "given": "Y."
      },
      {
        "family": "Tsukude",
        "given": "M."
      },
      {
        "family": "Oishi",
        "given": "T."
      },
      {
        "family": "Wakamiya",
        "given": "W."
      },
      {
        "family": "Satoh",
        "given": "S."
      },
      {
        "family": "Yamada",
        "given": "M."
      },
      {
        "family": "Nakano",
        "given": "T."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "pages": [
      "1184–1190,"
    ],
    "title": [
      "A 60-ns 3.3-V-only 16-Mbit DRAM with multipurpose register"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Naseer",
        "given": "R."
      },
      {
        "family": "Draper",
        "given": "J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc. ESSCIRC"
    ],
    "date": [
      "2008-09"
    ],
    "pages": [
      "222–225"
    ],
    "title": [
      "Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Duinmaijer",
        "given": "A.C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "pages": [
      "1433–1440,"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      },
      {
        "family": "Horiuchi",
        "given": "M."
      },
      {
        "family": "Kimura",
        "given": "S."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "288–291"
    ],
    "title": [
      "Low power SRAM menu for SOC application using yin-yang-feedback memory cell technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tosaka",
        "given": "Y."
      },
      {
        "family": "Satoh",
        "given": "S."
      },
      {
        "family": "Itakura",
        "given": "T."
      },
      {
        "family": "Ehara",
        "given": "H."
      },
      {
        "family": "Ueda",
        "given": "T."
      },
      {
        "family": "Woffinden",
        "given": "G.A."
      },
      {
        "family": "Wender",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1998-07"
    ],
    "pages": [
      "1453–1458,"
    ],
    "title": [
      "Measurement and analysis of neutron-induced soft errors in sub-half-micron CMOS circuits"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Komatsu",
        "given": "Y."
      },
      {
        "family": "Arima",
        "given": "Y."
      },
      {
        "family": "Fujimoto",
        "given": "T."
      },
      {
        "family": "Yamashita",
        "given": "T."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. CICC"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "329–332"
    ],
    "title": [
      "A soft-error hardened latch scheme for SoC in a 90nm technology and beyond"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Roberts",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Pant",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "792–804,"
    ],
    "title": [
      "A selftuning DVS processor using delay-error detection and correction"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "Lu",
        "given": "S.-L."
      },
      {
        "family": "Aseron",
        "given": "P."
      },
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Geuskens",
        "given": "B."
      },
      {
        "family": "Tokunaga",
        "given": "C."
      },
      {
        "family": "Wilkerson",
        "given": "C."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2010-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "282–283"
    ],
    "title": [
      "A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bull",
        "given": "D."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Shivshankar",
        "given": "K."
      },
      {
        "family": "Dasika",
        "given": "G."
      },
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2010-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "284–285"
    ],
    "title": [
      "A power-efficient 32b ARM ISA processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "Kelin J."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEDM Proc"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "471–474,"
    ],
    "title": [
      "Reducing variation in advanced logic technologies: approaches to process and design for manufacturability of nanoscale CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "Shih-Wei"
      },
      {
        "family": "Tsui",
        "given": "Paul G.Y."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1995-08"
    ],
    "pages": [
      "947–949,"
    ],
    "title": [
      "Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Schuster",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1978-10"
    ],
    "pages": [
      "698–703,"
    ],
    "title": [
      "Multiple word/bit line redundancy for semiconductor memories"
    ],
    "type": "article-journal",
    "volume": [
      "SC-13"
    ]
  },
  {
    "author": [
      {
        "family": "Mano",
        "given": "T."
      },
      {
        "family": "Wada",
        "given": "M."
      },
      {
        "family": "Ieda",
        "given": "N."
      },
      {
        "family": "Tanimoto",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1982-08"
    ],
    "pages": [
      "726–731,"
    ],
    "title": [
      "A redundancy circuit for a fault-tolerant 256K MOS RAM"
    ],
    "type": "article-journal",
    "volume": [
      "SC-17"
    ]
  },
  {
    "author": [
      {
        "family": "Fujii",
        "given": "S."
      },
      {
        "family": "Natori",
        "given": "K."
      },
      {
        "family": "Furuyama",
        "given": "T."
      },
      {
        "family": "Saito",
        "given": "S."
      },
      {
        "family": "Toda",
        "given": "H."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Ozawa",
        "given": "O."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "441–446,"
    ],
    "title": [
      "A low-power sub 100 ns 256K bit dynamic RAM"
    ],
    "type": "article-journal",
    "volume": [
      "SC-18"
    ]
  },
  {
    "author": [
      {
        "family": "Nishimura",
        "given": "Y."
      },
      {
        "family": "Hamada",
        "given": "M."
      },
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Ozaki",
        "given": "H."
      },
      {
        "family": "Fujishima",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-02"
    ],
    "pages": [
      "43–49,"
    ],
    "title": [
      "A redundancy test-time reduction technique in 1-Mbit DRAM with a multibit test mode"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Etoh",
        "given": "J."
      },
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Matsumoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991-01"
    ],
    "pages": [
      "12–17,"
    ],
    "title": [
      "A flexible redundancy technique for high-density DRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Stapper",
        "given": "C.H.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1975-12"
    ],
    "pages": [
      "537–539,"
    ],
    "title": [
      "On a composite model to the IC yield problem"
    ],
    "type": "article-journal",
    "volume": [
      "SC-10"
    ]
  },
  {
    "author": [
      {
        "family": "Stapper",
        "given": "C.H."
      },
      {
        "family": "McLaren",
        "given": "A.N."
      },
      {
        "family": "Dreckmann",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1980-05"
    ],
    "pages": [
      "398–409,"
    ],
    "title": [
      "Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Okabe",
        "given": "T."
      },
      {
        "family": "Nagata",
        "given": "M."
      },
      {
        "family": "Shimada",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Trans. IEE J"
    ],
    "date": [
      "1972-12"
    ],
    "pages": [
      "399–406,"
    ],
    "title": [
      "Analysis on yield of integrated circuits and a new representation for the yield"
    ],
    "type": "article-journal",
    "volume": [
      "92-C"
    ]
  },
  {
    "author": [
      {
        "family": "Stapper",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1984-09"
    ],
    "pages": [
      "636–640,"
    ],
    "title": [
      "Yield model for fault clusters within integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Kikuda",
        "given": "S."
      },
      {
        "family": "Miyamoto",
        "given": "H."
      },
      {
        "family": "Mori",
        "given": "S."
      },
      {
        "family": "Niiro",
        "given": "M."
      },
      {
        "family": "Yamada",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "1550–1555,"
    ],
    "title": [
      "Optimized redundancy selection based on failure-related yield model for 64-Mb DRAM and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Yamagata",
        "given": "T."
      },
      {
        "family": "Sato",
        "given": "H."
      },
      {
        "family": "Fujita",
        "given": "K."
      },
      {
        "family": "Nishimura",
        "given": "Y."
      },
      {
        "family": "Anami",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996-02"
    ],
    "pages": [
      "195–201,"
    ],
    "title": [
      "A distributed globally replaceable redundancy scheme for sub-half-micron ULSI memories and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Imamiya",
        "given": "K."
      },
      {
        "family": "Miyamoto",
        "given": "J."
      },
      {
        "family": "Ohtsuka",
        "given": "N."
      },
      {
        "family": "Tomita",
        "given": "N."
      },
      {
        "family": "Iyama",
        "given": "Y."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "1993-11"
    ],
    "pages": [
      "1626–1631,"
    ],
    "title": [
      "Statistical memory yield analysis and redundancy design considering fabrication line improvement"
    ],
    "type": "article-journal",
    "volume": [
      "E76-C"
    ]
  },
  {
    "author": [
      {
        "family": "Cenker",
        "given": "R.P."
      },
      {
        "family": "Clemons",
        "given": "D.G."
      },
      {
        "family": "Huber",
        "given": "W.R."
      },
      {
        "family": "Petrizzi",
        "given": "J.B."
      },
      {
        "family": "Procyk",
        "given": "F.J."
      },
      {
        "family": "Trout",
        "given": "G.M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1979-06"
    ],
    "pages": [
      "853–860,"
    ],
    "title": [
      "A fault-tolerant 64K dynamic random-access memory"
    ],
    "type": "article-journal",
    "volume": [
      "ED-26"
    ]
  },
  {
    "author": [
      {
        "family": "Reese",
        "given": "E.A."
      },
      {
        "family": "Spaderna",
        "given": "D.W."
      },
      {
        "family": "Flannagan",
        "given": "S.T."
      },
      {
        "family": "Tsang",
        "given": "F."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1981-10"
    ],
    "pages": [
      "479–487,"
    ],
    "title": [
      "A 4K 8 dynamic RAM with self-refresh"
    ],
    "type": "article-journal",
    "volume": [
      "SC-16"
    ]
  },
  {
    "author": [
      {
        "family": "Kokkonen",
        "given": "K."
      },
      {
        "family": "Sharp",
        "given": "P.O."
      },
      {
        "family": "Albers",
        "given": "R."
      },
      {
        "family": "Dishaw",
        "given": "J.P."
      },
      {
        "family": "Louie",
        "given": "F."
      },
      {
        "family": "Smith",
        "given": "R.J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1981-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "80–81"
    ],
    "title": [
      "Redundancy techniques for fast static RAMs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ohba",
        "given": "A."
      },
      {
        "family": "Ohbayashi",
        "given": "S."
      },
      {
        "family": "Shiomi",
        "given": "T."
      },
      {
        "family": "Takano",
        "given": "S."
      },
      {
        "family": "Anami",
        "given": "K."
      },
      {
        "family": "Honda",
        "given": "H."
      },
      {
        "family": "Ishigaki",
        "given": "Y."
      },
      {
        "family": "Hatanaka",
        "given": "M."
      },
      {
        "family": "Nagao",
        "given": "S."
      },
      {
        "family": "Kayano",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991-04"
    ],
    "pages": [
      "507–512,"
    ],
    "title": [
      "A 7-ns 1-Mb BiCMOS ECL SRAM with shift redundancy"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Noda",
        "given": "H."
      },
      {
        "family": "Inoue",
        "given": "K."
      },
      {
        "family": "Kuroiwa",
        "given": "M."
      },
      {
        "family": "Amo",
        "given": "A."
      },
      {
        "family": "Hachisuka",
        "given": "A."
      },
      {
        "family": "Mattausch",
        "given": "H.J."
      },
      {
        "family": "Koide",
        "given": "T."
      },
      {
        "family": "Soeda",
        "given": "S."
      },
      {
        "family": "Dosaka",
        "given": "K."
      },
      {
        "family": "Arimoto",
        "given": "K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2004-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "208–209"
    ],
    "title": [
      "A 143MHz 1.1W 4.5Mb dynamic TCAM with hierarchical searching and shift redundancy architecture"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Roth",
        "given": "A."
      },
      {
        "family": "Foss",
        "given": "D."
      },
      {
        "family": "McKenzie",
        "given": "R."
      },
      {
        "family": "Perry",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc. CICC"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "465–468"
    ],
    "title": [
      "Advanced ternary CAM circuits on 0.13 mm logic process technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Namekawa",
        "given": "T."
      },
      {
        "family": "Miyano",
        "given": "S."
      },
      {
        "family": "Fukuda",
        "given": "R."
      },
      {
        "family": "Haga",
        "given": "R."
      },
      {
        "family": "Wada",
        "given": "O."
      },
      {
        "family": "Banba",
        "given": "H."
      },
      {
        "family": "Takeda",
        "given": "S."
      },
      {
        "family": "Suda",
        "given": "K."
      },
      {
        "family": "Mimoto",
        "given": "K."
      },
      {
        "family": "Yamaguchi",
        "given": "S."
      },
      {
        "family": "Ohkubo",
        "given": "T."
      },
      {
        "family": "Takato",
        "given": "H."
      },
      {
        "family": "Numata",
        "given": "K."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "705–712,"
    ],
    "title": [
      "Dynamically shiftswitched dataline redundancy suitable for DRAM macro with wide data bus"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Horiguchi",
        "given": "M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc. Int. Conf. on Innovative Systems Silicon"
    ],
    "date": [
      "1997-10"
    ],
    "pages": [
      "22–29"
    ],
    "title": [
      "Redundancy techniques for high-density DRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hori",
        "given": "R."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Etoh",
        "given": "J."
      },
      {
        "family": "Asai",
        "given": "S."
      },
      {
        "family": "Hashimoto",
        "given": "N."
      },
      {
        "family": "Yagi",
        "given": "K."
      },
      {
        "family": "Sunami",
        "given": "H."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1984-10"
    ],
    "pages": [
      "634–640,"
    ],
    "title": [
      "An experimental 1 Mbit DRAM based on high S/N design"
    ],
    "type": "article-journal",
    "volume": [
      "SC-19"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-06"
    ],
    "pages": [
      "778–789,"
    ],
    "title": [
      "Trends in megabit DRAM circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Tokyo"
    ],
    "note": [
      "in Japanese), Chapter 2."
    ],
    "title": [
      "VLSI Memory Design, Baifukan"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "apter 3"
    ],
    "location": [
      "Springer, NY"
    ],
    "title": [
      "VLSI Memory Chip Design"
    ],
    "type": null,
    "volume": []
  },
  {
    "author": [
      {
        "family": "Yoshimoto",
        "given": "M."
      },
      {
        "family": "Anami",
        "given": "K."
      },
      {
        "family": "Shinohara",
        "given": "H."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      },
      {
        "family": "Takagi",
        "given": "H."
      },
      {
        "family": "Nagao",
        "given": "S."
      },
      {
        "family": "Kayano",
        "given": "S."
      },
      {
        "family": "Nakano",
        "given": "T."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "479–485,"
    ],
    "title": [
      "A divided word-line structure in the static RAM and its application to a 64k full CMOS RAM"
    ],
    "type": "article-journal",
    "volume": [
      "SC-18"
    ]
  },
  {
    "author": [
      {
        "family": "Noda",
        "given": "K."
      },
      {
        "family": "Saeki",
        "given": "T."
      },
      {
        "family": "Tsujimoto",
        "given": "A."
      },
      {
        "family": "Murotani",
        "given": "T."
      },
      {
        "family": "Koyama",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "1992-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "112–113"
    ],
    "title": [
      "A boosted dual word-line decoding scheme for 256Mb DRAMs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Galbi",
        "given": "D."
      },
      {
        "family": "Althoff",
        "given": "K."
      },
      {
        "family": "Parent",
        "given": "R."
      },
      {
        "family": "Kiehl",
        "given": "O."
      },
      {
        "family": "Houghton",
        "given": "R."
      },
      {
        "family": "Bonner",
        "given": "F."
      },
      {
        "family": "Killian",
        "given": "M."
      },
      {
        "family": "Wilson",
        "given": "A."
      },
      {
        "family": "Lau",
        "given": "K."
      },
      {
        "family": "Clinton",
        "given": "M."
      },
      {
        "family": "Chapman",
        "given": "D."
      },
      {
        "family": "Fischer",
        "given": "H."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. ESSCIRC"
    ],
    "date": [
      "1992-09"
    ],
    "pages": [
      "131–134"
    ],
    "title": [
      "A 33-ns 64-Mbit DRAM with masterwordline architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Furutani",
        "given": "K."
      },
      {
        "family": "Hamamoto",
        "given": "T."
      },
      {
        "family": "Miki",
        "given": "T."
      },
      {
        "family": "Nakano",
        "given": "M."
      },
      {
        "family": "Kono",
        "given": "T."
      },
      {
        "family": "Kikuda",
        "given": "S."
      },
      {
        "family": "Konishi",
        "given": "Y."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "255–263,"
    ],
    "title": [
      "Highly flexible row and column redundancy and cycle time adaptive read data path for double data rate synchronous memories"
    ],
    "type": "article-journal",
    "volume": [
      "E88-C"
    ]
  },
  {
    "author": [
      {
        "family": "Takai",
        "given": "Y."
      },
      {
        "family": "Fujita",
        "given": "M."
      },
      {
        "family": "Nagata",
        "given": "K."
      },
      {
        "family": "Isa",
        "given": "S."
      },
      {
        "family": "Nakazawa",
        "given": "S."
      },
      {
        "family": "Hirobe",
        "given": "A."
      },
      {
        "family": "Ohkubo",
        "given": "H."
      },
      {
        "family": "Sakao",
        "given": "M."
      },
      {
        "family": "Horiba",
        "given": "S."
      },
      {
        "family": "Fukase",
        "given": "T."
      },
      {
        "family": "Takaishi",
        "given": "Y."
      },
      {
        "family": "Matsuo",
        "given": "M."
      },
      {
        "family": "Komuro",
        "given": "M."
      },
      {
        "family": "Uchida",
        "given": "T."
      },
      {
        "family": "Sakoh",
        "given": "T."
      },
      {
        "family": "Saino",
        "given": "K."
      },
      {
        "family": "Uchiyama",
        "given": "S."
      },
      {
        "family": "Takada",
        "given": "Y."
      },
      {
        "family": "Sekine",
        "given": "J."
      },
      {
        "family": "Nakanishi",
        "given": "N."
      },
      {
        "family": "Oikawa",
        "given": "T."
      },
      {
        "family": "Igeta",
        "given": "M."
      },
      {
        "family": "Tanabe",
        "given": "H."
      },
      {
        "family": "Miyamoto",
        "given": "H."
      },
      {
        "family": "Hashimoto",
        "given": "T."
      },
      {
        "family": "Yamaguchi",
        "given": "H."
      },
      {
        "family": "Koyama",
        "given": "K."
      },
      {
        "family": "Kobayashi",
        "given": "Y."
      },
      {
        "family": "Okuda",
        "given": "T."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "149–162,"
    ],
    "title": [
      "A 250-Mb/s/pin, 1-Gb double-data-rate SDRAM with a bidirectional delay and an interbank shared redundancy scheme"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Yahata",
        "given": "H."
      },
      {
        "family": "Okuda",
        "given": "Y."
      },
      {
        "family": "Miyashita",
        "given": "H."
      },
      {
        "family": "Chigasaki",
        "given": "H."
      },
      {
        "family": "Taruishi",
        "given": "B."
      },
      {
        "family": "Akiba",
        "given": "T."
      },
      {
        "family": "Kawase",
        "given": "Y."
      },
      {
        "family": "Tachibana",
        "given": "T."
      },
      {
        "family": "Ueda",
        "given": "S."
      },
      {
        "family": "Aoyama",
        "given": "S."
      },
      {
        "family": "Tsukimori",
        "given": "A."
      },
      {
        "family": "Shibata",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Saiki",
        "given": "Y."
      },
      {
        "family": "Nakagome",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2000-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "74–75"
    ],
    "title": [
      "A 256-Mb double-data-rate SDRAM with a 10-mW analog DLL circuit"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sasaki",
        "given": "K."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Yamanaka",
        "given": "T."
      },
      {
        "family": "Hashimoto",
        "given": "N."
      },
      {
        "family": "Nishida",
        "given": "T."
      },
      {
        "family": "Shimohigashi",
        "given": "K."
      },
      {
        "family": "Hanamura",
        "given": "S."
      },
      {
        "family": "Honjo",
        "given": "S."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "pages": [
      "1219–1225,"
    ],
    "title": [
      "A 9-ns 1-Mbit CMOS SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Yamauchi",
        "given": "H."
      },
      {
        "family": "Suzuki",
        "given": "T."
      },
      {
        "family": "Sawada",
        "given": "A."
      },
      {
        "family": "Iwata",
        "given": "T."
      },
      {
        "family": "Tsuji",
        "given": "T."
      },
      {
        "family": "Agata",
        "given": "M."
      },
      {
        "family": "Taniguchi",
        "given": "T."
      },
      {
        "family": "Odake",
        "given": "Y."
      },
      {
        "family": "Sawada",
        "given": "K."
      },
      {
        "family": "Ohnishi",
        "given": "T."
      },
      {
        "family": "Fukumoto",
        "given": "M."
      },
      {
        "family": "Fujita",
        "given": "T."
      },
      {
        "family": "Inoue",
        "given": "M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993-11"
    ],
    "pages": [
      "1084–1091,"
    ],
    "title": [
      "A circuit technology for highspeed battery-operated 16-Mb CMOS DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Yokoyama",
        "given": "Y."
      },
      {
        "family": "Itoh",
        "given": "N."
      },
      {
        "family": "Katayama",
        "given": "M."
      },
      {
        "family": "Hasegawa",
        "given": "M."
      },
      {
        "family": "Takashima",
        "given": "K."
      },
      {
        "family": "Akasaki",
        "given": "H."
      },
      {
        "family": "Kaneda",
        "given": "M."
      },
      {
        "family": "Ueda",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "Y."
      },
      {
        "family": "Yamasaki",
        "given": "E."
      },
      {
        "family": "Todokoro",
        "given": "M."
      },
      {
        "family": "Toriyama",
        "given": "K."
      },
      {
        "family": "Miki",
        "given": "H."
      },
      {
        "family": "Yagyu",
        "given": "M."
      },
      {
        "family": "Kobayashi",
        "given": "T."
      },
      {
        "family": "Miyaoka",
        "given": "S."
      },
      {
        "family": "Tamba",
        "given": "N."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001-03"
    ],
    "pages": [
      "503–509,"
    ],
    "title": [
      "A 1.8-V embedded 18-Mb DRAM macro with a 9-ns RAS access time and memory-cell area efficiency of 33%"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Komiyaji",
        "given": "K."
      },
      {
        "family": "Morita",
        "given": "S."
      },
      {
        "family": "Aoto",
        "given": "T."
      },
      {
        "family": "Ikeda",
        "given": "S."
      },
      {
        "family": "Asayama",
        "given": "K."
      },
      {
        "family": "Koike",
        "given": "A."
      },
      {
        "family": "Yamanaka",
        "given": "T."
      },
      {
        "family": "Hashimoto",
        "given": "N."
      },
      {
        "family": "Iida",
        "given": "H."
      },
      {
        "family": "Kojima",
        "given": "F."
      },
      {
        "family": "Motohashi",
        "given": "K."
      },
      {
        "family": "Sasaki",
        "given": "K."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994-04"
    ],
    "pages": [
      "411–418,"
    ],
    "title": [
      "A 12.5-ns 16-Mb CMOS SRAM with common-centroid-geometry-layout sense amplifiers"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Oishi",
        "given": "T."
      },
      {
        "family": "Tomishima",
        "given": "S."
      },
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Arimoto",
        "given": "K."
      },
      {
        "family": "Fujishima",
        "given": "K."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "1993-05"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "93–94"
    ],
    "title": [
      "A hierarchical bit-line architecture with flexible redundancy and block compare test for 256Mb DRAM"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Watanabe",
        "given": "Y."
      },
      {
        "family": "Wong",
        "given": "H."
      },
      {
        "family": "DeBrosse",
        "given": "J.K."
      },
      {
        "family": "Yoshida",
        "given": "M."
      },
      {
        "family": "Katoh",
        "given": "D."
      },
      {
        "family": "Fujii",
        "given": "S."
      },
      {
        "family": "Wordeman",
        "given": "M.R."
      },
      {
        "family": "Poechmueller",
        "given": "P."
      },
      {
        "family": "Parke",
        "given": "S.A."
      },
      {
        "family": "Asao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1996-04"
    ],
    "pages": [
      "558–566,"
    ],
    "title": [
      "Fault-tolerant designs for 256 Mb DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kitsukawa",
        "given": "G."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Kawajiri",
        "given": "Y."
      },
      {
        "family": "Kawahara",
        "given": "T."
      },
      {
        "family": "Akiba",
        "given": "T."
      },
      {
        "family": "Kawase",
        "given": "Y."
      },
      {
        "family": "Tachibana",
        "given": "T."
      },
      {
        "family": "Sakai",
        "given": "T."
      },
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Shukuri",
        "given": "S."
      },
      {
        "family": "Sagara",
        "given": "K."
      },
      {
        "family": "Nagai",
        "given": "R."
      },
      {
        "family": "Ohji",
        "given": "Y."
      },
      {
        "family": "Hasegawa",
        "given": "N."
      },
      {
        "family": "Yokoyama",
        "given": "N."
      },
      {
        "family": "Kisu",
        "given": "T."
      },
      {
        "family": "Yamashita",
        "given": "H."
      },
      {
        "family": "Kure",
        "given": "T."
      },
      {
        "family": "Nishida",
        "given": "T."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993-11"
    ],
    "pages": [
      "1105–1113,"
    ],
    "title": [
      "256-Mb DRAM circuit technologies for file applications"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Furutani",
        "given": "K."
      },
      {
        "family": "Ooishi",
        "given": "T."
      },
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Ozaki",
        "given": "H."
      },
      {
        "family": "Yamada",
        "given": "M."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "1997-04"
    ],
    "pages": [
      "582–589,"
    ],
    "title": [
      "A board level parallel test circuit and a short circuit failure repair circuit for high-density, low-power DRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "E80-C"
    ]
  },
  {
    "author": [
      {
        "family": "Asakura",
        "given": "M."
      },
      {
        "family": "Ohishi",
        "given": "T."
      },
      {
        "family": "Tsukude",
        "given": "M."
      },
      {
        "family": "Tomishima",
        "given": "S."
      },
      {
        "family": "Hidaka",
        "given": "H."
      },
      {
        "family": "Arimoto",
        "given": "K."
      },
      {
        "family": "Fujishima",
        "given": "K."
      },
      {
        "family": "Eimori",
        "given": "T."
      },
      {
        "family": "Ohno",
        "given": "Y."
      },
      {
        "family": "Nishimura",
        "given": "T."
      },
      {
        "family": "Yasunaga",
        "given": "M."
      },
      {
        "family": "Kondoh",
        "given": "T."
      },
      {
        "family": "Satoh",
        "given": "S."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      },
      {
        "family": "Demizu",
        "given": "K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1994-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "140–141"
    ],
    "title": [
      "A 34ns 256Mb DRAM with boosted sense-ground scheme"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "K."
      },
      {
        "family": "Kang",
        "given": "S."
      },
      {
        "family": "Choi",
        "given": "J."
      },
      {
        "family": "Joo",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "Y."
      },
      {
        "family": "Cho",
        "given": "J.Lee S."
      },
      {
        "family": "Ryu",
        "given": "B."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2001-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "33–34"
    ],
    "title": [
      "Bit line coupling scheme and electrical fuse circuit for repairable operation of high density DRAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kyung",
        "given": "K.H."
      },
      {
        "family": "Kim",
        "given": "C.W."
      },
      {
        "family": "Lee",
        "given": "J.Y."
      },
      {
        "family": "Kook",
        "given": "J.H."
      },
      {
        "family": "Seo",
        "given": "S.M."
      },
      {
        "family": "Kim",
        "given": "D.Y."
      },
      {
        "family": "Kim",
        "given": "J.H."
      },
      {
        "family": "Sunwoo",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "H.C."
      },
      {
        "family": "Kim",
        "given": "C.S."
      },
      {
        "family": "Jeong",
        "given": "B.H."
      },
      {
        "family": "Sohn",
        "given": "Y.S."
      },
      {
        "family": "Hong",
        "given": "S.P."
      },
      {
        "family": "Lee",
        "given": "J.H."
      },
      {
        "family": "Yoo",
        "given": "J.H."
      },
      {
        "family": "Cho",
        "given": "S.I."
      }
    ],
    "citation-number": [
      "41."
    ],
    "date": [
      "2005-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "468–469"
    ],
    "title": [
      "A 800Mb/s/pin 2Gb DDR2 SDRAM with an 80nm triple metal technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shimohigashi",
        "given": "K."
      },
      {
        "family": "Ishihara",
        "given": "M."
      },
      {
        "family": "Shimizu",
        "given": "S."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Jpn. J. Appl. Phys"
    ],
    "date": [
      "1983-04"
    ],
    "pages": [
      "63–67,"
    ],
    "title": [
      "Redundancy techniques for dynamic RAMs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Ohbayashi",
        "given": "S."
      },
      {
        "family": "Yabuuchi",
        "given": "M."
      },
      {
        "family": "Kono",
        "given": "K."
      },
      {
        "family": "Oda",
        "given": "Y."
      },
      {
        "family": "Imaoka",
        "given": "S."
      },
      {
        "family": "Usui",
        "given": "K."
      },
      {
        "family": "Yonezu",
        "given": "T."
      },
      {
        "family": "Iwamoto",
        "given": "T."
      },
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "family": "Tsukamoto",
        "given": "Y."
      },
      {
        "family": "Arakawa",
        "given": "M."
      },
      {
        "family": "Uchida",
        "given": "T."
      },
      {
        "family": "Okada",
        "given": "M."
      },
      {
        "family": "Ishii",
        "given": "A."
      },
      {
        "family": "Yoshihara",
        "given": "T."
      },
      {
        "family": "Makino",
        "given": "H."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Shinohara",
        "given": "H."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2008-01"
    ],
    "pages": [
      "96–108,"
    ],
    "title": [
      "A 65nm embedded SRAM with wafer level burn-in mode, leak-bit redundancy and Cu e-trim fuse for known good die"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Mano",
        "given": "T."
      },
      {
        "family": "Takeya",
        "given": "K."
      },
      {
        "family": "Watanabe",
        "given": "T."
      },
      {
        "family": "Ieda",
        "given": "N."
      },
      {
        "family": "Kiuchi",
        "given": "K."
      },
      {
        "family": "Arai",
        "given": "E."
      },
      {
        "family": "Ogawa",
        "given": "T."
      },
      {
        "family": "Hirata",
        "given": "K."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1980-10"
    ],
    "pages": [
      "865–872,"
    ],
    "title": [
      "A fault-tolerant 256K RAM fabricated with molybdenum-polysilicon technology"
    ],
    "type": "article-journal",
    "volume": [
      "SC-15"
    ]
  },
  {
    "author": [
      {
        "family": "Minato",
        "given": "O."
      },
      {
        "family": "Masuhara",
        "given": "T."
      },
      {
        "family": "Sasaki",
        "given": "T."
      },
      {
        "family": "Sakai",
        "given": "Y."
      },
      {
        "family": "Hayashida",
        "given": "T."
      },
      {
        "family": "Nagasawa",
        "given": "K."
      },
      {
        "family": "Nishimura",
        "given": "K."
      },
      {
        "family": "Yasui",
        "given": "T."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1982-10"
    ],
    "pages": [
      "793–798,"
    ],
    "title": [
      "A Hi-CMOSII 8K 8 bit static RAM"
    ],
    "type": "article-journal",
    "volume": [
      "SC-17"
    ]
  },
  {
    "author": [
      {
        "family": "Wee",
        "given": "J.-K."
      },
      {
        "family": "Yang",
        "given": "W."
      },
      {
        "family": "Ryou",
        "given": "E.-K."
      },
      {
        "family": "Choi",
        "given": "J.-S."
      },
      {
        "family": "Ahn",
        "given": "S.-H."
      },
      {
        "family": "Chung",
        "given": "J.-Y."
      },
      {
        "family": "Kim",
        "given": "S.-C."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2000-10"
    ],
    "pages": [
      "1408–1414,"
    ],
    "title": [
      "An antifuse EPROM circuitry scheme for field-programmable repair in DRAM"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Wee",
        "given": "J.-K."
      },
      {
        "family": "Min",
        "given": "K.-S."
      },
      {
        "family": "Park",
        "given": "J.-T."
      },
      {
        "family": "Lee",
        "given": "S.-P."
      },
      {
        "family": "Kim",
        "given": "Y.-H."
      },
      {
        "family": "Yang",
        "given": "T.-H."
      },
      {
        "family": "Joo",
        "given": "J.-D."
      },
      {
        "family": "Chung",
        "given": "J.-Y."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002-02"
    ],
    "pages": [
      "251–254,"
    ],
    "title": [
      "A post-package bit-repair scheme using static latches with bipolar-voltage programming antifuse circuit for high-density DRAMs"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Lucero",
        "given": "E.M."
      },
      {
        "family": "Challa",
        "given": "N."
      },
      {
        "family": "Fields",
        "given": "J.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "539–544,"
    ],
    "title": [
      "A 16 kbit smart 5 V-only EEPROM with redundancy"
    ],
    "type": "article-journal",
    "volume": [
      "SC-18"
    ]
  },
  {
    "author": [
      {
        "family": "Shukuri",
        "given": "S."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "734–739,"
    ],
    "title": [
      "CMOS process compatible ie-flash (inverse gate electrode flash) technology for system-on-a chip"
    ],
    "type": "article-journal",
    "volume": [
      "E84-C"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      },
      {
        "family": "Shukuri",
        "given": "S."
      },
      {
        "family": "Norisue",
        "given": "K."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "599–604,"
    ],
    "title": [
      "A system LSI memory redundancy technique using an ie-flash (inverse-gate-electrode flash) programming circuit"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Tarr",
        "given": "M."
      },
      {
        "family": "Boudreau",
        "given": "D."
      },
      {
        "family": "Murphy",
        "given": "R."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1984-01"
    ],
    "pages": [
      "175–179,"
    ],
    "title": [
      "Defect analysis system speeds test and repair of redundant memories"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Day",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "IEEE Design Test Comput"
    ],
    "date": [
      "1985-06"
    ],
    "pages": [
      "35–44,"
    ],
    "title": [
      "A fault-driven, comprehensive redundancy algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W.K."
      },
      {
        "family": "Shen",
        "given": "Y.-N."
      },
      {
        "family": "Lombardi",
        "given": "F."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1990-03"
    ],
    "pages": [
      "323–328,"
    ],
    "title": [
      "New approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Kawagoe",
        "given": "T."
      },
      {
        "family": "Ohtani",
        "given": "J."
      },
      {
        "family": "Niiro",
        "given": "M."
      },
      {
        "family": "Ooishi",
        "given": "T."
      },
      {
        "family": "Hamada",
        "given": "M."
      },
      {
        "family": "Hidaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proc. ITC"
    ],
    "date": [
      "2000-10"
    ],
    "pages": [
      "567–574"
    ],
    "title": [
      "A built-in self-repair analyzer (CRESTA) for embedded DRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "C.-T."
      },
      {
        "family": "Wu",
        "given": "C.-F."
      },
      {
        "family": "Li",
        "given": "J.-F."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans. Reliab"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "386–399,"
    ],
    "title": [
      "Built-in redundancy analysis for memory yield improvement"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Ohtsuka",
        "given": "N."
      },
      {
        "family": "Tanaka",
        "given": "S."
      },
      {
        "family": "Miyamoto",
        "given": "J."
      },
      {
        "family": "Saito",
        "given": "S."
      },
      {
        "family": "Atsumi",
        "given": "S."
      },
      {
        "family": "Imamiya",
        "given": "K."
      },
      {
        "family": "Yoshikawa",
        "given": "K."
      },
      {
        "family": "Matsukawa",
        "given": "N."
      },
      {
        "family": "Mori",
        "given": "S."
      },
      {
        "family": "Arai",
        "given": "N."
      },
      {
        "family": "Shinagawa",
        "given": "T."
      },
      {
        "family": "Kaneko",
        "given": "Y."
      },
      {
        "family": "Matsunaga",
        "given": "J."
      },
      {
        "family": "Iizuka",
        "given": "T."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987-10"
    ],
    "pages": [
      "669–675,"
    ],
    "title": [
      "A 4-Mbit CMOS EPROM"
    ],
    "type": "article-journal",
    "volume": [
      "SC-22"
    ]
  },
  {
    "author": [
      {
        "family": "Kantz",
        "given": "D."
      },
      {
        "family": "Goetz",
        "given": "J.R."
      },
      {
        "family": "Bender",
        "given": "R."
      },
      {
        "family": "Baehring",
        "given": "M."
      },
      {
        "family": "Wawersig",
        "given": "J."
      },
      {
        "family": "Meyer",
        "given": "W."
      },
      {
        "family": "Mueller",
        "given": "W."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1984-10"
    ],
    "pages": [
      "596–602,"
    ],
    "title": [
      "A 256K DRAM with descrambled redundancy test capability"
    ],
    "type": "article-journal",
    "volume": [
      "SC-19"
    ]
  },
  {
    "author": [
      {
        "family": "Miyagawa",
        "given": "H."
      },
      {
        "family": "Iwadare",
        "given": "Y."
      },
      {
        "family": "Imai",
        "given": "H."
      },
      {
        "family": "Theory",
        "given": "Code"
      },
      {
        "given": "Shokodo"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1976"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hsiao",
        "given": "M.Y."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1970-07"
    ],
    "pages": [
      "395–401,"
    ],
    "title": [
      "A class of optimal minimum odd-weight-column SEC-DED codes"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Ikenaga",
        "given": "S."
      },
      {
        "family": "Shimohigashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1988-02"
    ],
    "pages": [
      "27–33,"
    ],
    "title": [
      "An experimental large-capacity semiconductor file memory using 16-levels/cell storage"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. ISCAS"
    ],
    "date": [
      "2006-05"
    ],
    "pages": [
      "25–28"
    ],
    "title": [
      "Ultra-low voltage nano-scale embedded RAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mano",
        "given": "T."
      },
      {
        "family": "Yamada",
        "given": "J."
      },
      {
        "family": "Inoue",
        "given": "J."
      },
      {
        "family": "Nakajima",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983-10"
    ],
    "pages": [
      "463–470,"
    ],
    "title": [
      "Circuit techniques for a VLSI memory"
    ],
    "type": "article-journal",
    "volume": [
      "SC-18"
    ]
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "J."
      },
      {
        "family": "Mano",
        "given": "T."
      },
      {
        "family": "Inoue",
        "given": "J."
      },
      {
        "family": "Nakajima",
        "given": "S."
      },
      {
        "family": "Matsuda",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1984-10"
    ],
    "pages": [
      "627–633,"
    ],
    "title": [
      "A submicron 1 Mbit dynamic RAM with a 4b-at-a-time built-in ECC circuit"
    ],
    "type": "article-journal",
    "volume": [
      "SC-19"
    ]
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1987-10"
    ],
    "pages": [
      "868–873,"
    ],
    "title": [
      "Selector-line merged built-in ECC technique for DRAM’s"
    ],
    "type": "article-journal",
    "volume": [
      "SC-22"
    ]
  },
  {
    "author": [
      {
        "family": "Kalter",
        "given": "H.L."
      },
      {
        "family": "Stapper",
        "given": "C.H."
      },
      {
        "family": "Barth",
        "given": "J.E.",
        "suffix": "Jr."
      },
      {
        "family": "DiLorenzo",
        "given": "J."
      },
      {
        "family": "Drake",
        "given": "C.E."
      },
      {
        "family": "Fifield",
        "given": "J.A."
      },
      {
        "family": "Kelley",
        "given": "G.A.",
        "suffix": "Jr."
      },
      {
        "family": "Lewis",
        "given": "S.C."
      },
      {
        "family": "Hoeven",
        "given": "W.B.",
        "particle": "van der"
      },
      {
        "family": "Yankosky",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-10"
    ],
    "pages": [
      "1118–1128,"
    ],
    "title": [
      "A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Heller",
        "given": "L.G."
      },
      {
        "family": "Griffin",
        "given": "W.R."
      },
      {
        "family": "Davis",
        "given": "J.W."
      },
      {
        "family": "Thoma",
        "given": "N.G."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1984-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "16–17"
    ],
    "title": [
      "Cascade voltage switch logic: a differential CMOS logic family"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Arimoto",
        "given": "K."
      },
      {
        "family": "Masuda",
        "given": "Y."
      },
      {
        "family": "Furutani",
        "given": "K."
      },
      {
        "family": "Tsukude",
        "given": "M."
      },
      {
        "family": "Ooishi",
        "given": "T."
      },
      {
        "family": "Mashiko",
        "given": "K."
      },
      {
        "family": "Fujishima",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-02"
    ],
    "pages": [
      "11–17,"
    ],
    "title": [
      "A speed-enhanced DRAM array architecture with embedded ECC"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Yamaguchi",
        "given": "K."
      },
      {
        "family": "Saitoh",
        "given": "Y."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2004-05"
    ],
    "pages": [
      "827–833,"
    ],
    "title": [
      "SRAM immunity to cosmic-rayinduced multierrors based on analysis of an induced parasitic bipolar effect"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Hsieh",
        "given": "C.M."
      },
      {
        "family": "Murley",
        "given": "P.C."
      },
      {
        "family": "O’Brien",
        "given": "R.R."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1981-04"
    ],
    "pages": [
      "103–105,"
    ],
    "title": [
      "A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devices"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-2"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Shin",
        "given": "J.L."
      },
      {
        "family": "Khan",
        "given": "M."
      },
      {
        "family": "Liou",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "K."
      },
      {
        "family": "Shoji",
        "given": "K."
      },
      {
        "family": "Kuroda",
        "given": "K."
      },
      {
        "family": "Ikeda",
        "given": "S."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "1738–1744,"
    ],
    "title": [
      "Universal-Vdd 0.65-2.0-V 32-kB cache using a voltage-adapted timing-generation scheme and a lithographically-symmetrical cell"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Saito",
        "given": "Y."
      },
      {
        "family": "Ibe",
        "given": "E."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "1952–1957,"
    ],
    "title": [
      "16.7-fA/cell tunnel-leakage-suppressed 16-Mb SRAM for handling cosmic-ray-induced multierrors"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Kushida",
        "given": "K."
      },
      {
        "family": "Otsuka",
        "given": "N."
      },
      {
        "family": "Hirabayashi",
        "given": "O."
      },
      {
        "family": "Takeyama",
        "given": "Y."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. MTDT"
    ],
    "date": [
      "2005-08"
    ],
    "pages": [
      "109–114"
    ],
    "title": [
      "DFT techniques for memory macro with built-in ECC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "P.-Y."
      },
      {
        "family": "Yeh",
        "given": "Y.-T."
      },
      {
        "family": "Chen",
        "given": "C.-H."
      },
      {
        "family": "Yeh",
        "given": "J.-C."
      },
      {
        "family": "Wu",
        "given": "C.-W."
      },
      {
        "family": "Lee",
        "given": "J.-S."
      },
      {
        "family": "Lin",
        "given": "Y.-C."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. ITC"
    ],
    "date": [
      "2006-10"
    ],
    "pages": [
      "30 3"
    ],
    "title": [
      "An enhanced EDAC methodology for low power PSRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mehrotra",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "T.-C."
      },
      {
        "family": "Chiu",
        "given": "T.-L."
      },
      {
        "family": "Perlegos",
        "given": "G."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1984-02"
    ],
    "editor": [
      {
        "family": "Dig",
        "given": "I.S.S.C.C."
      }
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "142–143"
    ],
    "title": [
      "A 64Kb CMOS EEROM with on-chip ECC"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Do",
        "given": "J.Y."
      },
      {
        "family": "Kim",
        "given": "J.K."
      },
      {
        "family": "Lee",
        "given": "H.G."
      },
      {
        "family": "Choi",
        "given": "J.D."
      },
      {
        "family": "Lim",
        "given": "H.K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "1988-08"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "83–84"
    ],
    "title": [
      "A 256k CMOS EEPROM with enhanced reliability and testability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Osman",
        "given": "F.I."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1982-10"
    ],
    "pages": [
      "877–881,"
    ],
    "title": [
      "Error-correction technique for random-access memories"
    ],
    "type": "article-journal",
    "volume": [
      "SC-17"
    ]
  },
  {
    "author": [
      {
        "family": "Etoh",
        "given": "J."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Hori",
        "given": "R."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "1997-08"
    ],
    "issue": [
      "4,965,769"
    ],
    "title": [
      "Semiconductor memory capable of high-speed data erasing"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Iwasaki",
        "given": "K."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Japanese Patent"
    ],
    "date": [
      "1997-08"
    ],
    "issue": [
      "2,679,981"
    ],
    "title": [
      "Semiconductor memory"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Tanzawa",
        "given": "T."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Shirota",
        "given": "R."
      },
      {
        "family": "Aritome",
        "given": "S."
      },
      {
        "family": "Watanabe",
        "given": "H."
      },
      {
        "family": "Hemink",
        "given": "G."
      },
      {
        "family": "Shimizu",
        "given": "K."
      },
      {
        "family": "Sato",
        "given": "S."
      },
      {
        "family": "Takeuchi",
        "given": "Y."
      },
      {
        "family": "Ohuchi",
        "given": "K."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997-05"
    ],
    "pages": [
      "662–669,"
    ],
    "title": [
      "A compact on-chip ECC for low cost flash memories"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Gregori",
        "given": "S."
      },
      {
        "family": "Cabrini",
        "given": "A."
      },
      {
        "family": "Khouri",
        "given": "O."
      },
      {
        "family": "Torelli",
        "given": "G."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2003-04"
    ],
    "pages": [
      "602–616,"
    ],
    "title": [
      "On-chip error correcting techniques for new-generation flash memories"
    ],
    "type": "paper-conference",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Gregori",
        "given": "S."
      },
      {
        "family": "Khouri",
        "given": "O."
      },
      {
        "family": "Micheloni",
        "given": "R."
      },
      {
        "family": "Torelli",
        "given": "G."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. International Workshop on Memory Technology, Design and Testing"
    ],
    "date": [
      "2001-08"
    ],
    "pages": [
      "45–49"
    ],
    "title": [
      "An error control code scheme for multilevel flash memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Polianskikh",
        "given": "B."
      },
      {
        "family": "Zilie",
        "given": "Z."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. MWSCAS"
    ],
    "date": [
      "2001-08"
    ],
    "pages": [
      "352–355"
    ],
    "title": [
      "Induced error-correcting code for 2bit-per-cell multi-level DRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rossi",
        "given": "D."
      },
      {
        "family": "Metra",
        "given": "C."
      },
      {
        "family": "Ricco",
        "given": "B."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proc. MTDT"
    ],
    "date": [
      "2002-07"
    ],
    "pages": [
      "27–31"
    ],
    "title": [
      "Fast and compact error correcting scheme for reliable multilevel flash memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Micheloni",
        "given": "R."
      },
      {
        "family": "Ravasio",
        "given": "R."
      },
      {
        "family": "Marelli",
        "given": "A."
      },
      {
        "family": "Alice",
        "given": "E."
      },
      {
        "family": "Altieri",
        "given": "V."
      },
      {
        "family": "Bovino",
        "given": "A."
      },
      {
        "family": "Crippa",
        "given": "L."
      },
      {
        "family": "Martino",
        "given": "E.",
        "particle": "Di"
      },
      {
        "family": "D’Onotrio",
        "given": "L."
      },
      {
        "family": "Gambardella",
        "given": "A."
      },
      {
        "family": "Grillea",
        "given": "E."
      },
      {
        "family": "Guerra",
        "given": "G."
      },
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Missiroli",
        "given": "C."
      },
      {
        "family": "Motta",
        "given": "I."
      },
      {
        "family": "Prisco",
        "given": "A."
      },
      {
        "family": "Ragone",
        "given": "G."
      },
      {
        "family": "Romano",
        "given": "M."
      },
      {
        "family": "Sangalli",
        "given": "M."
      },
      {
        "family": "Sauro",
        "given": "P."
      },
      {
        "family": "Scotti",
        "given": "M."
      },
      {
        "family": "Won",
        "given": "S."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2006-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "142–143"
    ],
    "title": [
      "A 4Gb 2b/cell NAND flash memory with embedded 5b BCH ECC for 36MB/s system read throughput"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Naruke",
        "given": "Y."
      },
      {
        "family": "Iwase",
        "given": "T."
      },
      {
        "family": "Takizawa",
        "given": "M."
      },
      {
        "family": "Saito",
        "given": "K."
      },
      {
        "family": "Asano",
        "given": "M."
      },
      {
        "family": "Nishimura",
        "given": "H."
      },
      {
        "family": "Mochizuki",
        "given": "T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1989-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "128–129"
    ],
    "title": [
      "A 16Mb mask ROM with programmable redundancy"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Shinoda",
        "given": "T."
      },
      {
        "family": "Ohnishi",
        "given": "Y."
      },
      {
        "family": "Kawamoto",
        "given": "H."
      },
      {
        "family": "Takizawa",
        "given": "K."
      },
      {
        "family": "Narita",
        "given": "K."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1983-02"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "158–159"
    ],
    "title": [
      "A 1Mb ROM with onchip ECC for yield enhancement"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "H.L."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1985-10"
    ],
    "pages": [
      "958–963,"
    ],
    "title": [
      "A 70-ns word-wide 1-Mbit ROM with on-chip error-correction circuits"
    ],
    "type": "article-journal",
    "volume": [
      "SC-20"
    ]
  },
  {
    "author": [
      {
        "family": "Noda",
        "given": "H."
      },
      {
        "family": "Dosaka",
        "given": "K."
      },
      {
        "family": "Morishita",
        "given": "F."
      },
      {
        "family": "Arimoto",
        "given": "K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. CICC"
    ],
    "date": [
      "2005-09"
    ],
    "pages": [
      "451–454"
    ],
    "title": [
      "A soft-error-immune maintenancefree TCAM architecture with associated embedded DRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pagiamtzis",
        "given": "K."
      },
      {
        "family": "Azizi",
        "given": "N."
      },
      {
        "family": "Najm",
        "given": "F.N."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proc. CICC"
    ],
    "date": [
      "2006-09"
    ],
    "pages": [
      "301–304"
    ],
    "title": [
      "A soft-error tolerant content-addressable memory (CAM) using an error-correcting-match scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Aoki",
        "given": "M."
      },
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Ikenaga",
        "given": "S."
      },
      {
        "family": "Shimohigashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "US Patent"
    ],
    "date": [
      "1988-02"
    ],
    "issue": [
      "4,726"
    ],
    "pages": [
      "021,"
    ],
    "title": [
      "Semiconductor memory having error correcting means"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Kalter",
        "given": "H.L."
      },
      {
        "family": "Stapper",
        "given": "C.H."
      },
      {
        "family": "Barth",
        "given": "J.E.",
        "suffix": "Jr."
      },
      {
        "family": "DiLorenzo",
        "given": "J."
      },
      {
        "family": "Drake",
        "given": "C.E."
      },
      {
        "family": "Fifield",
        "given": "J.A."
      },
      {
        "family": "Kelley",
        "given": "G.A.",
        "suffix": "Jr."
      },
      {
        "family": "Lewis",
        "given": "S.C."
      },
      {
        "family": "Hoeven",
        "given": "W.B.",
        "particle": "van der"
      },
      {
        "family": "Yankosky",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990-10"
    ],
    "pages": [
      "1118–1128,"
    ],
    "title": [
      "A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Fifield",
        "given": "J.A."
      },
      {
        "family": "Stapper",
        "given": "C.H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1991-10"
    ],
    "pages": [
      "1449–1452,"
    ],
    "title": [
      "High-speed on-chip ECC for synergistic fault-tolerant memory chips"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S.-H."
      },
      {
        "family": "Lee",
        "given": "W.-O."
      },
      {
        "family": "Kim",
        "given": "J.-H."
      },
      {
        "family": "Lee",
        "given": "S.-S."
      },
      {
        "family": "Hwang",
        "given": "S.-Y."
      },
      {
        "family": "Kim",
        "given": "C.-I."
      },
      {
        "family": "Kwon",
        "given": "T.-W."
      },
      {
        "family": "Han",
        "given": "B.-S."
      },
      {
        "family": "Cho",
        "given": "S.-K."
      },
      {
        "family": "Kim",
        "given": "D.-H."
      },
      {
        "family": "Hong",
        "given": "J.-K."
      },
      {
        "family": "Lee",
        "given": "M.-Y."
      },
      {
        "family": "Yin",
        "given": "S.-W."
      },
      {
        "family": "Kim",
        "given": "H.-G."
      },
      {
        "family": "Ahn",
        "given": "J.-H."
      },
      {
        "family": "Kim",
        "given": "Y.-T."
      },
      {
        "family": "Koh",
        "given": "Y.-H."
      },
      {
        "family": "Kih",
        "given": "J.-S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. ASSCC"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "34–37"
    ],
    "title": [
      "A low power and high reliable 400Mbps mobile DDR SDRAM with on-chip distributed ECC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stapper",
        "given": "C.H."
      },
      {
        "family": "Lee",
        "given": "H.-S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1992-09"
    ],
    "pages": [
      "1078–1087,"
    ],
    "title": [
      "Synergistic fault-tolerance for memory chips"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      },
      {
        "family": "Horiuchi",
        "given": "M."
      },
      {
        "family": "Kimura",
        "given": "S."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "Tech. Papers,"
    ],
    "pages": [
      "288–291"
    ],
    "title": [
      "Low power SRAM menu for SOC application using yin-yang-feedback memory cell technology"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. CICC"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "353–356"
    ],
    "title": [
      "Process variation in nano-scale memories: failure analysis and process tolerant architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Duinmaijer",
        "given": "A.C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "pages": [
      "1433–1440,"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Buchanan",
        "given": "D.A."
      },
      {
        "family": "Chen",
        "given": "W."
      },
      {
        "family": "Frank",
        "given": "D.J."
      },
      {
        "family": "Ismail",
        "given": "K.E."
      },
      {
        "family": "Lo",
        "given": "S.-H."
      },
      {
        "family": "Sai-Halasz",
        "given": "G.A."
      },
      {
        "family": "Viswanathan",
        "given": "R.G."
      },
      {
        "family": "Wann",
        "given": "H.-J.C."
      },
      {
        "family": "Wind",
        "given": "S.J."
      },
      {
        "family": "Wong",
        "given": "H.-S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1997-04"
    ],
    "pages": [
      "486–504,"
    ],
    "title": [
      "CMOS scaling into the nanometer regime"
    ],
    "type": "paper-conference",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Yamaoka",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. ESSCIRC"
    ],
    "date": [
      "2007-09"
    ],
    "pages": [
      "68–75"
    ],
    "title": [
      "Low-voltage limitations of memory-rich nano-scale CMOS LSIs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Tanaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "5"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Ultra-low voltage nano-scale memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "2009-04"
    ],
    "pages": [
      "402–410,"
    ],
    "title": [
      "Low-voltage scaling limitations for nano-scale CMOS LSIs"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Yamaoka",
        "given": "M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "ESSCIRC Dig"
    ],
    "date": [
      "2007-09"
    ],
    "pages": [
      "68–75,"
    ],
    "title": [
      "Low-voltage limitations of memory-rich nano-scale CMOS LSIs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Solid-State Electron"
    ],
    "date": [
      "2009-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "402–410,"
    ],
    "title": [
      "Low-voltage scaling limitations for nano-scale CMOS LSIs"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2009-02"
    ],
    "pages": [
      "14–20,"
    ],
    "title": [
      "Adaptive Circuits for the 0.5-V Nanoscale CMOS era"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Tanaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Ultra-Low Voltage Nano-Scale Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "VLSI Memory Chip Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Kawahara",
        "given": "T."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "Sep./Nov. 2003"
    ],
    "issue": [
      "5/6"
    ],
    "pages": [
      "525–552,"
    ],
    "title": [
      "Review and prospects of lowvoltage RAM circuits"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.A."
      },
      {
        "family": "Venkatesan",
        "given": "R."
      },
      {
        "family": "Kaloyeros",
        "given": "A."
      },
      {
        "family": "Beylansky",
        "given": "M."
      },
      {
        "family": "Souri",
        "given": "S.J."
      },
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      },
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Reif",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2001-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "305–324,"
    ],
    "title": [
      "Interconnect Limits on Gigascale Integration (GSI) in the 21st Century"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Haensch",
        "given": "W."
      },
      {
        "family": "Nowak",
        "given": "E.J."
      },
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "family": "Solomon",
        "given": "P.M."
      },
      {
        "family": "Bryant",
        "given": "A."
      },
      {
        "family": "Dokumaci",
        "given": "O.H."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Johnson",
        "given": "J.B."
      },
      {
        "family": "Fischetti",
        "given": "M.V."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "July/Sept. 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "339–361,"
    ],
    "title": [
      "Silicon CMOS devices beyond scaling"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "22–28,"
    ],
    "title": [
      "Where CMOS is going: trendy hype vs. real technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "A.W. Topol, D.C. La Tulipe Jr., L. Shi, D.J. Frank, K. Bernstein, S.E. Steen, A. Kumar, G.U. Singco, A.M. Young, K.W. Guarini, and M. Ieong"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "July/Sept. 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "491–506,"
    ],
    "title": [
      "Three-dimensional integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Oshima",
        "given": "T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEICE"
    ],
    "date": [
      "2010-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "216–233,"
    ],
    "title": [
      "Adaptive Circuits for the 0.5-V Nanoscale CMOS Era"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Duinmaijer",
        "given": "A.C.J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "J. SSC"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1439,"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Fukai",
        "given": "T."
      },
      {
        "family": "Tsunomura",
        "given": "T."
      },
      {
        "family": "Putra",
        "given": "A.T."
      },
      {
        "family": "Nishida",
        "given": "A."
      },
      {
        "family": "Kamohara",
        "given": "S."
      },
      {
        "family": "Hiramoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "467–470,"
    ],
    "title": [
      "Understanding random threshold voltage fluctuation by comparing multiple fabs and technologies"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Maeda",
        "given": "N."
      },
      {
        "family": "Shinozaki",
        "given": "Y."
      },
      {
        "family": "Shimazaki",
        "given": "Y."
      },
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "family": "Shimada",
        "given": "S."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "480–481,"
    ],
    "title": [
      "Low-power embedded SRAM modules with expanded margins for writing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "family": "Bhattacharya",
        "given": "U."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Murray",
        "given": "D."
      },
      {
        "family": "Vallepalli",
        "given": "N."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Zheng",
        "given": "B."
      },
      {
        "family": "Bohr",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2005-02"
    ],
    "pages": [
      "474–475,"
    ],
    "title": [
      "A 3-GHz 70MB SRAM in 65 nm CMOS technology with integrated column-based dynamic power supply"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yabuuchi",
        "given": "M."
      },
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "family": "Tsukamoto",
        "given": "Y."
      },
      {
        "family": "Ohbayashi",
        "given": "S."
      },
      {
        "family": "Imaoka",
        "given": "S."
      },
      {
        "family": "Makino",
        "given": "H."
      },
      {
        "family": "Yamagami",
        "given": "Y."
      },
      {
        "family": "Ishikura",
        "given": "S."
      },
      {
        "family": "Terano",
        "given": "T."
      },
      {
        "family": "Oashi",
        "given": "T."
      },
      {
        "family": "Hashimoto",
        "given": "K."
      },
      {
        "family": "Sebe",
        "given": "A."
      },
      {
        "family": "Okazaki",
        "given": "G."
      },
      {
        "family": "Satomi",
        "given": "K."
      },
      {
        "family": "Akamatsu",
        "given": "H."
      },
      {
        "family": "Shinohara",
        "given": "H."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "326–327,"
    ],
    "title": [
      "A 45 nm low-standby-power embedded sram with improved immunity against process and temperature variations"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "CICC2004 Dig"
    ],
    "date": [
      "2004-10"
    ],
    "pages": [
      "339–344,"
    ],
    "title": [
      "Reviews and future prospects of low-voltage embedded RAMs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Masuda",
        "given": "H."
      },
      {
        "family": "Okawa",
        "given": "S."
      },
      {
        "family": "Aoki",
        "given": "M."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "ISCAS Dig"
    ],
    "date": [
      "2005-05"
    ],
    "pages": [
      "5934–5937,"
    ],
    "title": [
      "Approach for physical design in sub-100 nm era"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Jenkins",
        "given": "K.A."
      },
      {
        "family": "Chuang",
        "given": "C.-T."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "400–401,"
    ],
    "title": [
      "Statistical characterization and on-chip measurement methods for local random variability of a process using senseamplifier-based test structure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "K.J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "471–474,"
    ],
    "title": [
      "Reducing variation in advanced logic technologies: approaches to process and design for manufacturability of nanoscale CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Morita",
        "given": "Y."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      },
      {
        "family": "Ishigaki",
        "given": "T."
      },
      {
        "family": "Sugii",
        "given": "N."
      },
      {
        "family": "Iwamatsu",
        "given": "T."
      },
      {
        "family": "Ipposhi",
        "given": "T."
      },
      {
        "family": "Oda",
        "given": "H."
      },
      {
        "family": "Inoue",
        "given": "Y."
      },
      {
        "family": "Torii",
        "given": "K."
      },
      {
        "family": "Kimura",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2008-06"
    ],
    "genre": [
      "Symp. VLSI Tech. Dig.,"
    ],
    "pages": [
      "166–167,"
    ],
    "title": [
      "Smallest Vth variability achieved by intrinsic thin channel on thin BOX (SOTB) CMOS with single metal gate"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Weber",
        "given": "O."
      },
      {
        "family": "Faynot",
        "given": "O."
      },
      {
        "family": "Andrieu",
        "given": "F."
      },
      {
        "family": "Buj-Dufournet",
        "given": "C."
      },
      {
        "family": "Allain",
        "given": "F."
      },
      {
        "family": "Scheiblin",
        "given": "P."
      },
      {
        "family": "Foucher",
        "given": "J."
      },
      {
        "family": "Daval",
        "given": "N."
      },
      {
        "family": "Lafond",
        "given": "D."
      },
      {
        "family": "Tosti",
        "given": "L."
      },
      {
        "family": "Brevard",
        "given": "L."
      },
      {
        "family": "Rozeau",
        "given": "O."
      },
      {
        "family": "Fenouillet-Beranger",
        "given": "C."
      },
      {
        "family": "Marin",
        "given": "M."
      },
      {
        "family": "Boeuf",
        "given": "F."
      },
      {
        "family": "Delprat",
        "given": "D."
      },
      {
        "family": "Bourdelle",
        "given": "K."
      },
      {
        "family": "Nguyen",
        "given": "B.-Y."
      },
      {
        "family": "Deleonibus",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2008-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "245–248,"
    ],
    "title": [
      "High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "family": "Kaga",
        "given": "T."
      },
      {
        "family": "Kawamoto",
        "given": "Y."
      },
      {
        "family": "Takeda",
        "given": "E."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "1989-12"
    ],
    "pages": [
      "833–836,"
    ],
    "title": [
      "A fully depleted lean-channel transistor (DELTA) – a novel vertical ultra thin SOI MOSFET"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tsuchiya",
        "given": "R."
      },
      {
        "family": "Horiuchi",
        "given": "M."
      },
      {
        "family": "Kimura",
        "given": "S."
      },
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Kawahara",
        "given": "T."
      },
      {
        "family": "Maegawa",
        "given": "S."
      },
      {
        "family": "Ipposhi",
        "given": "T."
      },
      {
        "family": "Ohji",
        "given": "Y."
      },
      {
        "family": "Matsuoka",
        "given": "H."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2004-12"
    ],
    "pages": [
      "631–634,"
    ],
    "title": [
      "Silicon on thin BOX: a new paradigm of the CMOSFET for 200 5 Reduction Techniques for Margin Errors of Nanoscale Memories low-power and high-performance application featuring wide-range back-bias control"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tsuchiya",
        "given": "R."
      },
      {
        "family": "Sugii",
        "given": "N."
      },
      {
        "family": "Ishigaki",
        "given": "T."
      },
      {
        "family": "Morita",
        "given": "Y."
      },
      {
        "family": "Yoshimoto",
        "given": "H."
      },
      {
        "family": "Torii",
        "given": "K."
      },
      {
        "family": "Kimura",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "VLSI"
    ],
    "date": [
      "2009",
      "2009-06"
    ],
    "genre": [
      "Tech. Dig.,"
    ],
    "pages": [
      "150–151,"
    ],
    "title": [
      "Low voltage (Vdd~0.6 V) SRAM operation achieved by reduced threshold voltage variability in SOTB (silicon on thin BOX"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Sugii",
        "given": "N."
      },
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Int. SOI Conference Dig"
    ],
    "date": [
      "2009-10"
    ],
    "title": [
      "FD-SOI MOSFETs for the low-voltage nanoscale CMOS era"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sugii",
        "given": "N."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      },
      {
        "family": "Ishigaki",
        "given": "T."
      },
      {
        "family": "Morita",
        "given": "Y."
      },
      {
        "family": "Yoshimoto",
        "given": "H."
      },
      {
        "family": "Torii",
        "given": "K."
      },
      {
        "family": "Kimura",
        "given": "S."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2008-12"
    ],
    "pages": [
      "249–252,"
    ],
    "title": [
      "Comprehensive study on Vth variability in silicon on thin BOX(SOTB) CMOS with small random-dopant fluctuation: finding a way to further reduce variation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "MIEL2010 Dig"
    ],
    "date": [
      "2010-05"
    ],
    "pages": [
      "39–43,"
    ],
    "title": [
      "Voltage scaling limitations and challenges of memory-rich nanoscale CMO LSIs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S.M."
      },
      {
        "family": "Yoon",
        "given": "E.J."
      },
      {
        "family": "Jo",
        "given": "H.J."
      },
      {
        "family": "Li",
        "given": "M."
      },
      {
        "family": "Oh",
        "given": "C.W."
      },
      {
        "family": "Lee",
        "given": "S.Y."
      },
      {
        "family": "Yeo",
        "given": "K.H."
      },
      {
        "family": "Kim",
        "given": "M.S."
      },
      {
        "family": "Kim",
        "given": "S.H."
      },
      {
        "family": "Choe",
        "given": "D.U."
      },
      {
        "family": "Choe",
        "given": "J.D."
      },
      {
        "family": "Suk",
        "given": "S.D."
      },
      {
        "family": "Kim",
        "given": "D.-W."
      },
      {
        "family": "Park",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Ryu",
        "given": "B.-Il"
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2004-12"
    ],
    "pages": [
      "639–642,"
    ],
    "title": [
      "A novel multi-channel field effect transistor (McFET) on bulk Si for high performance sub-80nm application"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sunami",
        "given": "H."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE SSCS News"
    ],
    "date": [
      "2008",
      "2008-01-22"
    ],
    "pages": [
      "42–44,"
    ],
    "title": [
      "The role of the trench capacitor in DRAM innovation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Amon",
        "given": "J."
      },
      {
        "family": "Kieslich",
        "given": "A."
      },
      {
        "family": "Heineck",
        "given": "L."
      },
      {
        "family": "Schuster",
        "given": "T."
      },
      {
        "family": "Faul",
        "given": "J."
      },
      {
        "family": "Luetzen",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "C."
      },
      {
        "family": "Huang",
        "given": "C.C."
      },
      {
        "family": "Fischer",
        "given": "B."
      },
      {
        "family": "Enders",
        "given": "G."
      },
      {
        "family": "Kudelka",
        "given": "S."
      },
      {
        "family": "Schroeder",
        "given": "U."
      },
      {
        "family": "Kuesters",
        "given": "K.H."
      },
      {
        "family": "Lange",
        "given": "G."
      },
      {
        "family": "Alsmeier",
        "given": "J."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2004-12"
    ],
    "pages": [
      "73–76,"
    ],
    "title": [
      "A highly manufacturable deep trench based DRAM cell layout with a planar array device in a 70 nm technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Isoda",
        "given": "M."
      },
      {
        "family": "Takeuchi",
        "given": "K."
      },
      {
        "family": "Aoki",
        "given": "M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "1992-06"
    ],
    "pages": [
      "82–83,"
    ],
    "title": [
      "Sub-1-V swing bus architecture for future low-power ULSIs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "GLSVLSI2007 Proc"
    ],
    "date": [
      "2007-03"
    ],
    "pages": [
      "529–533,"
    ],
    "title": [
      "Low-voltage limitations of deep-sub-100-nm CMOS LSIs-view of memory designers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tanzawa",
        "given": "T."
      },
      {
        "family": "Umezawa",
        "given": "A."
      },
      {
        "family": "Kuriyama",
        "given": "M."
      },
      {
        "family": "Taura",
        "given": "T."
      },
      {
        "family": "Banba",
        "given": "H."
      },
      {
        "family": "Miyabe",
        "given": "T."
      },
      {
        "family": "Shiga",
        "given": "H."
      },
      {
        "family": "Takano",
        "given": "Y."
      },
      {
        "family": "Atsumi",
        "given": "S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "55–63,"
    ],
    "title": [
      "Wordline Voltage Generation System for Low-Power Low-Voltage Flash Memories"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "T.I."
      },
      {
        "family": "Chappell",
        "given": "B.A."
      },
      {
        "family": "Schuster",
        "given": "S.E."
      },
      {
        "family": "Allan",
        "given": "J.W."
      },
      {
        "family": "Klepner",
        "given": "S.P."
      },
      {
        "family": "Joshi",
        "given": "R.V."
      },
      {
        "family": "Franch",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1991-11"
    ],
    "pages": [
      "1577–1584,"
    ],
    "title": [
      "A 2-ns Cycle, 3.8-ns Access 512Kb CMOS ECL SRAM with a fully pipelined architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mori",
        "given": "T."
      },
      {
        "family": "Amrutur",
        "given": "B."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Fukushi",
        "given": "I."
      },
      {
        "family": "Izawa",
        "given": "T."
      },
      {
        "family": "Mitarai",
        "given": "S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "354–355,"
    ],
    "title": [
      "A 1 V 0.9 mW at 100 MHz 2x16b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 mm dual-Vt CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Braceras",
        "given": "G."
      },
      {
        "family": "Roberts",
        "given": "A."
      },
      {
        "family": "Conner",
        "given": "J."
      },
      {
        "family": "Wistort",
        "given": "R."
      },
      {
        "family": "Frederick",
        "given": "T."
      },
      {
        "family": "Robillard",
        "given": "M."
      },
      {
        "family": "Hall",
        "given": "S."
      },
      {
        "family": "Burns",
        "given": "S."
      },
      {
        "family": "Graf",
        "given": "M."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1999-02"
    ],
    "pages": [
      "198–199,"
    ],
    "title": [
      "A 940MHz data-rate 8Mb CMOS SRAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kirihata",
        "given": "T."
      },
      {
        "family": "Mueller",
        "given": "G."
      },
      {
        "family": "Ji",
        "given": "B."
      },
      {
        "family": "Frankowsky",
        "given": "G."
      },
      {
        "family": "Ross",
        "given": "J."
      },
      {
        "family": "Terletzki",
        "given": "H."
      },
      {
        "family": "Netis",
        "given": "D."
      },
      {
        "family": "Weinfurtner",
        "given": "O."
      },
      {
        "family": "Hanson",
        "given": "D."
      },
      {
        "family": "Daniel",
        "given": "G."
      },
      {
        "family": "Hsu",
        "given": "L."
      },
      {
        "family": "Storaska",
        "given": "D."
      },
      {
        "family": "Reith",
        "given": "A."
      },
      {
        "family": "Hug",
        "given": "M."
      },
      {
        "family": "Guay",
        "given": "K."
      },
      {
        "family": "Selz",
        "given": "M."
      },
      {
        "family": "Poechmueller",
        "given": "P."
      },
      {
        "family": "Hoenigschmid",
        "given": "H."
      },
      {
        "family": "Wordeman",
        "given": "M."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1999-02"
    ],
    "pages": [
      "422–423,"
    ],
    "title": [
      "A 390 mm2 16 bank 1Gb DDR SDRAM with hybrid bitline architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Verma",
        "given": "N."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "328–329,"
    ],
    "title": [
      "A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Kawahara",
        "given": "T."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "ESSCIRC Dig"
    ],
    "date": [
      "2008-09"
    ],
    "pages": [
      "286–289,"
    ],
    "title": [
      "A cell-activation-time controlled SRAM for lowvoltage operation in DVFS SoCs using dynamic stability analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Khellah",
        "given": "M."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "Ruhl",
        "given": "G."
      },
      {
        "family": "Sunna",
        "given": "M."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Somasekhar",
        "given": "D."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Pandya",
        "given": "G."
      },
      {
        "family": "Farhang",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2006-02"
    ],
    "pages": [
      "624–625,"
    ],
    "title": [
      "A 4.2GHz 0.3 mm2 256kb Dual-Vcc SRAM building block in 65nm CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Fridi",
        "given": "A.R."
      },
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "132–133,"
    ],
    "title": [
      "A deep sub-V, single power-supply SRAM cell with multi-VT, boosted storage node and dynamic load"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pille",
        "given": "J."
      },
      {
        "family": "Adams",
        "given": "C."
      },
      {
        "family": "Christensen",
        "given": "T."
      },
      {
        "family": "Cottier",
        "given": "S."
      },
      {
        "family": "Ehrenreich",
        "given": "S."
      },
      {
        "family": "Kono",
        "given": "F."
      },
      {
        "family": "Nelson",
        "given": "D."
      },
      {
        "family": "Takahashi",
        "given": "O."
      },
      {
        "family": "Tokito",
        "given": "S."
      },
      {
        "family": "Torreiter",
        "given": "O."
      },
      {
        "family": "Wagner",
        "given": "O."
      },
      {
        "family": "Wendel",
        "given": "D."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "322–323,"
    ],
    "title": [
      "Implementation of the CELL broadband engine in a 65 nm SOI technology featuring dual-supply SRAM arrays supporting 6GHz at 1.3V"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Akamatsu",
        "given": "H."
      },
      {
        "family": "Iwata",
        "given": "T."
      },
      {
        "family": "Yamamoto",
        "given": "H."
      },
      {
        "family": "Hirata",
        "given": "T."
      },
      {
        "family": "Yamauchi",
        "given": "H."
      },
      {
        "family": "Kotani",
        "given": "H."
      },
      {
        "family": "Matsuzawa",
        "given": "A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "1996-06"
    ],
    "pages": [
      "14–15,"
    ],
    "title": [
      "A low power data holding circuit with an intermittent power supply scheme for sub-1V MT-CMOS LSIs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yamaoka",
        "given": "M."
      },
      {
        "family": "Shinozaki",
        "given": "Y."
      },
      {
        "family": "Maeda",
        "given": "N."
      },
      {
        "family": "Shimazaki",
        "given": "Y."
      },
      {
        "family": "kato",
        "given": "K."
      },
      {
        "family": "Shimada",
        "given": "S."
      },
      {
        "family": "Yanagisawa",
        "given": "K."
      },
      {
        "family": "Osada",
        "given": "K."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "494–495,"
    ],
    "title": [
      "A 300 MHz 25 mA/Mb leakage on-chip SRAM module featuring processvariation immunity and low-leakage-active mode for mobile-phone application processor"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Zhang",
        "given": "K."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Ann",
        "given": "H.J."
      },
      {
        "family": "Bhattacharya",
        "given": "U."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Ng",
        "given": "Y.-G."
      },
      {
        "family": "Pavlov",
        "given": "A."
      },
      {
        "family": "Smits",
        "given": "K."
      },
      {
        "family": "Bohr",
        "given": "M."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "376–377,"
    ],
    "title": [
      "A 153Mb-SRAM design with dynamic stability enhancement and leakage reduction in 45 nm high-k metal-gate CMOS technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pilo",
        "given": "H."
      },
      {
        "family": "Ramadurai",
        "given": "V."
      },
      {
        "family": "Braceras",
        "given": "G."
      },
      {
        "family": "Gabric",
        "given": "J."
      },
      {
        "family": "Lamphier",
        "given": "S."
      },
      {
        "family": "Tan",
        "given": "Y."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2008-02"
    ],
    "pages": [
      "378–379,"
    ],
    "title": [
      "A 450ps access-time SRAM macro in 45 nm SOI featuring a two-stage sensing scheme and dynamic power management"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nii",
        "given": "K."
      },
      {
        "family": "Yabuuchi",
        "given": "M."
      },
      {
        "family": "Tsukamoto",
        "given": "Y."
      },
      {
        "family": "Ohbayashi",
        "given": "S."
      },
      {
        "family": "Oda",
        "given": "Y."
      },
      {
        "family": "Usui",
        "given": "K."
      },
      {
        "family": "Kawamura",
        "given": "T."
      },
      {
        "family": "Tsuboi",
        "given": "N."
      },
      {
        "family": "Iwasaki",
        "given": "T."
      },
      {
        "family": "Hashimoto",
        "given": "K."
      },
      {
        "family": "Makino",
        "given": "H."
      },
      {
        "family": "Shinohara",
        "given": "H."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2008-06"
    ],
    "pages": [
      "212–213,"
    ],
    "title": [
      "A 45-nm single-port and dual-port SRAM family with robust read/write stabilizing circuitry under DVFS environment"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Nho",
        "given": "H."
      },
      {
        "family": "Kolar",
        "given": "P."
      },
      {
        "family": "Hamzaoglu",
        "given": "F."
      },
      {
        "family": "Wang",
        "given": "Y."
      },
      {
        "family": "Karl",
        "given": "E."
      },
      {
        "family": "Ng",
        "given": "Y.-G."
      },
      {
        "family": "Bhattacharya",
        "given": "U."
      },
      {
        "family": "Zhang",
        "given": "K."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2010-02"
    ],
    "pages": [
      "346–347,"
    ],
    "title": [
      "A 32 nm high-k metal gate SRAM with adaptive dynamic stability enhancement for lowvoltage operation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "L."
      },
      {
        "family": "Nakamura",
        "given": "Y."
      },
      {
        "family": "Montoye",
        "given": "R.K."
      },
      {
        "family": "Sawada",
        "given": "J."
      },
      {
        "family": "Martin",
        "given": "A.K."
      },
      {
        "family": "Kinoshita",
        "given": "K."
      },
      {
        "family": "Gebara",
        "given": "F.H."
      },
      {
        "family": "Agarwal",
        "given": "K.B."
      },
      {
        "family": "Acharyya",
        "given": "D.J."
      },
      {
        "family": "Haensch",
        "given": "W."
      },
      {
        "family": "Hosokawa",
        "given": "K."
      },
      {
        "family": "Jamsek",
        "given": "D."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "252–253,"
    ],
    "title": [
      "A 5.3 GHz 8T-SRAM with operation down to 0.41 V in 65 nm CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Akiyama",
        "given": "S."
      },
      {
        "family": "Sekiguchi",
        "given": "T."
      },
      {
        "family": "Takemura",
        "given": "R."
      },
      {
        "family": "Kotabe",
        "given": "A."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2009-02"
    ],
    "pages": [
      "142–143,"
    ],
    "title": [
      "Low-VT small-offset gated preamplifier for sub-1-V gigabit DRAM arrays"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kotabe",
        "given": "A."
      },
      {
        "family": "Yanagawa",
        "given": "Y."
      },
      {
        "family": "Akiyama",
        "given": "S."
      },
      {
        "family": "Sekiguchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "A-SSCC2009 Dig"
    ],
    "date": [
      "2009-11"
    ],
    "pages": [
      "213–216,"
    ],
    "title": [
      "CMOS low-VT preamplifier for 0.5-V gigabit-DRAM array"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kotabe",
        "given": "A."
      },
      {
        "family": "Yanagawa",
        "given": "Y."
      },
      {
        "family": "R.Takemura",
        "given": "T.Sekiguchi"
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "to be presented at A-SSCC2010"
    ],
    "date": [
      "2010-11"
    ],
    "title": [
      "Asymmetric cross-coupled sense amplifier for small-sized 0.5-V gigabit-DRAM arrays"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gotou",
        "given": "H."
      },
      {
        "family": "Arimoto",
        "given": "Y."
      },
      {
        "family": "Ozeki",
        "given": "M."
      },
      {
        "family": "Imaoka",
        "given": "K."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "870–871,"
    ],
    "title": [
      "Soft error rate of SOI-DRAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Takemura",
        "given": "R."
      },
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Sekiguchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "ISLPED Dig"
    ],
    "date": [
      "2006-10"
    ],
    "pages": [
      "123–126,"
    ],
    "title": [
      "A 0.5-V FD-SOI Twin-Cell DRAM with offset-free dynamic-VT sense amplifier"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Truong",
        "given": "D."
      },
      {
        "family": "Cheng",
        "given": "W."
      },
      {
        "family": "Mohsenin",
        "given": "T."
      },
      {
        "family": "Yu",
        "given": "Z."
      },
      {
        "family": "Jacobson",
        "given": "T."
      },
      {
        "family": "Landge",
        "given": "G."
      },
      {
        "family": "Meeuwsen",
        "given": "M."
      },
      {
        "family": "Watnik",
        "given": "C."
      },
      {
        "family": "Mejia",
        "given": "P."
      },
      {
        "family": "Tran",
        "given": "A."
      },
      {
        "family": "Webb",
        "given": "J."
      },
      {
        "family": "Work",
        "given": "E."
      },
      {
        "family": "Xiao",
        "given": "Z."
      },
      {
        "family": "Baas",
        "given": "B."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Symp. VLSI Circuits Dig"
    ],
    "date": [
      "2008-06"
    ],
    "pages": [
      "22–23,"
    ],
    "title": [
      "A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "Ruhl",
        "given": "G."
      },
      {
        "family": "Dighe",
        "given": "S."
      },
      {
        "family": "Wilson",
        "given": "H."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Finan",
        "given": "D."
      },
      {
        "family": "Iyer",
        "given": "P."
      },
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Jacob",
        "given": "T."
      },
      {
        "family": "Jain",
        "given": "S."
      },
      {
        "family": "Venkataraman",
        "given": "S."
      },
      {
        "family": "Hoskote",
        "given": "Y."
      },
      {
        "family": "Borkar",
        "given": "N."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "2007-02"
    ],
    "pages": [
      "98–99,"
    ],
    "title": [
      "An 80-tile 1.28TFLOPS network-on-chip in 65 nm CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "VLSI Memory Chip Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nakagome",
        "given": "Y."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Kawahara",
        "given": "T."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "September/November 2003"
    ],
    "issue": [
      "5/6"
    ],
    "pages": [
      "525–552,"
    ],
    "title": [
      "Review and prospects of low-voltage RAM circuits"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Tanaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Ultra-Low Voltage Nano-Scale Memories"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      },
      {
        "family": "Shimura",
        "given": "T."
      },
      {
        "family": "Hattori",
        "given": "T."
      },
      {
        "family": "Narita",
        "given": "S."
      },
      {
        "family": "Shiozaki",
        "given": "K."
      },
      {
        "family": "Ikeda",
        "given": "S."
      },
      {
        "family": "Uchiyama",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "ISSCC Dig"
    ],
    "date": [
      "1999-02"
    ],
    "pages": [
      "280–281,"
    ],
    "title": [
      "A 18 mA-standby-current 1.8 V 200 MHz microprocessor with self substratebiased data retention mode"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sugii",
        "given": "N."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      },
      {
        "family": "Ishigaki",
        "given": "T."
      },
      {
        "family": "Morita",
        "given": "Y."
      },
      {
        "family": "Yoshimoto",
        "given": "H."
      },
      {
        "family": "Torii",
        "given": "K."
      },
      {
        "family": "Kimura",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEDM Dig"
    ],
    "date": [
      "2008-12"
    ],
    "pages": [
      "249–252,"
    ],
    "title": [
      "Comprehensive study on Vth variability in silicon on thin BOX(SOTB) CMOS with small random-dopant fluctuation: finding a way to further reduce variation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Itoh",
        "given": "K."
      },
      {
        "family": "Sugii",
        "given": "N."
      },
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "family": "Tsuchiya",
        "given": "R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Int. SOI Conference Dig"
    ],
    "date": [
      "2009-10"
    ],
    "title": [
      "FD-SOI MOSFETs for the low-voltage nanoscale CMOS era"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dighe",
        "given": "S."
      },
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Aseron",
        "given": "P."
      },
      {
        "family": "Kumar",
        "given": "S."
      },
      {
        "family": "Jacob",
        "given": "T."
      },
      {
        "family": "Bowman",
        "given": "K."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Erraguntla",
        "given": "V."
      },
      {
        "family": "Borkar",
        "given": "N."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2010-02"
    ],
    "genre": [
      "ISSCC Dig. Tech. Papers,"
    ],
    "pages": [
      "174–175,"
    ],
    "title": [
      "Within-die variation-aware dynamic-voltagefrequency scaling core mapping and thread hopping for 80-core processor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Horiguchi",
        "given": "M."
      },
      {
        "family": "Itoh",
        "given": "K."
      }
    ],
    "container-title": [
      "Integrated Circuits and Systems"
    ],
    "pages": [
      "213"
    ],
    "title": [
      "Nanoscale Memory Repair"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  }
]
