// Seed: 2525388814
module module_0 (
    input tri0 id_0
);
  assign id_2 = 1;
  assign id_2 = id_2 && id_0;
  wire id_3;
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  wand  id_3,
    output logic id_4,
    input  tri   id_5,
    input  uwire id_6,
    output wor   id_7,
    output wand  id_8
);
  wand id_10 = 1;
  always id_4 <= 1;
  wire id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input tri id_7,
    input tri id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    input wire id_14
    , id_24,
    input supply1 id_15,
    input supply1 id_16,
    output logic id_17,
    output supply1 id_18
    , id_25,
    input uwire id_19,
    input tri0 id_20,
    input wand id_21,
    input tri0 id_22
);
  always id_17 <= 1;
  module_0 modCall_1 (id_20);
  assign modCall_1.id_0 = 0;
  assign id_0 = id_11;
  assign id_17 = id_25;
endmodule
