Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 11 23:35:01 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_cmod_a7_timing_summary_routed.rpt -pb hello_world_cmod_a7_timing_summary_routed.pb -rpx hello_world_cmod_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_cmod_a7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     56.424        0.000                      0                 4490        0.154        0.000                      0                 4490       41.160        0.000                       0                  1536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              56.424        0.000                      0                 4490        0.154        0.000                      0                 4490       41.160        0.000                       0                  1536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       56.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.424ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.050ns  (logic 5.999ns (23.029%)  route 20.051ns (76.971%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    31.194    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 56.424    

Slack (MET) :             56.424ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.050ns  (logic 5.999ns (23.029%)  route 20.051ns (76.971%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    31.194    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 56.424    

Slack (MET) :             56.424ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.050ns  (logic 5.999ns (23.029%)  route 20.051ns (76.971%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    31.194    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 56.424    

Slack (MET) :             56.424ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.050ns  (logic 5.999ns (23.029%)  route 20.051ns (76.971%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    31.194    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 56.424    

Slack (MET) :             56.424ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.050ns  (logic 5.999ns (23.029%)  route 20.051ns (76.971%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    31.194    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 56.424    

Slack (MET) :             56.519ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.050ns  (logic 5.999ns (23.029%)  route 20.051ns (76.971%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    31.194    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 56.519    

Slack (MET) :             56.711ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        25.763ns  (logic 5.999ns (23.285%)  route 19.764ns (76.715%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    30.907    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.726    87.619    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         87.619    
                         arrival time                         -30.907    
  -------------------------------------------------------------------
                         slack                                 56.711    

Slack (MET) :             56.806ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        25.763ns  (logic 5.999ns (23.285%)  route 19.764ns (76.715%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    30.907    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -30.907    
  -------------------------------------------------------------------
                         slack                                 56.806    

Slack (MET) :             56.806ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        25.763ns  (logic 5.999ns (23.285%)  route 19.764ns (76.715%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    30.907    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -30.907    
  -------------------------------------------------------------------
                         slack                                 56.806    

Slack (MET) :             56.806ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        25.763ns  (logic 5.999ns (23.285%)  route 19.764ns (76.715%))
  Logic Levels:           17  (CARRY4=2 LUT4=5 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.600     5.144    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.598 r  rvsteel_soc_instance/ram_instance/ram_reg_1/DOBDO[5]
                         net (fo=1, routed)           1.070     8.668    rvsteel_soc_instance/bus_mux_instance/mem_read_data[21]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.150     8.818 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[21]_i_2/O
                         net (fo=6, routed)           2.090    10.907    rvsteel_soc_instance/bus_mux_instance/m0_mem_read_data[21]
    SLICE_X28Y64         LUT4 (Prop_lut4_I0_O)        0.374    11.281 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[31]_i_5/O
                         net (fo=109, routed)         3.499    14.781    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[23]_i_6_1
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.332    15.113 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12/O
                         net (fo=1, routed)           0.000    15.113    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_12_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.245    15.358 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6/O
                         net (fo=1, routed)           1.272    16.629    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[18]_i_6_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.298    16.927 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[18]_i_4/O
                         net (fo=5, routed)           1.850    18.778    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_19
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.124    18.902 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33/O
                         net (fo=1, routed)           0.000    18.902    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_33_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.435 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.435    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.617    20.169    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    20.293 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           1.046    21.338    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124    21.462 r  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          2.002    23.464    rvsteel_soc_instance/rvsteel_core_instance/take_branch
    SLICE_X1Y65          LUT5 (Prop_lut5_I1_O)        0.124    23.588 f  rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2/O
                         net (fo=2, routed)           0.359    23.947    rvsteel_soc_instance/rvsteel_core_instance/program_counter[19]_i_2_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    24.071 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.667    24.738    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I2_O)        0.124    24.862 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1/O
                         net (fo=3, routed)           1.329    26.191    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[19]_i_1_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.152    26.343 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9/O
                         net (fo=1, routed)           0.578    26.921    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_9_n_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.326    27.247 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           1.432    28.679    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    28.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    29.952    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    30.102 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    30.907    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506    88.201    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.179    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.631    87.714    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         87.714    
                         arrival time                         -30.907    
  -------------------------------------------------------------------
                         slack                                 56.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.814%)  route 0.409ns (66.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.567     1.471    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[26]/Q
                         net (fo=1, routed)           0.143     1.778    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[26]
    SLICE_X12Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[26]_i_1/O
                         net (fo=2, routed)           0.266     2.089    rvsteel_soc_instance/ram_instance/ram_reg_1_0[26]
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.876     2.025    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.245     1.780    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.935    rvsteel_soc_instance/ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  rvsteel_soc_instance/uart_instance/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.085     1.724    rvsteel_soc_instance/uart_instance/rx_data[3]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.045     1.769 r  rvsteel_soc_instance/uart_instance/mem_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    rvsteel_soc_instance/uart_instance/mem_read_data[3]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.865     2.014    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.092     1.603    rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.086     1.724    rvsteel_soc_instance/uart_instance/rx_data[0]
    SLICE_X5Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.769 r  rvsteel_soc_instance/uart_instance/mem_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    rvsteel_soc_instance/uart_instance/mem_read_data[0]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.865     2.014    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.091     1.602    rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.593     1.497    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.129     1.767    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[0]
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    rvsteel_soc_instance/uart_instance/tx_bit_counter[1]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.864     2.013    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121     1.634    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.593     1.497    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.129     1.767    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[0]
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.864     2.013    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121     1.634    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.926%)  route 0.111ns (37.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.589     1.493    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[19]/Q
                         net (fo=4, routed)           0.111     1.745    rvsteel_soc_instance/bus_mux_instance/Q[18]
    SLICE_X1Y65          LUT3 (Prop_lut3_I0_O)        0.048     1.793 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[19]_i_1/O
                         net (fo=1, routed)           0.000     1.793    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[17]
    SLICE_X1Y65          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.857     2.007    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.107     1.613    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.596     1.500    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/Q
                         net (fo=8, routed)           0.133     1.773    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]
    SLICE_X2Y49          LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/C
                         clock pessimism             -0.503     1.513    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.120     1.633    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.567     1.471    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[2]/Q
                         net (fo=1, routed)           0.105     1.717    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.762 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[2]_i_1/O
                         net (fo=14, routed)          0.000     1.762    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[31]_0[0]
    SLICE_X11Y49         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.837     1.986    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[2]/C
                         clock pessimism             -0.515     1.471    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.091     1.562    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/uart_irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.286%)  route 0.390ns (67.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  rvsteel_soc_instance/uart_instance/uart_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  rvsteel_soc_instance/uart_instance/uart_irq_reg/Q
                         net (fo=8, routed)           0.390     2.029    rvsteel_soc_instance/uart_instance/irq_external
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.045     2.074 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.074    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                         clock pessimism             -0.245     1.771    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.862    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  rvsteel_soc_instance/uart_instance/rx_data_reg[1]/Q
                         net (fo=1, routed)           0.137     1.776    rvsteel_soc_instance/uart_instance/rx_data[1]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  rvsteel_soc_instance/uart_instance/mem_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    rvsteel_soc_instance/uart_instance/mem_read_data[1]_i_1_n_0
    SLICE_X5Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.865     2.014    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.092     1.603    rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y9    rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y10   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y9    rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y10   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X5Y49    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X6Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y49    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X5Y49    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y49    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X5Y49    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y48    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X6Y50    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.981ns (66.101%)  route 2.041ns (33.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.635     5.179    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.041     7.676    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.201 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.201    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.367ns (73.870%)  route 0.483ns (26.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.593     1.497    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.483     2.121    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.347 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.347    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          1771 Endpoints
Min Delay          1771 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.016ns  (logic 2.226ns (12.357%)  route 15.789ns (87.643%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    18.016    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.016ns  (logic 2.226ns (12.357%)  route 15.789ns (87.643%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    18.016    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.016ns  (logic 2.226ns (12.357%)  route 15.789ns (87.643%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    18.016    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.016ns  (logic 2.226ns (12.357%)  route 15.789ns (87.643%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    18.016    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.016ns  (logic 2.226ns (12.357%)  route 15.789ns (87.643%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    18.016    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.016ns  (logic 2.226ns (12.357%)  route 15.789ns (87.643%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          1.093    18.016    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.729ns  (logic 2.226ns (12.557%)  route 15.502ns (87.443%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    17.729    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X6Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.729ns  (logic 2.226ns (12.557%)  route 15.502ns (87.443%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    17.729    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.729ns  (logic 2.226ns (12.557%)  route 15.502ns (87.443%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    17.729    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.729ns  (logic 2.226ns (12.557%)  route 15.502ns (87.443%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=50, routed)          5.579     7.035    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.159 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1502, routed)        5.486    12.645    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.124    12.769 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=3, routed)           0.333    13.102    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124    13.226 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10/O
                         net (fo=1, routed)           0.667    13.893    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_10_n_0
    SLICE_X3Y70          LUT5 (Prop_lut5_I4_O)        0.124    14.017 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           1.483    15.500    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.124    15.624 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.149    16.773    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y44          LUT4 (Prop_lut4_I3_O)        0.150    16.923 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.806    17.729    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.506     4.871    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.234ns (29.362%)  route 0.563ns (70.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.563     0.797    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.279ns (24.643%)  route 0.853ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.173     1.132    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.279ns (24.643%)  route 0.853ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.173     1.132    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.279ns (24.643%)  route 0.853ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.173     1.132    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.279ns (24.643%)  route 0.853ns (75.357%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.173     1.132    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.279ns (23.708%)  route 0.898ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.217     1.177    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.279ns (23.708%)  route 0.898ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.217     1.177    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.279ns (23.708%)  route 0.898ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.217     1.177    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.279ns (23.708%)  route 0.898ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.217     1.177    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.867     2.016    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.279ns (22.575%)  route 0.957ns (77.425%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.681     0.915    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.960 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.276     1.236    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X2Y46          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.866     2.015    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C





