Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Thu Aug 28 04:25:12 2025
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: U0_REG_FILE/regfile_reg[0][3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max
  ALU_DW01_add_0     ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regfile_reg[0][3]/CLK (SDFFARX1)            0.00       0.00 r
  U0_REG_FILE/regfile_reg[0][3]/QN (SDFFARX1)             0.49       0.49 r
  U0_REG_FILE/U27/ZN (INVX1)                              0.17       0.66 f
  U0_REG_FILE/REG0[3] (REG_FILE)                          0.00       0.66 f
  U0_ALU/A[3] (ALU)                                       0.00       0.66 f
  U0_ALU/U150/Z (NBUFFX2)                                 0.52       1.18 f
  U0_ALU/U48/ZN (INVX0)                                   0.49       1.67 r
  U0_ALU/U141/ZN (INVX0)                                  0.94       2.61 f
  U0_ALU/U152/Z (NBUFFX4)                                 1.78       4.39 f
  U0_ALU/add_40/A[3] (ALU_DW01_add_0)                     0.00       4.39 f
  U0_ALU/add_40/U1_3/CO (FADDX1)                          1.74       6.14 f
  U0_ALU/add_40/U1_4/CO (FADDX1)                          0.50       6.64 f
  U0_ALU/add_40/U1_5/CO (FADDX1)                          0.50       7.14 f
  U0_ALU/add_40/U1_6/CO (FADDX1)                          0.50       7.64 f
  U0_ALU/add_40/U1_7/S (FADDX1)                           0.52       8.17 f
  U0_ALU/add_40/SUM[7] (ALU_DW01_add_0)                   0.00       8.17 f
  U0_ALU/U233/Q (AO22X2)                                  0.40       8.57 f
  U0_ALU/U34/Q (AO221X1)                                  0.28       8.85 f
  U0_ALU/U32/Q (OA21X1)                                   0.30       9.15 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFARX1)                      0.03       9.18 f
  data arrival time                                                  9.18

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CLK (SDFFARX1)                    0.00       9.80 r
  library setup time                                     -0.62       9.18
  data required time                                                 9.18
  --------------------------------------------------------------------------
  data required time                                                 9.18
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_SYS_CTRL/cs_reg[0]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[7][3]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[0]/CLK (SDFFARX1)                    0.00       0.00 r
  U0_SYS_CTRL/cs_reg[0]/Q (SDFFARX1)                      0.73       0.73 f
  U0_SYS_CTRL/U132/ZN (INVX0)                             0.86       1.59 r
  U0_SYS_CTRL/U108/ZN (INVX0)                             0.28       1.87 f
  U0_SYS_CTRL/U107/QN (NAND3X0)                           0.55       2.42 r
  U0_SYS_CTRL/U94/QN (NAND3X0)                            0.67       3.09 f
  U0_SYS_CTRL/WrEn (SYS_CTRL)                             0.00       3.09 f
  U11/ZN (INVX1)                                          0.53       3.62 r
  U6/ZN (INVX1)                                           0.14       3.76 f
  U0_REG_FILE/WrEn (REG_FILE)                             0.00       3.76 f
  U0_REG_FILE/U216/ZN (INVX0)                             0.24       4.00 r
  U0_REG_FILE/U215/QN (NOR2X0)                            0.30       4.30 f
  U0_REG_FILE/U226/Q (AND2X1)                             0.35       4.65 f
  U0_REG_FILE/U396/Q (AND2X2)                             0.63       5.28 f
  U0_REG_FILE/U287/ZN (INVX0)                             2.76       8.04 r
  U0_REG_FILE/U322/ZN (INVX1)                             0.16       8.20 f
  U0_REG_FILE/U101/Q (AO22X1)                             0.95       9.15 f
  U0_REG_FILE/regfile_reg[7][3]/D (SDFFARX1)              0.03       9.17 f
  data arrival time                                                  9.17

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[7][3]/CLK (SDFFARX1)            0.00       9.80 r
  library setup time                                     -0.62       9.18
  data required time                                                 9.18
  --------------------------------------------------------------------------
  data required time                                                 9.18
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: RX_IN (input port clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.00      54.26 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.26 f
  U0_UART/U0_RX/RX_IN (UART_RX)                           0.00      54.26 f
  U0_UART/U0_RX/samp_inst/RX_IN (data_sampling)           0.00      54.26 f
  U0_UART/U0_RX/samp_inst/U44/Q (AND2X1)                  0.35      54.60 f
  U0_UART/U0_RX/samp_inst/U36/Q (MUX21X1)                 0.70      55.30 f
  U0_UART/U0_RX/samp_inst/samples_reg[0]/D (SDFFARX1)     0.03      55.33 f
  data arrival time                                                 55.33

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/samp_inst/samples_reg[0]/CLK (SDFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.62     270.44
  data required time                                               270.44
  --------------------------------------------------------------------------
  data required time                                               270.44
  data arrival time                                                -55.33
  --------------------------------------------------------------------------
  slack (MET)                                                      215.11


  Startpoint: U0_UART/U0_TX/U0_MUX/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: TX_OUT (output port clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/CLK (SDFFASX1)          0.00       0.00 r
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/Q (SDFFASX1)            0.81       0.81 r
  U0_UART/U0_TX/U0_MUX/TX_OUT (mux4x1)                    0.00       0.81 r
  U0_UART/U0_TX/TX_OUT (UART_TX)                          0.00       0.81 r
  U0_UART/TX_OUT_S (UART)                                 0.00       0.81 r
  TX_OUT (out)                                            0.65       1.46 r
  data arrival time                                                  1.46

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8624.63


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (SDFFARX1)                0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (SDFFARX1)                 0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.92       1.43 r
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.20       1.63 f
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.38       2.01 r
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.35       2.36 r
  RX_CLK_DIV/U47/ZN (INVX1)                               0.81       3.17 f
  RX_CLK_DIV/U41/Q (AND2X1)                               2.57       5.74 f
  RX_CLK_DIV/counter_reg[0]/D (SDFFARX1)                  0.03       5.77 f
  data arrival time                                                  5.77

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[0]/CLK (SDFFARX1)                0.00     271.07 r
  library setup time                                     -0.62     270.45
  data required time                                               270.45
  --------------------------------------------------------------------------
  data required time                                               270.45
  data arrival time                                                 -5.77
  --------------------------------------------------------------------------
  slack (MET)                                                      264.69


1
