core core core core trishul singl pass optim level inclus data cach hierarchi select process real time mpsoc mohammad shihabul haqu akash kumar yajun qiang shaobo luo depart electr comput engin nation univers singapor email elemsh akash elehi elewuqia abstract hitherto discov approach analyz execu tion time real time applic cach erarchi setup applic optim level inclus data cach hierarchi reduc cost space energi consumpt satisfi time deadlin real time multi processor system chip mpsoc brute forc proach year complet altern memori access trace driven crude estim method cach hierarchi compromis accuraci articl time propos fast accur trace driven approach optim real time applic level inclus data cach hierarchi propos approach trishul predict optim cach erarchi perform util optim cach hierarchi trishul cach hierarchi time smaller size time faster compar suggest state art crude trace driven level inclus cach hierarchi select approach applic trace analyz introduct guarante execut time perform real time comput applic allow plan applic well task fact save live hospit compress imag digit camera real time applic satisfi perform time critic natur real time applic mpsoc multi level cach hierarchi real time system grow day day keep data handi processor cach memori hierarchi hide latenc slow memori transact cach share cach memori share cach con tain superset privat cach inclus cach hierarchi detail cach memori ten second averag execut time applic cach hierarchi will eighteen day continu analysi optim cach hierarchi speedup mech anism total execut time well time spent instruct data memori oper calcul curat number cach hit miss fore number cach hit miss level data cach hierarchi will propriat applic data cach hierarchi rang cach hit miss level data cach hier archi requir cach hierarchi perform chp sat isfi allow data memori oper time wcdmot real time applic search process appropri cach hierarchi shorten prune infeas cach hierarchi maximum allow wcdmot calcul worst case time analysi best knowledg propos estim predict requir perform multi level level inclus data cach hierarchi real time mpsoc sig fast method optim level inclus data cach hierarchi real time mpsoc cach hierarchi chosen appropri ate catastroph effect exceed complet time deadlin caus advers effect cost space energi consumpt data cach hierarchi singl multipl cach memori level cach memori core core core ore enc cach hit miss inter analyz execut time cach hierarchi mandatori step decid optim applic data cach hierarchi real time mpsoc cach hierarchi figur collect understand problem anali sis time figur depict level inclus data cach hierarchi harvard architectur contemporari mpsoc figur processor core clude privat cach load data share cach fore load privat cach search data cach paramet number cach set set size number storag locat set associ capac storag locat cach block size cach hierarchi setup cach memori level data cach hierarchi extern memori fig level cach hierarchi mpsoc architectur collect articl time fast curat memori access trace driven process lect optim level inclus data cach hierarchi real time mpsoc propos cach hierarchi select process trishul time restrict interconnect simula tion hierarch cach util librari smallest storag capac save cost space energi consumpt meet time deadlin cach memori cach hierarchi target architectur present figur trishul predict requir ieee imem imem imem imem dcach dcach dcach dcach data cach chp novel approach chp duce cach hierarchi design space prune infea sibl cach hierarchi amount time save analyz cach behavior minim memori consumpt fect accuraci analysi trishul adopt singl pass techniqu detail layer proach uniqu featur trishul cach hierarchi select applic wcdmot reduc optim cach hierarchi minim cach simul featur ishul optim cach hierarchi time state art applic trace driven crude method dimsim select level inclus data cach hierarchi real time mpsoc trishul upto time faster dimsim trishul suggest share cach time size suggest applic trace present articl note trishul optim cach hierarchi block size cach size level articl written assum cach block size rest paper structur discuss work iii explain work polici implement discuss analyz trishul suggest cach hierar chi optim conclud paper work worst case execut time applic maximum number main memori access estim worst case time analysi serv requir chp select singl applic cach memori real time system applic maximum number main memori access accept wcdmot estim worst case time analysi inter cach memori multi level data cach hierarchi allow requir chp tract number memori access meth predict requir chp real time applic level inclus data cach hierarchi singl applic cach memori select evalu applic execut time larg group cach purpos three type applica memori access trace driven cach behavior simul approach popular speed compar cle accur simul instruct set simul type call compress trace simul redund infor mation prune compress memori access trace second type call parallel simul cach con simul parallel parallel hard ware reduc simul time con trast parallel simul process unit timal third type call singl pass simula tion singl pass simul cach ration simul read memori cess trace mimic hardwar behavior minim cach repres cach paramet set size associ iii cach block size replac polici sim ulat cach accur sev eral addit mechan inclus properti advantag attempt adopt singl pass simul techniqu select appropri multi level cach hierarchi propos wei zang latest attempt proach limit level exclus cach cach coher consid approach usabl mpsoc caus coher data share approach restrict term abil requir cach hierarchi level cach lru replac polici second level cach fifo replac ment polici note trishul allow replac polici share privat cach best knowledg approach dimsim adopt singl pass simul crude lection level inclus data cach hierarchi real time mpsoc handl coher dimsim share cach satisfi wcdmot top privat level cover system overhead result size share cach larger requir addit privat cach share cach reduc caus reduct memori erat time system overhead dynam predict privat cach processor han dle unpredict amount system overhead impract excess larg privat cach impor tant share cach dimsim wcdmot larg singl cach detail problem experi sult trishul cach select process fig trishul cach hierarchi select flow iii trishul search optim real time applic level inclus data cach hierarchi trishul deploy three major compon cach hierarchi perform predic tor chpp singl pass privat cach simul spcs singl pass share cach simul sscs figur depict work compon target real time memori access trace prepar hand generat trace memori access observ captur memori control real time soc cach execut applic communi cate task multipl applic data access trace extract annot intersect properti appli singl pass simul singl pass simul deploy press trace simul parallel simul exclus cach hierarchi request content load privat cach direct memori share cach store evict content privat cach stage sscs cache_config cache_config oper time wcdmot cach memori read share memori trace extract memori trace data access worst case data memori data access time select privat cach configur select share cach configur share memori base cach mpsoc simul stage chpp stage spcs private_level_config private_level_config secondari trace stage secondari trace generat associ list processor privat cach indic indic tabl memori block bit array pointer pointer address set size set size entri entri set memori block bit array key key set address set size set size pointer entri key pointer entri key schemat lookup tabl fig spcs data structur associ list processor privat cach simul tree privat cach reduc entri search time tabl arrang set entri sort key facilit binari search memori block map tabl set cach set algorithm spcsevalu requestedaddress requestingprocessor misslimit tas tabl read trace entri memori block associ list processor spcs determin cach miss privat level ration util algorithm read bit array spcs appropri cach privat level store cach spcs record miss updat tabl simul tree scenario record number sequenti data block serv privat level tapr spcs count number differ ent cycl data access occur bit array record cach processor privat cach exclud tree level simul total number miss greater place place pointer locat processor privat cach simul tree select tree level smallest cach set size tree larger largest set size lth level exclud simul write oper spcs processor cach set size updat invalid bit array updat invalid processor updat share data coher handl simul privat level serv tap tas substitut equat largest tam chpp predict tam call tune tamr privat level generat largest tamr select share cach generat tamr limit share cach simul singl pass share cach simul sscs role find optim share cach read secondari trace detail sscs simul share cach multi ple sscs simul intersect properti deploy accom modat tamr tabl simul tree sscs repres share cach urat tabl associ simu lation tree generat simul cach vari tabl simul tree sscs exact spcs bit tabl bit array provid data avail cach dif ferent exampl tabl figur will sscs bit array associ memori address will indic memori block content will absent share cach provid three option sscs will add three list node repres tree node top level tree figur will repres cach size share cach simul share cach urat largest number memori access tamrr processor processor record cach processor set size place updat record updat invalid bit array processor number invalid record cach processor set size place updat record exclud tree level simul total number miss greater select design apostroph tap tas apostroph tam indic observ number sequenti access privat level share level main memori nth cach hierarchi reader starv trishul select privat level tasr miss share cach tamrr miss will smaller privat level tasrr tasr larger share cach tamrrr tamrr satisfi wcdmot share cach larger privat level tasrr tasr share cach satisfi wcdmot select optim cach hierarchi minim simul wcdmot reduc tag valid bit data tag valid bit data cach set tag valid bit data tag valid bit data tag valid bit data tag valid bit data cach set trace wcdmot trishul optim dimsim tri shul dimsim privat share share amt decis decis jpeg barbara criss graph lena blueski river station pedest tractor tabl effici trishul dimsim answer question experi dimsim crude estim real time plicat level inclus data cach hierarchi duce design space explor time year min ute experi setup trishul optim cach hierarchi time dimsim implement trishul languag implement dimsim guidelin provid implement core cach multiprocessor impl mentat tensilica tool set dimsim execut jpeg encod encod motion estim kernel generat trace imag video benchmark applic partit multipl communic share task map separ processor data share perform share cach simul execut trishul dimsim machin dual core processor main memori share cach periment privat cach share cach possi ble fifo replac polici base xtensa proce sor assum applic map processor clock cycl privat cach latenc tabl present experi trishul dimsim column present jpeg trace trace column present generous regular jpeg stingi jpeg wcdmot calcul ing trace column present con cach privat level select ishul columm share cach ration select trishul dimsim privat level cach present dim sim practic privat cach select criteria provid column present actual data opera tion time amt trishul select cach hierarchi column present total time select optim cach hierarchi trishul column present time select share cach dimsim exampl jpeg barbara wcdmot trihsul select pri vate level cach select share cach con trishul dimsim trishul select cach hierarchi amt case trishul select entir cach hierarchi approx hand dim sim select share cach note exampl entir cach hierarchi select ishul share cach reveal trishul select share cach time smaller time bigger size compar share cach reader wander dimsim suggest share cach smaller trishul suggest share cach cach hierar chi blueski wcdmot trishul privat cach miss generat parallel sequenti search share cach order process dom depend order cach miss increas share cach dimsim parallel access con sider trace optim order access dimsim produc smaller share cach compar trishul figur chpp pre dict valu tap tas tamr correspond ing tapr tasr tamrr trishul select cach hierarchi present group generous regular stingi wcdmot group order trace order tabl left bar pair dicat predict observ valu barbara bar pair repres tractor trace figur tas accuraci rang compar tasr figur tam accuraci rang compar tamrr minimum sequenti privat cach access tap accur predict chpp figur accur predict trishul select cach hierarchi simul cach jpeg trace trishul simul privat level ration trace number privat level con simul trishul sim ulat share cach jpeg cach hierarchi select trishul trace close satisfi wcdmot amt trishul cach hierarchi criteria prove trishul choos optim cach hierarchi swer question answer ampl analyz consid cach hierar chi privat level privat level bigger trace number miss tasrr will smaller miss tasr trace total number sequenti access privat level tap chang cach hierarchi chang figur answer question satisfi wcdmot equal number memori cess tamrr tamrrr tapr tap tap fig predict observ valu trishul tas tas tam tam tasr tamrr taprr tasrr tamrrr tap taprr tamrr tamrrr tasr equal tasrr wcdmot satisfi wcdmot tasr tasrr tamrr tamrrr sat isfi wcdmot tasr tasrr tamrr tamrrr optim memori access storag capac cach hier archi space energi consumpt cost answer question case trishul select privat level repres satisfi wcdmot wcdmot tapr tasr tamrr satisfi wcdmot wcdmot taprr tasrr tamrrr tap taprr tasrr tamrrr tasr tamrr tasr tasrr tamrrr tamrr tasr tasrr posi tive tamrrr tamrr tamrrr larger tamrr realiti tamrrr larger tamrr tasr tasrr satisfi wcdmot tamrrr tamrr answer question trishul select optim cach hierarchi ist column tabl trishul dimsim spent time select cach hierarchi share cach wcdmot dimsim fail decis wcdmot jpeg wcdmot trace rea son dimsim select share cach satisfi wcdmot imposs satisfi wcdmot jpeg singl cach memori simul experi hand trishul save huge amount time wcdmot reason privat level cach hierarchi simu late wcdmot spcs record privat level exceed chpp tas wcdmot reduc quir tas will decreas larger privat level larger privat level tasr valu record trace spcs produc result wcdmot appropri privat level select simul wcdmot help chpp privat level select share cach select help sscs answer question dimsim share cach wcdmot jpeg solu tion wcdmot exampl wcdmot blueski trishul decid cach hierarchi dimsim solut wcdmot decis time time slower trishul trishul time faster dimsim trace analyz tabl conclus articl applic trace driven method select optim level inclus data cach hierar chi select process real time mpsoc method trishul present novel mechan requir cach hierarchi perform analyz simul cach memori behavior trishul select opti mal cach hierarchi time period select singl share cach trace driven level inclus data cach hierarchi selector refer barriga ayani parallel cach simul multiprocessor workstatt icpp volum cai schmitz ejlali hashimi reddi cach size select perform energi reliabl time constrain system asp dac casazza intel core processor serio intel core processor seri base intel microarchitec ture nehalem intel white paper intel corpor usa chapman worst case time analysi longest path spark ada basic path graph corti gross approxim worst case execut time structur analysi emsoft haqu peddersen parameswaran ciparsim cach intersect properti assist rapid singl pass cach simul techniqu iccad haqu janapsatya parameswaran susesim fast simul strategi optim cach embed system code isss hsu iyer makineni reinhardt newel explor cach design space larg scale cmps sigarch comput archit news novemb janapsatya ignjatov parameswaran find optim cach embed system asp dac kim min worst case time analysi data cach rtas kongetira aingaran olukotun niagara multithread sparc processor micro ieee march april negi mitra roychoudhuri design space explor cach compress trace milenkov milenkov singl pass trace compress techniqu util instruct stream acm tran model comput simul haqu roshan ragel ambros parameswaran dimsim rapid level cach simul approach deadlin base mpsoc technic report cse unsw nicol greenberg lubachevski massiv parallel algorithm trace driven cach simul ieee tran parallel distrib syst sinharoy kalla tendler eickemey joyner system microarchitectur ibm journal develop juli staschulat ernst worst case time analysi input depend data cach behavior ecrt sugumar abraham set associ cach simul general binomi tree acm tran comput syst wang baer trace driven simul method cach perform analysi sigmet ric white mueller heali whalley harmon time analysi data cach set associ cach rtas xtensa xtensa product zang gordon ross spac level singl pass cach simul methodolog aspdac zang gordon ross singl pass cach simul methodolog level cach ispass tap tap tas tas tam tam generous regular stingi generous regular stingi generous regular stingi 