mult18_32.vhd,vhdl,xil_defaultlib,../../../../zed_9361.srcs/sources_1/ip/mult18_32/sim/mult18_32.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
