m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog
vALU
Z1 !s110 1661051580
!i10b 1
!s100 P]ZQR4MGF<BFkCiL[V3=?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdgNBzZ<idQTlOh@oFdnAP0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1661051254
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v
!i122 47
L0 8 55
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1661051579.000000
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/ALU.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@a@l@u
vcomputer_tb
Z8 !s110 1662869318
!i10b 1
!s100 0;XjjjT^46j;SoLnRI18@3
R2
I=J0<m22BGlKJ`HKN7F0VK2
R3
R0
w1662869307
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v
!i122 80
L0 10 37
R5
r1
!s85 0
31
Z9 !s108 1662869318.000000
!s107 define.vh|CPU.v|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v|
Z10 !s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v|
!i113 1
R6
R7
vCPU
R8
!i10b 1
!s100 H0Mjj_=4BVVj`VBbJQGgd2
R2
IFf9Q1RjbF=DmP^C`BFgX31
R3
R0
w1661051623
8CPU.v
FCPU.v
!i122 80
L0 3 99
R5
r1
!s85 0
31
R9
Z11 !s107 define.vh|CPU.v|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/cpu_tb.v|
R10
!i113 1
R6
R7
n@c@p@u
vdata_mem
!s110 1662868134
!i10b 1
!s100 OJ]OcE2Zb3WFAXPOI?g=?2
R2
I91CoRc3h6d?iFlB=M``_M3
R3
R0
w1662868110
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v
!i122 75
L0 2 25
R5
r1
!s85 0
31
!s108 1662868134.000000
!s107 C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/data_mem.v|
!i113 1
R6
R7
vdecoder
R1
!i10b 1
!s100 82m<N?LbWhKU^1G>c@XJk0
R2
I;1IiRXo<8am?H_O=O3Ef_3
R3
R0
Z12 w1661051381
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v
!i122 50
L0 2 378
R5
r1
!s85 0
31
Z13 !s108 1661051580.000000
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/decoder.v|
!i113 1
R6
R7
vinst_mem
R1
!i10b 1
!s100 aaQEWX_k:iU^WloBhj9?<0
R2
IJjE5L;:_bdm>7WREdej0N0
R3
R0
R12
Z14 8inst_mem.v
Z15 Finst_mem.v
!i122 52
Z16 L0 2 22
R5
r1
!s85 0
31
R13
Z17 !s107 inst_mem.v|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v|
Z18 !s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v|
!i113 1
R6
R7
vinstmem_tb
R1
!i10b 1
!s100 ESWdmc_SSCa=>A`i5]Blc3
R2
IYlkQ[9MmUii9:oDf=9nd@0
R3
R0
R12
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/instmem_tb.v
!i122 52
L0 10 22
R5
r1
!s85 0
31
R13
R17
R18
!i113 1
R6
R7
vjump_controller
R1
!i10b 1
!s100 Wn<7Bh0I=9;Eg`=d0ocXe1
R2
I3efUfgSJciVH^6lnm>M743
R3
R0
R4
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v
!i122 53
L0 2 54
R5
r1
!s85 0
31
R13
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/jump_controller.v|
!i113 1
R6
R7
vmem
!s110 1660447683
!i10b 1
!s100 hP4Ad`hfJEYLi;=@h7X6c1
R2
I62ZYT24o8Zezc86ZBFX3d2
R3
R0
w1660444590
R14
R15
!i122 43
R16
R5
r1
!s85 0
31
!s108 1660447683.000000
R17
R18
!i113 1
R6
R7
vPC
!s110 1662867459
!i10b 1
!s100 a0Ebz<6keQk=4B<j2T;Kb0
R2
I=>5dm2I;Wn>>L<El@aU`P1
R3
R0
w1662867421
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v
!i122 72
L0 1 18
R5
r1
!s85 0
31
!s108 1662867459.000000
!s107 C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/pc.v|
!i113 1
R6
R7
n@p@c
vreg_decode_reg_file
R1
!i10b 1
!s100 c<c<OH;S4B2c67ibHSd9B0
R2
IQh^J74fQFNdfIC=8Vg44o1
R3
R0
R12
8C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v
FC:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v
!i122 55
L0 2 52
R5
r1
!s85 0
31
R13
!s107 define.vh|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v|
!s90 -reportprogress|300|-work|work|C:/Users/RF-PC/Documents/GitHub/risc-proj/src/verilog/reg_decode_reg_file.v|
!i113 1
R6
R7
