Classic Timing Analyzer report for Lab_2
Mon May 08 12:55:59 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.066 ns                         ; Enable                   ; Counter:Counter1|Cout[3] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.326 ns                        ; Counter:Counter3|Cout[0] ; Co100[0]                 ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.699 ns                         ; Enable                   ; Counter:Counter1|Cout[2] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 247.34 MHz ( period = 4.043 ns ) ; Counter:Counter2|Cout[1] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 247.34 MHz ( period = 4.043 ns )               ; Counter:Counter2|Cout[1] ; Counter:Counter3|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.785 ns                ;
; N/A   ; 247.34 MHz ( period = 4.043 ns )               ; Counter:Counter2|Cout[1] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.785 ns                ;
; N/A   ; 247.34 MHz ( period = 4.043 ns )               ; Counter:Counter2|Cout[1] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.785 ns                ;
; N/A   ; 254.71 MHz ( period = 3.926 ns )               ; Counter:Counter2|Cout[3] ; Counter:Counter3|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 254.71 MHz ( period = 3.926 ns )               ; Counter:Counter2|Cout[3] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 254.71 MHz ( period = 3.926 ns )               ; Counter:Counter2|Cout[3] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.668 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; Counter:Counter2|Cout[0] ; Counter:Counter3|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.454 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; Counter:Counter2|Cout[0] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.454 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; Counter:Counter2|Cout[0] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.454 ns                ;
; N/A   ; 277.39 MHz ( period = 3.605 ns )               ; Counter:Counter1|Cout[0] ; Counter:Counter2|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; 277.39 MHz ( period = 3.605 ns )               ; Counter:Counter1|Cout[0] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; 277.39 MHz ( period = 3.605 ns )               ; Counter:Counter1|Cout[0] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; 287.44 MHz ( period = 3.479 ns )               ; Counter:Counter1|Cout[1] ; Counter:Counter2|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 287.44 MHz ( period = 3.479 ns )               ; Counter:Counter1|Cout[1] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 287.44 MHz ( period = 3.479 ns )               ; Counter:Counter1|Cout[1] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; Counter:Counter2|Cout[2] ; Counter:Counter3|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; Counter:Counter2|Cout[2] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; Counter:Counter2|Cout[2] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; Counter:Counter2|Cout[1] ; Counter:Counter3|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 302.21 MHz ( period = 3.309 ns )               ; Counter:Counter1|Cout[3] ; Counter:Counter2|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.036 ns                ;
; N/A   ; 302.21 MHz ( period = 3.309 ns )               ; Counter:Counter1|Cout[3] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.036 ns                ;
; N/A   ; 302.21 MHz ( period = 3.309 ns )               ; Counter:Counter1|Cout[3] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.036 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; Counter:Counter2|Cout[3] ; Counter:Counter3|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 319.49 MHz ( period = 3.130 ns )               ; Counter:Counter1|Cout[2] ; Counter:Counter2|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 319.49 MHz ( period = 3.130 ns )               ; Counter:Counter1|Cout[2] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 319.49 MHz ( period = 3.130 ns )               ; Counter:Counter1|Cout[2] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 334.67 MHz ( period = 2.988 ns )               ; Counter:Counter2|Cout[0] ; Counter:Counter3|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[2] ; Counter:Counter3|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.379 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[0] ; Counter:Counter2|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.267 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[1] ; Counter:Counter2|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[0] ; Counter:Counter1|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[0] ; Counter:Counter1|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[0] ; Counter:Counter1|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[1] ; Counter:Counter2|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[3] ; Counter:Counter2|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[1] ; Counter:Counter3|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[2] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[2] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[2] ; Counter:Counter2|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[0] ; Counter:Counter2|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[2] ; Counter:Counter1|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[2] ; Counter:Counter1|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[1] ; Counter:Counter1|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[0] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[0] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[3] ; Counter:Counter1|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[2] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[2] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[0] ; Counter:Counter3|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[1] ; Counter:Counter1|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.362 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[0] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[0] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[1] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[1] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[3] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[3] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[0] ; Counter:Counter1|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[1] ; Counter:Counter1|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[2] ; Counter:Counter1|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter1|Cout[3] ; Counter:Counter1|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[0] ; Counter:Counter2|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[1] ; Counter:Counter2|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[3] ; Counter:Counter2|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter2|Cout[2] ; Counter:Counter2|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[0] ; Counter:Counter3|Cout[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[1] ; Counter:Counter3|Cout[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[3] ; Counter:Counter3|Cout[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Counter:Counter3|Cout[2] ; Counter:Counter3|Cout[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+--------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                       ; To Clock ;
+-------+--------------+------------+--------+--------------------------+----------+
; N/A   ; None         ; 0.066 ns   ; Enable ; Counter:Counter1|Cout[0] ; Clock    ;
; N/A   ; None         ; 0.066 ns   ; Enable ; Counter:Counter1|Cout[1] ; Clock    ;
; N/A   ; None         ; 0.066 ns   ; Enable ; Counter:Counter1|Cout[3] ; Clock    ;
; N/A   ; None         ; -0.433 ns  ; Enable ; Counter:Counter1|Cout[2] ; Clock    ;
+-------+--------------+------------+--------+--------------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+--------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To       ; From Clock ;
+-------+--------------+------------+--------------------------+----------+------------+
; N/A   ; None         ; 11.326 ns  ; Counter:Counter3|Cout[0] ; Co100[0] ; Clock      ;
; N/A   ; None         ; 8.879 ns   ; Counter:Counter2|Cout[3] ; Co10[3]  ; Clock      ;
; N/A   ; None         ; 8.745 ns   ; Counter:Counter2|Cout[0] ; Co10[0]  ; Clock      ;
; N/A   ; None         ; 8.576 ns   ; Counter:Counter1|Cout[3] ; Co1[3]   ; Clock      ;
; N/A   ; None         ; 8.374 ns   ; Counter:Counter3|Cout[1] ; Co100[1] ; Clock      ;
; N/A   ; None         ; 8.256 ns   ; Counter:Counter2|Cout[1] ; Co10[1]  ; Clock      ;
; N/A   ; None         ; 8.150 ns   ; Counter:Counter1|Cout[1] ; Co1[1]   ; Clock      ;
; N/A   ; None         ; 7.866 ns   ; Counter:Counter3|Cout[3] ; Co100[3] ; Clock      ;
; N/A   ; None         ; 7.577 ns   ; Counter:Counter1|Cout[2] ; Co1[2]   ; Clock      ;
; N/A   ; None         ; 7.545 ns   ; Counter:Counter3|Cout[2] ; Co100[2] ; Clock      ;
; N/A   ; None         ; 7.534 ns   ; Counter:Counter1|Cout[0] ; Co1[0]   ; Clock      ;
; N/A   ; None         ; 7.121 ns   ; Counter:Counter2|Cout[2] ; Co10[2]  ; Clock      ;
+-------+--------------+------------+--------------------------+----------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+--------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                       ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------+----------+
; N/A           ; None        ; 0.699 ns  ; Enable ; Counter:Counter1|Cout[2] ; Clock    ;
; N/A           ; None        ; 0.200 ns  ; Enable ; Counter:Counter1|Cout[0] ; Clock    ;
; N/A           ; None        ; 0.200 ns  ; Enable ; Counter:Counter1|Cout[1] ; Clock    ;
; N/A           ; None        ; 0.200 ns  ; Enable ; Counter:Counter1|Cout[3] ; Clock    ;
+---------------+-------------+-----------+--------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon May 08 12:55:59 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_2 -c Lab_2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 247.34 MHz between source register "Counter:Counter2|Cout[1]" and destination register "Counter:Counter3|Cout[0]" (period= 4.043 ns)
    Info: + Longest register to register delay is 3.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 5; REG Node = 'Counter:Counter2|Cout[1]'
        Info: 2: + IC(1.469 ns) + CELL(0.494 ns) = 1.963 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 4; COMB Node = 'Counter:Counter2|Equal0~0'
        Info: 3: + IC(0.967 ns) + CELL(0.855 ns) = 3.785 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3|Cout[0]'
        Info: Total cell delay = 1.349 ns ( 35.64 % )
        Info: Total interconnect delay = 2.436 ns ( 64.36 % )
    Info: - Smallest clock skew is 0.006 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.771 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3|Cout[0]'
            Info: Total cell delay = 1.756 ns ( 63.37 % )
            Info: Total interconnect delay = 1.015 ns ( 36.63 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.765 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.870 ns) + CELL(0.666 ns) = 2.765 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 5; REG Node = 'Counter:Counter2|Cout[1]'
            Info: Total cell delay = 1.756 ns ( 63.51 % )
            Info: Total interconnect delay = 1.009 ns ( 36.49 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "Counter:Counter1|Cout[0]" (data pin = "Enable", clock pin = "Clock") is 0.066 ns
    Info: + Longest pin to register delay is 2.880 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; PIN Node = 'Enable'
        Info: 2: + IC(0.915 ns) + CELL(0.855 ns) = 2.880 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 6; REG Node = 'Counter:Counter1|Cout[0]'
        Info: Total cell delay = 1.965 ns ( 68.23 % )
        Info: Total interconnect delay = 0.915 ns ( 31.77 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.774 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.879 ns) + CELL(0.666 ns) = 2.774 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 6; REG Node = 'Counter:Counter1|Cout[0]'
        Info: Total cell delay = 1.756 ns ( 63.30 % )
        Info: Total interconnect delay = 1.018 ns ( 36.70 % )
Info: tco from clock "Clock" to destination pin "Co100[0]" through register "Counter:Counter3|Cout[0]" is 11.326 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.771 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3|Cout[0]'
        Info: Total cell delay = 1.756 ns ( 63.37 % )
        Info: Total interconnect delay = 1.015 ns ( 36.63 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3|Cout[0]'
        Info: 2: + IC(5.015 ns) + CELL(3.236 ns) = 8.251 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'Co100[0]'
        Info: Total cell delay = 3.236 ns ( 39.22 % )
        Info: Total interconnect delay = 5.015 ns ( 60.78 % )
Info: th for register "Counter:Counter1|Cout[2]" (data pin = "Enable", clock pin = "Clock") is 0.699 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.774 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.879 ns) + CELL(0.666 ns) = 2.774 ns; Loc. = LCFF_X31_Y10_N29; Fanout = 5; REG Node = 'Counter:Counter1|Cout[2]'
        Info: Total cell delay = 1.756 ns ( 63.30 % )
        Info: Total interconnect delay = 1.018 ns ( 36.70 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.381 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; PIN Node = 'Enable'
        Info: 2: + IC(0.957 ns) + CELL(0.206 ns) = 2.273 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 1; COMB Node = 'Counter:Counter1|Cout[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.381 ns; Loc. = LCFF_X31_Y10_N29; Fanout = 5; REG Node = 'Counter:Counter1|Cout[2]'
        Info: Total cell delay = 1.424 ns ( 59.81 % )
        Info: Total interconnect delay = 0.957 ns ( 40.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Mon May 08 12:55:59 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


