{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525461387148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525461387148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:16:26 2018 " "Processing started: Fri May 04 14:16:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525461387148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525461387148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISC_Pres -c TRISC_Pres " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISC_Pres -c TRISC_Pres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525461387148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525461388536 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do Lab4_4.v(3) " "Verilog HDL Declaration warning at Lab4_4.v(3): \"do\" is SystemVerilog-2005 keyword" {  } { { "../Lab4.4/Lab4_4.v" "" { Text "E:/CSE2440/Lab4.4/Lab4_4.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1525461388895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab4.4/lab4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab4.4/lab4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_4 " "Found entity 1: Lab4_4" {  } { { "../Lab4.4/Lab4_4.v" "" { Text "E:/CSE2440/Lab4.4/Lab4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461388942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461388942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab2/lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab2/lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "../Lab2/Lab2.bdf" "" { Schematic "E:/CSE2440/Lab2/Lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/ripplecarryadder/ripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/ripplecarryadder/ripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "" { Schematic "E:/CSE2440/RippleCarryAdder/RippleCarryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.bdf" "" { Schematic "E:/CSE2440/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.bdf" "" { Schematic "E:/CSE2440/FullAdder/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/xor4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/xor4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor4bit " "Found entity 1: xor4bit" {  } { { "../Lab5/xor4bit.v" "" { Text "E:/CSE2440/Lab5/xor4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/ovr.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/ovr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ovr " "Found entity 1: ovr" {  } { { "../Lab5/ovr.v" "" { Text "E:/CSE2440/Lab5/ovr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "../Lab5/Lab5.bdf" "" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/and4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/and4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and4bit " "Found entity 1: and4bit" {  } { { "../Lab5/and4bit.v" "" { Text "E:/CSE2440/Lab5/and4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../Lab5/Lab5.v" "" { Text "E:/CSE2440/Lab5/Lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partc/partc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partc/partc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartC " "Found entity 1: PartC" {  } { { "../PartC/PartC.bdf" "" { Schematic "E:/CSE2440/PartC/PartC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partccontroller/partccontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partccontroller/partccontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartCController " "Found entity 1: PartCController" {  } { { "../PartCController/PartCController.bdf" "" { Schematic "E:/CSE2440/PartCController/PartCController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partcstatemachine/partcstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partcstatemachine/partcstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 PartCStatemachine " "Found entity 1: PartCStatemachine" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.bdf" "" { Schematic "E:/CSE2440/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/accumulator/accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/accumulator/accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../Accumulator/Accumulator.bdf" "" { Schematic "E:/CSE2440/Accumulator/Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/triscramcsp18/triscramcsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/triscramcsp18/triscramcsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMCsp18 " "Found entity 1: TRISCRAMCsp18" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/triscrambsp18/triscrambsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/triscrambsp18/triscrambsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMBsp18 " "Found entity 1: TRISCRAMBsp18" {  } { { "../TRISCRAMBsp18/TRISCRAMBsp18.v" "" { Text "E:/CSE2440/TRISCRAMBsp18/TRISCRAMBsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partb/partb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partb/partb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartB " "Found entity 1: PartB" {  } { { "../PartB/PartB.bdf" "" { Schematic "E:/CSE2440/PartB/PartB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partbstatemachine/partbcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partbstatemachine/partbcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartBController " "Found entity 1: PartBController" {  } { { "../PartBStatemachine/PartBController.bdf" "" { Schematic "E:/CSE2440/PartBStatemachine/PartBController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PartBStatemachine.v(12) " "Verilog HDL information at PartBStatemachine.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../PartBStatemachine/PartBStatemachine.v" "" { Text "E:/CSE2440/PartBStatemachine/PartBStatemachine.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525461389691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partbstatemachine/partbstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partbstatemachine/partbstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 PartBStatemachine " "Found entity 1: PartBStatemachine" {  } { { "../PartBStatemachine/PartBStatemachine.v" "" { Text "E:/CSE2440/PartBStatemachine/PartBStatemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/mar/memaddrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/mar/memaddrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAddrReg " "Found entity 1: MemAddrReg" {  } { { "../MAR/MemAddrReg.v" "" { Text "E:/CSE2440/MAR/MemAddrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab6/lab6.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab6/lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/triscramasp18/triscramasp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/triscramasp18/triscramasp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMAsp18 " "Found entity 1: TRISCRAMAsp18" {  } { { "../TRISCRAMAsp18/TRISCRAMAsp18.v" "" { Text "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/programcounter/programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/programcounter/programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab9_2.v(9) " "Verilog HDL information at Lab9_2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525461389878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_2/lab9_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_2/lab9_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_2 " "Found entity 1: Lab9_2" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_1/lab9_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_1/lab9_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_1 " "Found entity 1: Lab9_1" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9/lab9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9/lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9 " "Found entity 1: Lab9" {  } { { "../Lab9/Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461389972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461389972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab4.2/lab4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab4.2/lab4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_2 " "Found entity 1: Lab4_2" {  } { { "../Lab4.2/Lab4_2.v" "" { Text "E:/CSE2440/Lab4.2/Lab4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461390003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461390003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/parta/fp_parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/parta/fp_parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FP_PartA " "Found entity 1: FP_PartA" {  } { { "../PartA/FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461390050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461390050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab4.2/TRISC_Pres.bdf " "Can't analyze file -- file ../Lab4.2/TRISC_Pres.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1525461390081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc_pres.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trisc_pres.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISC_Pres " "Found entity 1: TRISC_Pres" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461390112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461390112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISC_Pres " "Elaborating entity \"TRISC_Pres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525461391032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PartC PartC:inst " "Elaborating entity \"PartC\" for hierarchy \"PartC:inst\"" {  } { { "TRISC_Pres.bdf" "inst" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 304 440 640 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461391095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PartCController PartC:inst\|PartCController:inst " "Elaborating entity \"PartCController\" for hierarchy \"PartC:inst\|PartCController:inst\"" {  } { { "../PartC/PartC.bdf" "inst" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { 24 1056 1152 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461391313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PartCStatemachine PartC:inst\|PartCController:inst\|PartCStatemachine:inst " "Elaborating entity \"PartCStatemachine\" for hierarchy \"PartC:inst\|PartCController:inst\|PartCStatemachine:inst\"" {  } { { "../PartCController/PartCController.bdf" "inst" { Schematic "E:/CSE2440/PartCController/PartCController.bdf" { { 280 568 752 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461391688 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PartCStatemachine.v(19) " "Verilog HDL Case Statement warning at PartCStatemachine.v(19): incomplete case statement has no default case item" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PartCStatemachine.v(19) " "Verilog HDL Case Statement information at PartCStatemachine.v(19): all case item expressions in this case statement are onehot" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate PartCStatemachine.v(12) " "Verilog HDL Always Construct warning at PartCStatemachine.v(12): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S14 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S14\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S13 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S13\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S12 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S12\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S11 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S11\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S10 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S10\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S9 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S9\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S8 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S8\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S7 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S7\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S6 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S6\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S5 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S5\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S4\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S3\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S2\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S1\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391750 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab9_1 PartC:inst\|PartCController:inst\|Lab9_1:inst2 " "Elaborating entity \"Lab9_1\" for hierarchy \"PartC:inst\|PartCController:inst\|Lab9_1:inst2\"" {  } { { "../PartCController/PartCController.bdf" "inst2" { Schematic "E:/CSE2440/PartCController/PartCController.bdf" { { 224 304 488 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461391984 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_1.v(5) " "Verilog HDL Case Statement warning at Lab9_1.v(5): incomplete case statement has no default case item" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op Lab9_1.v(4) " "Verilog HDL Always Construct warning at Lab9_1.v(4): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] Lab9_1.v(4) " "Inferred latch for \"op\[0\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] Lab9_1.v(4) " "Inferred latch for \"op\[1\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] Lab9_1.v(4) " "Inferred latch for \"op\[2\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] Lab9_1.v(4) " "Inferred latch for \"op\[3\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] Lab9_1.v(4) " "Inferred latch for \"op\[4\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] Lab9_1.v(4) " "Inferred latch for \"op\[5\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] Lab9_1.v(4) " "Inferred latch for \"op\[6\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] Lab9_1.v(4) " "Inferred latch for \"op\[7\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] Lab9_1.v(4) " "Inferred latch for \"op\[8\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] Lab9_1.v(4) " "Inferred latch for \"op\[9\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] Lab9_1.v(4) " "Inferred latch for \"op\[10\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461391984 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab6 PartC:inst\|Lab6:inst6 " "Elaborating entity \"Lab6\" for hierarchy \"PartC:inst\|Lab6:inst6\"" {  } { { "../PartC/PartC.bdf" "inst6" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -160 1056 1136 0 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMCsp18 PartC:inst\|TRISCRAMCsp18:inst1 " "Elaborating entity \"TRISCRAMCsp18\" for hierarchy \"PartC:inst\|TRISCRAMCsp18:inst1\"" {  } { { "../PartC/PartC.bdf" "inst1" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -56 -80 136 72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "altsyncram_component" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMCsp18.hex " "Parameter \"init_file\" = \"TRISCRAMCsp18.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461392967 ""}  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525461392967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spc1 " "Found entity 1: altsyncram_spc1" {  } { { "db/altsyncram_spc1.tdf" "" { Text "E:/CSE2440/TRISC_Pres/db/altsyncram_spc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461393154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461393154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spc1 PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated " "Elaborating entity \"altsyncram_spc1\" for hierarchy \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461393170 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "TRISCRAMCsp18.hex " "Byte addressed memory initialization file \"TRISCRAMCsp18.hex\" was read in the word-addressed format" {  } { { "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.hex" "" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1525461393294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAddrReg PartC:inst\|MemAddrReg:inst4 " "Elaborating entity \"MemAddrReg\" for hierarchy \"PartC:inst\|MemAddrReg:inst4\"" {  } { { "../PartC/PartC.bdf" "inst4" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -24 -312 -152 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461393466 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 MemAddrReg.v(8) " "Verilog HDL Always Construct warning at MemAddrReg.v(8): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MAR/MemAddrReg.v" "" { Text "E:/CSE2440/MAR/MemAddrReg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1525461393466 "|TRISC_Pres|PartC:inst|MemAddrReg:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 MemAddrReg.v(8) " "Verilog HDL Always Construct warning at MemAddrReg.v(8): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MAR/MemAddrReg.v" "" { Text "E:/CSE2440/MAR/MemAddrReg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1525461393466 "|TRISC_Pres|PartC:inst|MemAddrReg:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PartC:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PartC:inst\|PC:inst2\"" {  } { { "../PartC/PartC.bdf" "inst2" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -72 192 352 56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461393528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter PartC:inst\|PC:inst2\|ProgramCounter:inst3 " "Elaborating entity \"ProgramCounter\" for hierarchy \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\"" {  } { { "../PC/PC.bdf" "inst3" { Schematic "E:/CSE2440/PC/PC.bdf" { { 192 160 312 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461393606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461393840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst " "Elaborated megafunction instantiation \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461394012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5 " "Elaborating entity \"7404\" for hierarchy \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst5" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461394636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5 " "Elaborated megafunction instantiation \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461394808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator PartC:inst\|Accumulator:inst3 " "Elaborating entity \"Accumulator\" for hierarchy \"PartC:inst\|Accumulator:inst3\"" {  } { { "../PartC/PartC.bdf" "inst3" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -120 432 608 40 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461394823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PartC:inst\|ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"PartC:inst\|ALU:inst5\"" {  } { { "../PartC/PartC.bdf" "inst5" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -120 704 864 8 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461395198 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND insta " "Primitive \"GND\" of instance \"insta\" not used" {  } { { "../ALU/ALU.bdf" "" { Schematic "E:/CSE2440/ALU/ALU.bdf" { { 32 560 592 64 "insta" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1525461395213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5 PartC:inst\|ALU:inst5\|Lab5:inst " "Elaborating entity \"Lab5\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\"" {  } { { "../ALU/ALU.bdf" "inst" { Schematic "E:/CSE2440/ALU/ALU.bdf" { { 48 432 528 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461395712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and4bit PartC:inst\|ALU:inst5\|Lab5:inst\|and4bit:inst6 " "Elaborating entity \"and4bit\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|and4bit:inst6\"" {  } { { "../Lab5/Lab5.bdf" "inst6" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 8 384 504 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461396212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux PartC:inst\|ALU:inst5\|Lab5:inst\|demux:inst4 " "Elaborating entity \"demux\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|demux:inst4\"" {  } { { "../Lab5/Lab5.bdf" "inst4" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 432 216 392 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461396399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2 PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5 " "Elaborating entity \"Lab2\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\"" {  } { { "../Lab5/Lab5.bdf" "inst5" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 184 384 504 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461396680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst\"" {  } { { "../Lab2/Lab2.bdf" "inst" { Schematic "E:/CSE2440/Lab2/Lab2.bdf" { { 128 456 552 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461396929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst\|FullAdder:inst\"" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "inst" { Schematic "E:/CSE2440/RippleCarryAdder/RippleCarryAdder.bdf" { { 224 336 432 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461397132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4bit PartC:inst\|ALU:inst5\|Lab5:inst\|xor4bit:inst7 " "Elaborating entity \"xor4bit\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|xor4bit:inst7\"" {  } { { "../Lab5/Lab5.bdf" "inst7" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { -168 384 504 8 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461397319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovr PartC:inst\|ALU:inst5\|Lab5:inst\|ovr:inst1 " "Elaborating entity \"ovr\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|ovr:inst1\"" {  } { { "../Lab5/Lab5.bdf" "inst1" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 608 448 560 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461397491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_4 PartC:inst\|ALU:inst5\|Lab5:inst\|Lab4_4:instdecoder " "Elaborating entity \"Lab4_4\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab4_4:instdecoder\"" {  } { { "../Lab5/Lab5.bdf" "instdecoder" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 472 792 912 744 "instdecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461397647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_2 Lab4_2:inst5 " "Elaborating entity \"Lab4_2\" for hierarchy \"Lab4_2:inst5\"" {  } { { "TRISC_Pres.bdf" "inst5" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 48 872 952 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461397787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S13_226 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S13_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S5_291 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S5_291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S6_284 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S6_284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S10_250 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S10_250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S7_277 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S7_277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S12_233 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S12_233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[1\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[1\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[1\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[2\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[3\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400143 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[4\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400158 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[5\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400158 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[6\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[1\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[1\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400158 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[7\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400158 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[8\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400158 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[9\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400158 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[10\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461400158 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461400158 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1525461400158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[15\] GND " "Pin \"C\[15\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461400205 "|TRISC_Pres|C[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[13\] GND " "Pin \"C\[13\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461400205 "|TRISC_Pres|C[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[12\] GND " "Pin \"C\[12\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461400205 "|TRISC_Pres|C[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461400205 "|TRISC_Pres|C[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525461400205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525461400580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSE2440/TRISC_Pres/output_files/TRISC_Pres.map.smsg " "Generated suppressed messages file E:/CSE2440/TRISC_Pres/output_files/TRISC_Pres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525461401032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525461402342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461402342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525461403559 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525461403559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525461403559 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525461403559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525461403559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525461403840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:16:43 2018 " "Processing ended: Fri May 04 14:16:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525461403840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525461403840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525461403840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525461403840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525461405743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525461405743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:16:45 2018 " "Processing started: Fri May 04 14:16:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525461405743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525461405743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRISC_Pres -c TRISC_Pres " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TRISC_Pres -c TRISC_Pres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525461405743 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525461405884 ""}
{ "Info" "0" "" "Project  = TRISC_Pres" {  } {  } 0 0 "Project  = TRISC_Pres" 0 0 "Fitter" 0 0 1525461405884 ""}
{ "Info" "0" "" "Revision = TRISC_Pres" {  } {  } 0 0 "Revision = TRISC_Pres" 0 0 "Fitter" 0 0 1525461405884 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1525461406289 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TRISC_Pres EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"TRISC_Pres\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525461406310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525461406380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525461406380 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525461407410 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525461407503 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525461408346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525461408346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1525461408346 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525461408346 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525461408439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525461408439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1525461408439 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525461408439 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525461408471 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 46 " "No exact pin location assignment(s) for 3 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[13\] " "Pin C\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[13] } } } { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525461408798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[12\] " "Pin C\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[12] } } } { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525461408798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[6\] " "Pin C\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[6] } } } { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1525461408798 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1525461408798 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1525461409235 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISC_Pres.sdc " "Synopsys Design Constraints File file not found: 'TRISC_Pres.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525461409251 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525461409266 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|inst2\|Mux11~0  from: dataa  to: combout " "Cell: inst\|inst\|inst2\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525461409329 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1525461409329 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525461409360 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|Selector27~1  " "Automatically promoted node PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|Selector27~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525461409407 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PartC:inst|PartCController:inst|PartCStatemachine:inst|Selector27~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525461409407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|WideNor0  " "Automatically promoted node PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525461409407 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PartC:inst|PartCController:inst|PartCStatemachine:inst|WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525461409407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PartC:inst\|inst8  " "Automatically promoted node PartC:inst\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1525461409407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a0 " "Destination node PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_spc1.tdf" "" { Text "E:/CSE2440/TRISC_Pres/db/altsyncram_spc1.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PartC:inst|TRISCRAMCsp18:inst1|altsyncram:altsyncram_component|altsyncram_spc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525461409407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a1 " "Destination node PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_spc1.tdf" "" { Text "E:/CSE2440/TRISC_Pres/db/altsyncram_spc1.tdf" 57 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PartC:inst|TRISCRAMCsp18:inst1|altsyncram:altsyncram_component|altsyncram_spc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525461409407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a2 " "Destination node PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_spc1.tdf" "" { Text "E:/CSE2440/TRISC_Pres/db/altsyncram_spc1.tdf" 78 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PartC:inst|TRISCRAMCsp18:inst1|altsyncram:altsyncram_component|altsyncram_spc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1525461409407 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1525461409407 ""}  } { { "../PartC/PartC.bdf" "" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { 96 -120 -72 160 "inst8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PartC:inst|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525461409407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525461409719 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525461409719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525461409719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525461409734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525461409734 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525461409781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525461409781 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525461409781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525461409781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1525461409781 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525461409781 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1525461409812 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1525461409812 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525461409812 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 3 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 16 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1525461409812 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1525461409812 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525461409812 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461409890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525461411481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461411669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525461411731 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525461412527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461412527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525461412605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "E:/CSE2440/TRISC_Pres/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1525461413400 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525461413400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461414274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1525461414274 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525461414274 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1525461414352 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525461414352 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[15\] 0 " "Pin \"C\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[14\] 0 " "Pin \"C\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[13\] 0 " "Pin \"C\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[12\] 0 " "Pin \"C\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[11\] 0 " "Pin \"C\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[10\] 0 " "Pin \"C\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[9\] 0 " "Pin \"C\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[8\] 0 " "Pin \"C\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[7\] 0 " "Pin \"C\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[6\] 0 " "Pin \"C\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[5\] 0 " "Pin \"C\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[4\] 0 " "Pin \"C\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[3\] 0 " "Pin \"C\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[2\] 0 " "Pin \"C\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[1\] 0 " "Pin \"C\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[0\] 0 " "Pin \"C\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1525461414367 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1525461414367 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525461414555 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525461414586 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525461414711 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525461414929 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525461414929 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1525461415007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSE2440/TRISC_Pres/output_files/TRISC_Pres.fit.smsg " "Generated suppressed messages file E:/CSE2440/TRISC_Pres/output_files/TRISC_Pres.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525461415335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525461416739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:16:56 2018 " "Processing ended: Fri May 04 14:16:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525461416739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525461416739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525461416739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525461416739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525461418767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525461418782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:16:58 2018 " "Processing started: Fri May 04 14:16:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525461418782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525461418782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TRISC_Pres -c TRISC_Pres " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TRISC_Pres -c TRISC_Pres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525461418782 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525461420037 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525461420115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525461423890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:17:03 2018 " "Processing ended: Fri May 04 14:17:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525461423890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525461423890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525461423890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525461423890 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525461424842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525461425622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525461425622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:17:04 2018 " "Processing started: Fri May 04 14:17:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525461425622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525461425622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TRISC_Pres -c TRISC_Pres " "Command: quartus_sta TRISC_Pres -c TRISC_Pres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525461425622 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1525461425762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525461426121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525461426168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525461426168 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1525461426308 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISC_Pres.sdc " "Synopsys Design Constraints File file not found: 'TRISC_Pres.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1525461426464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 " "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " "create_clock -period 1.000 -name PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PartC:inst\|Lab6:inst6\|nxt\[0\] PartC:inst\|Lab6:inst6\|nxt\[0\] " "create_clock -period 1.000 -name PartC:inst\|Lab6:inst6\|nxt\[0\] PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " "create_clock -period 1.000 -name PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426464 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|inst2\|Mux11~0  from: datac  to: combout " "Cell: inst\|inst\|inst2\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1525461426480 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525461426480 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1525461426558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525461426605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.056 " "Worst-case setup slack is -7.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.056       -23.683 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13  " "   -7.056       -23.683 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.818       -18.519 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "   -5.818       -18.519 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.749       -42.316 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -5.749       -42.316 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.187       -11.955 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "   -5.187       -11.955 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.324      -118.676 CLOCK  " "   -4.324      -118.676 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.723       -22.884 PartC:inst\|Lab6:inst6\|nxt\[0\]  " "   -2.723       -22.884 PartC:inst\|Lab6:inst6\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394        -0.400 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "   -0.394        -0.400 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461426636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.830 " "Worst-case hold slack is -4.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.830       -49.135 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "   -4.830       -49.135 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.433       -13.691 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -3.433       -13.691 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.377       -12.309 CLOCK  " "   -2.377       -12.309 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262        -1.002 PartC:inst\|Lab6:inst6\|nxt\[0\]  " "   -0.262        -1.002 PartC:inst\|Lab6:inst6\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123        -0.123 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "   -0.123        -0.123 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "    0.200         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13  " "    0.412         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461426667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.306 " "Worst-case recovery slack is -6.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.306       -20.550 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "   -6.306       -20.550 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.227       -21.113 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -6.227       -21.113 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.675       -13.473 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "   -5.675       -13.473 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.006         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "    3.006         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461426714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.977 " "Worst-case removal slack is -5.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.977       -34.059 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "   -5.977       -34.059 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "    0.473         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832         0.000 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "    0.832         0.000 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.991         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "    3.991         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461426745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -160.151 CLOCK  " "   -2.064      -160.151 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767        -4.602 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "   -0.767        -4.602 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766       -44.412 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "   -0.766       -44.412 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -0.611        -9.776 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13  " "   -0.611        -4.888 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "   -0.611        -4.888 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 PartC:inst\|Lab6:inst6\|nxt\[0\]  " "    0.500         0.000 PartC:inst\|Lab6:inst6\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461426776 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525461428929 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1525461428929 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst\|inst2\|Mux11~0  from: datac  to: combout " "Cell: inst\|inst\|inst2\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1525461428960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1525461428960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525461428960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.782 " "Worst-case setup slack is -2.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.782        -8.028 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13  " "   -2.782        -8.028 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461        -4.901 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "   -2.461        -4.901 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359       -15.728 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -2.359       -15.728 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351        -6.252 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "   -2.351        -6.252 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547       -41.760 CLOCK  " "   -1.547       -41.760 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519        -2.779 PartC:inst\|Lab6:inst6\|nxt\[0\]  " "   -0.519        -2.779 PartC:inst\|Lab6:inst6\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "    0.341         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461429023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.311 " "Worst-case hold slack is -2.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.311       -21.563 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "   -2.311       -21.563 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.787        -5.103 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -1.787        -5.103 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -10.771 CLOCK  " "   -1.674       -10.771 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098        -0.098 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "   -0.098        -0.098 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092        -0.447 PartC:inst\|Lab6:inst6\|nxt\[0\]  " "   -0.092        -0.447 PartC:inst\|Lab6:inst6\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -0.029 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13  " "   -0.029        -0.029 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265         0.000 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "    0.265         0.000 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461429959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.784 " "Worst-case recovery slack is -2.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784        -5.903 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "   -2.784        -5.903 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689        -7.692 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -2.689        -7.692 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.674        -7.579 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "   -2.674        -7.579 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.973         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "    1.973         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461430177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.720 " "Worst-case removal slack is -2.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.720       -15.697 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "   -2.720       -15.697 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "    0.152         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801         0.000 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "    0.801         0.000 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.173         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "    2.173         0.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461430427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -152.222 CLOCK  " "   -2.000      -152.222 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560        -3.360 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\]  " "   -0.560        -3.360 PartC:inst\|ALU:inst5\|Lab6:instb\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4  " "   -0.500        -8.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13  " "   -0.500        -4.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5  " "   -0.500        -4.000 PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|state.S5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]  " "    0.021         0.000 PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 PartC:inst\|Lab6:inst6\|nxt\[0\]  " "    0.500         0.000 PartC:inst\|Lab6:inst6\|nxt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525461430676 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1525461433937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525461434202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525461434202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525461436854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:17:16 2018 " "Processing ended: Fri May 04 14:17:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525461436854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525461436854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525461436854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525461436854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525461441316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525461441316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:17:21 2018 " "Processing started: Fri May 04 14:17:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525461441316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525461441316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TRISC_Pres -c TRISC_Pres " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TRISC_Pres -c TRISC_Pres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525461441316 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "TRISC_Pres.vho\", \"TRISC_Pres_fast.vho TRISC_Pres_vhd.sdo TRISC_Pres_vhd_fast.sdo E:/CSE2440/TRISC_Pres/simulation/modelsim/ simulation " "Generated files \"TRISC_Pres.vho\", \"TRISC_Pres_fast.vho\", \"TRISC_Pres_vhd.sdo\" and \"TRISC_Pres_vhd_fast.sdo\" in directory \"E:/CSE2440/TRISC_Pres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1525461444373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525461444638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:17:24 2018 " "Processing ended: Fri May 04 14:17:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525461444638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525461444638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525461444638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525461444638 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525461445372 ""}
