
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.287722                       # Number of seconds simulated
sim_ticks                                287722185000                       # Number of ticks simulated
final_tick                               2576346999500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1529220                       # Simulator instruction rate (inst/s)
host_op_rate                                  1529220                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              514652565                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707204                       # Number of bytes of host memory used
host_seconds                                   559.06                       # Real time elapsed on the host
sim_insts                                   854927351                       # Number of instructions simulated
sim_ops                                     854927351                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          50496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          40384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          65024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         143616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          60800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             414272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        65024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        48576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           48576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            2244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                759                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             90532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            175503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             20242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            140358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            225996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            499148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst             76741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            211315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1439833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        90532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        20242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       225996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst        76741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           413510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          168830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               168830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          168830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            90532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           175503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            20242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           140358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           225996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           499148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst            76741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           211315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1608663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        759                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      759                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 410880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   45120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  414272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                48576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          896                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              103                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  287722164500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  759                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.052973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.741899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.086028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2705     73.11%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          643     17.38%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130      3.51%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      1.78%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      1.16%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.59%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.30%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.30%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     149.302326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.603647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    461.997708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            35     81.40%     81.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7     16.28%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            42                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     81178000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               201553000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   32100000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12644.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31394.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     469                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   39784591.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    47.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16768080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9149250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28750800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2676240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          18792309120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7973917245                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         165635997750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           192459568485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            668.917907                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 275544022500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9607520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2566648000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11196360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6109125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21270600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1859760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          18792309120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7729566795                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         165850340250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           192412652010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            668.754843                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 275904098250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9607520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2208337250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    40648310                       # DTB read hits
system.cpu0.dtb.read_misses                        16                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                15010397                       # DTB read accesses
system.cpu0.dtb.write_hits                   28075170                       # DTB write hits
system.cpu0.dtb.write_misses                        2                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                5734562                       # DTB write accesses
system.cpu0.dtb.data_hits                    68723480                       # DTB hits
system.cpu0.dtb.data_misses                        18                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                20744959                       # DTB accesses
system.cpu0.itb.fetch_hits                  128098982                       # ITB hits
system.cpu0.itb.fetch_misses                        9                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses              128098991                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                      5152357791                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  213821664                       # Number of instructions committed
system.cpu0.committedOps                    213821664                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            171358814                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              45477167                       # Number of float alu accesses
system.cpu0.num_func_calls                    6548154                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     12495267                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   171358814                       # number of integer instructions
system.cpu0.num_fp_insts                     45477167                       # number of float instructions
system.cpu0.num_int_register_reads          284909731                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         121857534                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            52679886                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           36765378                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     68726226                       # number of memory refs
system.cpu0.num_load_insts                   40650745                       # Number of load instructions
system.cpu0.num_store_insts                  28075481                       # Number of store instructions
system.cpu0.num_idle_cycles              16967105.407210                       # Number of idle cycles
system.cpu0.num_busy_cycles              5135390685.592790                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.996707                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.003293                       # Percentage of idle cycles
system.cpu0.Branches                         22133013                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              9475961      4.43%      4.43% # Class of executed instruction
system.cpu0.op_class::IntAlu                 93371242     43.67%     48.10% # Class of executed instruction
system.cpu0.op_class::IntMult                    2689      0.00%     48.10% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     48.10% # Class of executed instruction
system.cpu0.op_class::FloatAdd               18175709      8.50%     56.60% # Class of executed instruction
system.cpu0.op_class::FloatCmp                2289300      1.07%     57.67% # Class of executed instruction
system.cpu0.op_class::FloatCvt                2611503      1.22%     58.89% # Class of executed instruction
system.cpu0.op_class::FloatMult               7019800      3.28%     62.18% # Class of executed instruction
system.cpu0.op_class::FloatDiv                 477901      0.22%     62.40% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                102400      0.05%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.45% # Class of executed instruction
system.cpu0.op_class::MemRead                40654779     19.01%     81.46% # Class of executed instruction
system.cpu0.op_class::MemWrite               28076074     13.13%     94.59% # Class of executed instruction
system.cpu0.op_class::IprAccess              11564324      5.41%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 213821682                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1829972                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  608444     49.88%     49.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    295      0.02%     49.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      8      0.00%     49.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 611000     50.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             1219747                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   608444     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     295      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       8      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  608438     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              1217185                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            237918936000     82.74%     82.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              120820000      0.04%     82.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7094500      0.00%     82.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            49507250000     17.22%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        287554100500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.995807                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.997900                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu0.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                607201                       # number of syscalls executed
system.cpu0.kern.callpal::swpctx                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl               611936     33.45%     33.45% # number of callpals executed
system.cpu0.kern.callpal::rdps                    591      0.03%     33.48% # number of callpals executed
system.cpu0.kern.callpal::rti                  607508     33.20%     66.68% # number of callpals executed
system.cpu0.kern.callpal::callsys              607202     33.19%     99.87% # number of callpals executed
system.cpu0.kern.callpal::rdunique               2403      0.13%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1829642                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           607508                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             607385                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             607385                      
system.cpu0.kern.mode_good::user               607385                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999798                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999899                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      183605324000     58.53%     58.53% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        130081777000     41.47%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           369729                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          420.753292                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           21791274                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           369729                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.938504                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   420.753292                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.821784                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.821784                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        136606998                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       136606998                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     40289607                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40289607                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     27453600                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27453600                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1569                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1569                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     67743207                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        67743207                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     67743207                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67743207                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       359067                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359067                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        12130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        12130                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          245                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          326                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          326                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       371197                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        371197                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       371197                       # number of overall misses
system.cpu0.dcache.overall_misses::total       371197                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   4709802500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4709802500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    182827000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    182827000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      2803500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2803500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      4962000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4962000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   4892629500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4892629500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   4892629500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4892629500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     40648674                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     40648674                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     27465730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27465730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1895                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1895                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     68114404                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     68114404                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     68114404                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68114404                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.008833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008833                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000442                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000442                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.126550                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.126550                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.172032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.172032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.005450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.005450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13116.779041                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13116.779041                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15072.300082                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15072.300082                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11442.857143                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11442.857143                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15220.858896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15220.858896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 13180.681687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13180.681687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13180.681687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13180.681687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13561                       # number of writebacks
system.cpu0.dcache.writebacks::total            13561                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       359067                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       359067                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12130                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12130                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          245                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          245                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          326                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          326                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       371197                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       371197                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       371197                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       371197                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data          119                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          119                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data          345                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          345                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data          464                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          464                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4350735500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4350735500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    170697000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    170697000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      2558500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2558500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      4637000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4637000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   4521432500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4521432500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   4521432500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4521432500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data     27058500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     27058500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data     78331000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     78331000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    105389500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    105389500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000442                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000442                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.126550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.126550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.172032                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.172032                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.005450                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005450                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.005450                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005450                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12116.779041                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12116.779041                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14072.300082                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14072.300082                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10442.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10442.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 14223.926380                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14223.926380                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 12180.681687                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12180.681687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 12180.681687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12180.681687                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 227382.352941                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227382.352941                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 227046.376812                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227046.376812                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 227132.543103                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 227132.543103                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            13118                       # number of replacements
system.cpu0.icache.tags.tagsinuse          377.863454                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          126078383                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13118                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9611.097957                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   377.863454                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.738015                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.738015                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        427656931                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       427656931                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    213808115                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      213808115                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    213808115                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       213808115                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    213808115                       # number of overall hits
system.cpu0.icache.overall_hits::total      213808115                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        13567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13567                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        13567                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13567                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        13567                       # number of overall misses
system.cpu0.icache.overall_misses::total        13567                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    213798000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    213798000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    213798000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    213798000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    213798000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    213798000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    213821682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    213821682                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    213821682                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    213821682                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    213821682                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    213821682                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000063                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000063                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15758.679148                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15758.679148                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15758.679148                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15758.679148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15758.679148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15758.679148                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        13567                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13567                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        13567                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13567                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        13567                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13567                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    200231000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    200231000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    200231000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    200231000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    200231000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    200231000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14758.679148                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14758.679148                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14758.679148                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14758.679148                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14758.679148                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14758.679148                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    40609503                       # DTB read hits
system.cpu1.dtb.read_misses                        22                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                15011510                       # DTB read accesses
system.cpu1.dtb.write_hits                   28052096                       # DTB write hits
system.cpu1.dtb.write_misses                        2                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                5734562                       # DTB write accesses
system.cpu1.dtb.data_hits                    68661599                       # DTB hits
system.cpu1.dtb.data_misses                        24                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                20746072                       # DTB accesses
system.cpu1.itb.fetch_hits                  128102157                       # ITB hits
system.cpu1.itb.fetch_misses                       10                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses              128102167                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                      5152354489                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  213667805                       # Number of instructions committed
system.cpu1.committedOps                    213667805                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            171206502                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              45482072                       # Number of float alu accesses
system.cpu1.num_func_calls                    6537597                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     12484367                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   171206502                       # number of integer instructions
system.cpu1.num_fp_insts                     45482072                       # number of float instructions
system.cpu1.num_int_register_reads          284715970                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         121741381                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            52687086                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           36770478                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     68664351                       # number of memory refs
system.cpu1.num_load_insts                   40611944                       # Number of load instructions
system.cpu1.num_store_insts                  28052407                       # Number of store instructions
system.cpu1.num_idle_cycles              14596424.197351                       # Number of idle cycles
system.cpu1.num_busy_cycles              5137758064.802649                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.997167                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.002833                       # Percentage of idle cycles
system.cpu1.Branches                         22110005                       # Number of branches fetched
system.cpu1.op_class::No_OpClass              9475717      4.43%      4.43% # Class of executed instruction
system.cpu1.op_class::IntAlu                 93281500     43.66%     48.09% # Class of executed instruction
system.cpu1.op_class::IntMult                    2095      0.00%     48.09% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     48.09% # Class of executed instruction
system.cpu1.op_class::FloatAdd               18177309      8.51%     56.60% # Class of executed instruction
system.cpu1.op_class::FloatCmp                2289100      1.07%     57.67% # Class of executed instruction
system.cpu1.op_class::FloatCvt                2611703      1.22%     58.89% # Class of executed instruction
system.cpu1.op_class::FloatMult               7021800      3.29%     62.18% # Class of executed instruction
system.cpu1.op_class::FloatDiv                 478101      0.22%     62.40% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                102400      0.05%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.45% # Class of executed instruction
system.cpu1.op_class::MemRead                40613876     19.01%     81.46% # Class of executed instruction
system.cpu1.op_class::MemWrite               28052409     13.13%     94.59% # Class of executed instruction
system.cpu1.op_class::IprAccess              11561819      5.41%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 213667829                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1829319                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  608401     49.91%     49.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    295      0.02%     49.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      8      0.00%     49.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 610384     50.07%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             1219088                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   608401     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     295      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       8      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  608395     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              1217099                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            238815614500     82.90%     82.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              125779000      0.04%     82.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                7463000      0.00%     82.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            49141796000     17.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        288090652500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.996741                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998368                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu1.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                607201                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                    2      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl               611279     33.42%     33.42% # number of callpals executed
system.cpu1.kern.callpal::rdps                    590      0.03%     33.45% # number of callpals executed
system.cpu1.kern.callpal::rti                  607506     33.22%     66.67% # number of callpals executed
system.cpu1.kern.callpal::callsys              607202     33.20%     99.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique               2403      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1828982                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           607500                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             607402                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  8                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             607403                      
system.cpu1.kern.mode_good::user               607402                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.999840                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.125000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999914                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      156360164000     49.81%     49.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        130532311000     41.58%     91.39% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         27037171500      8.61%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           412027                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          379.343350                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49312528                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           412027                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           119.682759                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   379.343350                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.740905                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.740905                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        136526053                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       136526053                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     40217666                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40217666                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     27423997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      27423997                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          814                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          814                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          918                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          918                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     67641663                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67641663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     67641663                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67641663                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       393291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       393291                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        19635                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        19635                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           45                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       412926                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        412926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       412926                       # number of overall misses
system.cpu1.dcache.overall_misses::total       412926                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   5147423500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5147423500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    262836000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    262836000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1900500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1900500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       440000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       440000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   5410259500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5410259500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   5410259500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5410259500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     40610957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     40610957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     27443632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27443632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     68054589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     68054589                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     68054589                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     68054589                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.009684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009684                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000715                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000715                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.156477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.046729                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046729                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.006068                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006068                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.006068                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006068                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13088.078547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13088.078547                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13386.096257                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13386.096257                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12586.092715                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12586.092715                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  9777.777778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9777.777778                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 13102.249556                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13102.249556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13102.249556                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13102.249556                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20830                       # number of writebacks
system.cpu1.dcache.writebacks::total            20830                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       393291                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       393291                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        19635                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19635                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           45                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           45                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       412926                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       412926                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       412926                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       412926                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data          303                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          303                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data          303                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          303                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4754132500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4754132500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    243201000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    243201000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       395000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       395000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4997333500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4997333500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4997333500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4997333500                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     68819000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     68819000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     68819000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     68819000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.156477                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.156477                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.046729                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046729                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.006068                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006068                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.006068                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006068                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12088.078547                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12088.078547                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12386.096257                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12386.096257                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11586.092715                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11586.092715                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  8777.777778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8777.777778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12102.249556                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12102.249556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12102.249556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12102.249556                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 227125.412541                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227125.412541                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 227125.412541                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 227125.412541                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7710                       # number of replacements
system.cpu1.icache.tags.tagsinuse          323.059065                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          122057252                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15831.031388                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   323.059065                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.630975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.630975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        427343790                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       427343790                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    213659697                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      213659697                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    213659697                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       213659697                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    213659697                       # number of overall hits
system.cpu1.icache.overall_hits::total      213659697                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         8132                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8132                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         8132                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8132                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         8132                       # number of overall misses
system.cpu1.icache.overall_misses::total         8132                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    122265000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    122265000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    122265000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    122265000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    122265000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    122265000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst    213667829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    213667829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    213667829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    213667829                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    213667829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    213667829                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15035.046729                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15035.046729                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15035.046729                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15035.046729                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15035.046729                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15035.046729                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         8132                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8132                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         8132                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8132                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         8132                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8132                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    114133000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    114133000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    114133000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    114133000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    114133000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    114133000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14035.046729                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14035.046729                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14035.046729                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14035.046729                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14035.046729                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14035.046729                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                    40627082                       # DTB read hits
system.cpu2.dtb.read_misses                        88                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                15011545                       # DTB read accesses
system.cpu2.dtb.write_hits                   28069502                       # DTB write hits
system.cpu2.dtb.write_misses                       25                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                5735360                       # DTB write accesses
system.cpu2.dtb.data_hits                    68696584                       # DTB hits
system.cpu2.dtb.data_misses                       113                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                20746905                       # DTB accesses
system.cpu2.itb.fetch_hits                  128109515                       # ITB hits
system.cpu2.itb.fetch_misses                       44                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses              128109559                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                      5152693999                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  213769515                       # Number of instructions committed
system.cpu2.committedOps                    213769515                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            171301493                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              45480631                       # Number of float alu accesses
system.cpu2.num_func_calls                    6540749                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     12495830                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   171301493                       # number of integer instructions
system.cpu2.num_fp_insts                     45480631                       # number of float instructions
system.cpu2.num_int_register_reads          284843970                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         121807440                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            52685350                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           36768650                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     68699634                       # number of memory refs
system.cpu2.num_load_insts                   40629751                       # Number of load instructions
system.cpu2.num_store_insts                  28069883                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                5152693999                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.Branches                         22126201                       # Number of branches fetched
system.cpu2.op_class::No_OpClass              9479097      4.43%      4.43% # Class of executed instruction
system.cpu2.op_class::IntAlu                 93341076     43.66%     48.10% # Class of executed instruction
system.cpu2.op_class::IntMult                    2257      0.00%     48.10% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     48.10% # Class of executed instruction
system.cpu2.op_class::FloatAdd               18177346      8.50%     56.60% # Class of executed instruction
system.cpu2.op_class::FloatCmp                2289200      1.07%     57.67% # Class of executed instruction
system.cpu2.op_class::FloatCvt                2611603      1.22%     58.90% # Class of executed instruction
system.cpu2.op_class::FloatMult               7020800      3.28%     62.18% # Class of executed instruction
system.cpu2.op_class::FloatDiv                 478001      0.22%     62.40% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                102400      0.05%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     62.45% # Class of executed instruction
system.cpu2.op_class::MemRead                40634097     19.01%     81.46% # Class of executed instruction
system.cpu2.op_class::MemWrite               28069934     13.13%     94.59% # Class of executed instruction
system.cpu2.op_class::IprAccess              11563817      5.41%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 213769628                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1829697                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  608483     49.91%     49.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    295      0.02%     49.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      7      0.00%     49.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 610469     50.07%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1219254                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   608483     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     295      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       7      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  608483     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1217268                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            238356614000     82.84%     82.84% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              117442000      0.04%     82.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                5750000      0.00%     82.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            49241663000     17.11%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        287721469000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.996747                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.998371                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        4      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                607209                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   15      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   14      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl               611435     33.43%     33.43% # number of callpals executed
system.cpu2.kern.callpal::rdps                    594      0.03%     33.46% # number of callpals executed
system.cpu2.kern.callpal::rti                  607520     33.21%     66.67% # number of callpals executed
system.cpu2.kern.callpal::callsys              607216     33.19%     99.87% # number of callpals executed
system.cpu2.kern.callpal::rdunique               2447      0.13%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1829241                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           607534                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             607409                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             607409                      
system.cpu2.kern.mode_good::user               607409                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999794                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999897                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      156623235500     54.44%     54.44% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        131098232500     45.56%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           450688                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          505.146184                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           41119609                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           450688                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            91.237417                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   505.146184                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.986614                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986614                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        136636056                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       136636056                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     40187977                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       40187977                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     27448003                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      27448003                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1414                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1414                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         1475                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1475                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     67635980                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        67635980                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     67635980                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67635980                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       440145                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       440145                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        12481                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        12481                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          127                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           65                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       452626                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        452626                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       452626                       # number of overall misses
system.cpu2.dcache.overall_misses::total       452626                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   5773401500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5773401500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    253994000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    253994000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      3040000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3040000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       674500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       674500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   6027395500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6027395500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   6027395500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6027395500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     40628122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     40628122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     27460484                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27460484                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     68088606                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     68088606                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     68088606                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     68088606                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.010834                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010834                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000455                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000455                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.082414                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.082414                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.042208                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.042208                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.006648                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006648                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.006648                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006648                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 13117.044383                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13117.044383                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 20350.452688                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 20350.452688                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 23937.007874                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23937.007874                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 10376.923077                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10376.923077                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 13316.503029                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 13316.503029                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 13316.503029                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 13316.503029                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13879                       # number of writebacks
system.cpu2.dcache.writebacks::total            13879                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       440145                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       440145                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        12481                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12481                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          127                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           65                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       452626                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       452626                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       452626                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       452626                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::cpu2.data          314                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          314                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::cpu2.data          314                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          314                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   5333256500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5333256500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    241513000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    241513000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      2913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       609500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       609500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   5574769500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5574769500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   5574769500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5574769500                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     71301000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     71301000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     71301000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     71301000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010834                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010834                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000455                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000455                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.082414                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.082414                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.042208                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.042208                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.006648                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006648                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.006648                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006648                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12117.044383                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12117.044383                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 19350.452688                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19350.452688                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 22937.007874                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22937.007874                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  9376.923077                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9376.923077                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 12316.503029                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12316.503029                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 12316.503029                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12316.503029                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 227073.248408                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227073.248408                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 227073.248408                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 227073.248408                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            10895                       # number of replacements
system.cpu2.icache.tags.tagsinuse          490.164773                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          140242279                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            10895                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         12872.168793                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   490.164773                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.957353                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.957353                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        427550657                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       427550657                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    213758230                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      213758230                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    213758230                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       213758230                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    213758230                       # number of overall hits
system.cpu2.icache.overall_hits::total      213758230                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        11399                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11399                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        11399                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11399                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        11399                       # number of overall misses
system.cpu2.icache.overall_misses::total        11399                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    222361500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    222361500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    222361500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    222361500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    222361500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    222361500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst    213769629                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    213769629                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    213769629                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    213769629                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    213769629                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    213769629                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000053                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000053                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 19507.105886                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19507.105886                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 19507.105886                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19507.105886                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 19507.105886                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19507.105886                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        11399                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11399                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        11399                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11399                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        11399                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11399                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    210962500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    210962500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    210962500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    210962500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    210962500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    210962500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 18507.105886                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18507.105886                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 18507.105886                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18507.105886                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 18507.105886                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18507.105886                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                    40609606                       # DTB read hits
system.cpu3.dtb.read_misses                        45                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                15009862                       # DTB read accesses
system.cpu3.dtb.write_hits                   28052647                       # DTB write hits
system.cpu3.dtb.write_misses                        3                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                5734563                       # DTB write accesses
system.cpu3.dtb.data_hits                    68662253                       # DTB hits
system.cpu3.dtb.data_misses                        48                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                20744425                       # DTB accesses
system.cpu3.itb.fetch_hits                  128094719                       # ITB hits
system.cpu3.itb.fetch_misses                       20                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses              128094739                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                      5152354503                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  213668367                       # Number of instructions committed
system.cpu3.committedOps                    213668367                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            171210665                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses              45475285                       # Number of float alu accesses
system.cpu3.num_func_calls                    6537895                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     12485711                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   171210665                       # number of integer instructions
system.cpu3.num_fp_insts                     45475285                       # number of float instructions
system.cpu3.num_int_register_reads          284711518                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         121745428                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            52677086                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           36763578                       # number of times the floating registers were written
system.cpu3.num_mem_refs                     68665072                       # number of memory refs
system.cpu3.num_load_insts                   40612097                       # Number of load instructions
system.cpu3.num_store_insts                  28052975                       # Number of store instructions
system.cpu3.num_idle_cycles              8034958.127639                       # Number of idle cycles
system.cpu3.num_busy_cycles              5144319544.872360                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.998441                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.001559                       # Percentage of idle cycles
system.cpu3.Branches                         22112217                       # Number of branches fetched
system.cpu3.op_class::No_OpClass              9475838      4.43%      4.43% # Class of executed instruction
system.cpu3.op_class::IntAlu                 93285395     43.66%     48.09% # Class of executed instruction
system.cpu3.op_class::IntMult                    2103      0.00%     48.09% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     48.09% # Class of executed instruction
system.cpu3.op_class::FloatAdd               18173312      8.51%     56.60% # Class of executed instruction
system.cpu3.op_class::FloatCmp                2289200      1.07%     57.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                2611603      1.22%     58.89% # Class of executed instruction
system.cpu3.op_class::FloatMult               7020800      3.29%     62.18% # Class of executed instruction
system.cpu3.op_class::FloatDiv                 478001      0.22%     62.40% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                102400      0.05%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     62.45% # Class of executed instruction
system.cpu3.op_class::MemRead                40614686     19.01%     81.46% # Class of executed instruction
system.cpu3.op_class::MemWrite               28052995     13.13%     94.59% # Class of executed instruction
system.cpu3.op_class::IprAccess              11562082      5.41%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 213668415                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1829381                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  608413     49.91%     49.91% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    295      0.02%     49.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      9      0.00%     49.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 610383     50.07%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             1219100                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   608413     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     295      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       9      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  608415     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              1217132                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            238802189000     82.89%     82.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              122205000      0.04%     82.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                7618500      0.00%     82.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            49158647000     17.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        288090659500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.996776                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998386                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      0.00%      0.00% # number of syscalls executed
system.cpu3.kern.syscall::256                  202400     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::257                  404800     66.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                607201                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   10      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                    5      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl               611295     33.42%     33.42% # number of callpals executed
system.cpu3.kern.callpal::rdps                    593      0.03%     33.46% # number of callpals executed
system.cpu3.kern.callpal::rti                  607505     33.21%     66.67% # number of callpals executed
system.cpu3.kern.callpal::callsys              607202     33.20%     99.87% # number of callpals executed
system.cpu3.kern.callpal::rdunique               2403      0.13%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1829013                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           607510                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             607380                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             607380                      
system.cpu3.kern.mode_good::user               607380                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999786                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999893                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      183446273000     58.38%     58.38% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        130804662500     41.62%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       5                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           438449                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          390.469159                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           64100293                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           438449                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           146.197831                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   390.469159                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.762635                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.762635                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        136553805                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       136553805                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     40192337                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       40192337                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     27423576                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      27423576                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          829                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          829                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          942                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          942                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     67615913                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        67615913                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     67615913                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67615913                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       418714                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       418714                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        20580                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        20580                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          172                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           57                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       439294                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        439294                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       439294                       # number of overall misses
system.cpu3.dcache.overall_misses::total       439294                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   5502053500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5502053500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    276984500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    276984500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      2497000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2497000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       456000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       456000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   5779038000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5779038000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   5779038000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5779038000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     40611051                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     40611051                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     27444156                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27444156                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          999                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          999                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     68055207                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     68055207                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     68055207                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68055207                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.010310                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010310                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000750                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000750                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.171828                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.171828                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.057057                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.057057                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.006455                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006455                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.006455                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006455                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 13140.361918                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13140.361918                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13458.916424                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13458.916424                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 14517.441860                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14517.441860                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         8000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 13155.285526                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13155.285526                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 13155.285526                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13155.285526                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23784                       # number of writebacks
system.cpu3.dcache.writebacks::total            23784                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       418714                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       418714                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        20580                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20580                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          172                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          172                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           57                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       439294                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       439294                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       439294                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       439294                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::cpu3.data          310                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          310                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::cpu3.data          310                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          310                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5083339500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5083339500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    256404500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    256404500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      2325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       399000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   5339744000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5339744000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   5339744000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5339744000                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     70408000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     70408000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     70408000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     70408000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000750                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000750                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.171828                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.171828                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.057057                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.057057                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.006455                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006455                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.006455                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006455                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 12140.361918                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12140.361918                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12458.916424                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12458.916424                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 13517.441860                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13517.441860                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         7000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12155.285526                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12155.285526                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12155.285526                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12155.285526                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 227122.580645                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227122.580645                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 227122.580645                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227122.580645                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             7925                       # number of replacements
system.cpu3.icache.tags.tagsinuse          372.448791                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          130565542                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             7925                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         16475.147256                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   372.448791                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.727439                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.727439                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        427345211                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       427345211                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst    213660034                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      213660034                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst    213660034                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       213660034                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst    213660034                       # number of overall hits
system.cpu3.icache.overall_hits::total      213660034                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         8381                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         8381                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         8381                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          8381                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         8381                       # number of overall misses
system.cpu3.icache.overall_misses::total         8381                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    143063000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    143063000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    143063000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    143063000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    143063000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    143063000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst    213668415                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    213668415                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst    213668415                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    213668415                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst    213668415                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    213668415                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17069.920057                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17069.920057                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17069.920057                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17069.920057                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17069.920057                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17069.920057                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         8381                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8381                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         8381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8381                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         8381                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8381                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    134682000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134682000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    134682000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134682000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    134682000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134682000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 16069.920057                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16069.920057                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 16069.920057                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16069.920057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 16069.920057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16069.920057                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  119                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 119                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1272                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1272                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10001                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10001                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2460000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              201000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1510000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2175                       # number of replacements
system.l2.tags.tagsinuse                  3687.328325                       # Cycle average of tags in use
system.l2.tags.total_refs                      197145                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2175                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     90.641379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      797.501887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        93.582701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       455.756156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        30.443691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       404.823773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       567.820583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       663.731798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       212.414885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       461.252850                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.194703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.022847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.111269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.007433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.098834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.138628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.162044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.051859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.112611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.900227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3224                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.940674                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26476692                       # Number of tag accesses
system.l2.tags.data_accesses                 26476692                       # Number of data accesses
system.l2.Writeback_hits::writebacks            72054                       # number of Writeback hits
system.l2.Writeback_hits::total                 72054                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              106                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  128                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                115                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             10798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             19175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             10877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             20207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 61057                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          13009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst           7865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          10296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst           7864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              39034                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data        358409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data        392584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data        438196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data        417605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1606794                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                13009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               369207                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 7865                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               411759                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                10296                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               449073                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 7864                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               437812                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1706885                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               13009                       # number of overall hits
system.l2.overall_hits::cpu0.data              369207                       # number of overall hits
system.l2.overall_hits::cpu1.inst                7865                       # number of overall hits
system.l2.overall_hits::cpu1.data              411759                       # number of overall hits
system.l2.overall_hits::cpu2.inst               10296                       # number of overall hits
system.l2.overall_hits::cpu2.data              449073                       # number of overall hits
system.l2.overall_hits::cpu3.inst                7864                       # number of overall hits
system.l2.overall_hits::cpu3.data              437812                       # number of overall hits
system.l2.overall_hits::total                 1706885                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            690                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                771                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           94                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              121                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1928                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst          558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst          267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         1103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst          517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2445                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2742                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                558                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                799                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                267                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                647                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               2256                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                968                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7115                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               558                       # number of overall misses
system.l2.overall_misses::cpu0.data               799                       # number of overall misses
system.l2.overall_misses::cpu1.inst               267                       # number of overall misses
system.l2.overall_misses::cpu1.data               647                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1103                       # number of overall misses
system.l2.overall_misses::cpu2.data              2256                       # number of overall misses
system.l2.overall_misses::cpu3.inst               517                       # number of overall misses
system.l2.overall_misses::cpu3.data               968                       # number of overall misses
system.l2.overall_misses::total                  7115                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       184000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        92000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       490000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        31000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       122500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     16431500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     11148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data    107404500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     12116500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     147100500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     43020500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst     19114000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst     85582000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     39335000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    187051500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     50223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     42595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data     71631000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     70652500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    235102000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     43020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     66654500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     19114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     53743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     85582000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    179035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     39335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     82769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        569254000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     43020500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     66654500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     19114000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     53743500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     85582000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    179035500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     39335000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     82769000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       569254000                       # number of overall miss cycles
system.l2.Writeback_accesses::writebacks        72054                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             72054                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          796                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              899                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          196                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         11017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         19328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         12296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         20344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             62985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        13567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst         8132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        11399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst         8381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data       358989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data       393078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data       439033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data       418436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1609536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            13567                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           370006                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             8132                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           412406                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            11399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           451329                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             8381                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           438780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1714000                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           13567                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          370006                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            8132                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          412406                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           11399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          451329                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            8381                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          438780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1714000                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.866834                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.756757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857620                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.479592                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.764706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.512712                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.019878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.007916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.115403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.006734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030610                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.041129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.032833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.096763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.061687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.058945                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.001616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.001257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.001906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.001986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001704                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.041129                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.002159                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.032833                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001569                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.096763                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.004999                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.061687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.002206                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004151                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.041129                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.002159                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.032833                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001569                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.096763                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.004999                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.061687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.002206                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004151                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data   132.608696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data         7360                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data  3285.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data         4375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   635.538262                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data   329.787234                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data  7038.461538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1012.396694                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 75029.680365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 72862.745098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 75690.274841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 88441.605839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76296.939834                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 77097.670251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 71588.014981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 77590.208522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 76083.172147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76503.680982                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 86591.379310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 86225.708502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 85580.645161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 85021.058965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85741.064916                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77097.670251                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 83422.403004                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 71588.014981                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 83065.687790                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 77590.208522                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 79359.707447                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 76083.172147                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 85505.165289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80007.589599                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77097.670251                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 83422.403004                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 71588.014981                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 83065.687790                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 77590.208522                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 79359.707447                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 76083.172147                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 85505.165289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80007.589599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  759                       # number of writebacks
system.l2.writebacks::total                       759                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst          151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst          172                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           586                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           52                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst             151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst             176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst             172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 638                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst            151                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst            176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst            172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                638                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          430                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           430                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          690                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           771                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           94                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          121                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1928                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         1016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1859                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data          828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          813                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2690                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          1016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          2247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         1016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         2247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6477                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu0.data          119                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          119                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu0.data          345                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu1.data          303                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu2.data          314                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu3.data          310                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1272                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu0.data          464                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu1.data          303                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu2.data          314                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu3.data          310                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1391                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data     14191500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       513500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       575500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       575000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15855500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      1942000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data       164000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       267500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data       123000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2496500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14241500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      9618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     93214500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     10746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    127820500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     28290500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      6435500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst     69217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     23830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127773500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     43815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     36491500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data     62623000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     61229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    204159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     28290500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     58056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      6435500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     46109500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst     69217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    155837500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     23830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     71976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    459753000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     28290500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     58056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      6435500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     46109500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst     69217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    155837500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     23830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     71976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    459753000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data     25571000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     25571000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data     74290000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data     65269500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data     67618000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data     66767500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    273945000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data     99861000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data     65269500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data     67618000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data     66767500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    299516000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.866834                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.756757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857620                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.479592                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.764706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.512712                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.019878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.007916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.115403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.006734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.029999                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.011190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.089131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.041165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.001591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.001216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.001886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.001943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001671                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.029999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.002135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.011190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.089131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.004979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.041165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.002165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003779                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.029999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.002135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.011190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.089131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.004979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.041165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.002165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003779                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20567.391304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        20540                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20553.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20535.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20564.850843                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20659.574468                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 20576.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20632.231405                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 65029.680365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 62862.745098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 65690.274841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 78441.605839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66296.939834                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 69509.828010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 70719.780220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 68126.968504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 69073.913043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68732.383002                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 76733.800350                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 76342.050209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 75631.642512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 75313.038130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75895.539033                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 69509.828010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 73489.240506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 70719.780220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 73073.692552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 68126.968504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 69353.582555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 69073.913043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 75764.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70982.399259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 69509.828010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 73489.240506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 70719.780220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 73073.692552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 68126.968504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 69353.582555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 69073.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 75764.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70982.399259                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 214882.352941                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 214882.352941                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 215333.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 215410.891089                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 215343.949045                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 215379.032258                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 215365.566038                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data 215217.672414                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data 215410.891089                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data 215343.949045                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data 215379.032258                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 215324.227175                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 119                       # Transaction distribution
system.membus.trans_dist::ReadResp               4668                       # Transaction distribution
system.membus.trans_dist::WriteReq               1272                       # Transaction distribution
system.membus.trans_dist::WriteResp              1272                       # Transaction distribution
system.membus.trans_dist::Writeback               759                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1097                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              995                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            377                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             896                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1929                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       462848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       472849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  472849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              481                       # Total snoops (count)
system.membus.snoop_fanout::samples             11097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   11097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               11097                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2873000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12645000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           38267355                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                119                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1653510                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1272                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1272                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            72813                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1515154                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1119                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           492                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            63707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           63707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1611912                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        31130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1087607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1215550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        27633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1333096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        18071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1291473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5022419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       868288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     24550873                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       520448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27729528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       729536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     29775824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       536384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     29606576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              114317457                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5750                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3432817                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000634                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025163                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                3430642     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   2175      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3432817                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1788011499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20426253                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         556716471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          12285658                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         619740968                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          17143847                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         679255974                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          12658207                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         659320965                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032467                       # Number of seconds simulated
sim_ticks                                 32467486000                       # Number of ticks simulated
final_tick                               2608814485500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               54117105                       # Simulator instruction rate (inst/s)
host_op_rate                                 54117061                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1998745342                       # Simulator tick rate (ticks/s)
host_mem_usage                                 719672                       # Number of bytes of host memory used
host_seconds                                    16.24                       # Real time elapsed on the host
sim_insts                                   879073282                       # Number of instructions simulated
sim_ops                                     879073282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         137216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         605440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         331072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         448256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          41856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         113536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1681600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       137216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       331072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        41856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        512512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       601152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          601152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            2144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            9460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            5173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            7004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9393                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9393                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4226259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          18647579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             72935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             57165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10197032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          13806305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1289167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3496914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51793354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4226259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        72935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10197032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1289167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15785392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18515508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18515508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18515508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4226259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         18647579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            72935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            57165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10197032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         13806305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1289167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3496914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70308862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       26275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9393                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1679872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  601216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1681600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               601152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          466                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              703                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   32467493000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26275                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.150727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.004580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.165100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4972     48.23%     48.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2661     25.81%     74.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          888      8.61%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          462      4.48%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          294      2.85%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          156      1.51%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          138      1.34%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      0.93%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          643      6.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.262787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.547815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.185963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               8      1.41%      1.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             11      1.94%      3.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            69     12.17%     15.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           120     21.16%     36.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            83     14.64%     51.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            67     11.82%     63.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            55      9.70%     72.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            43      7.58%     80.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            31      5.47%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      2.47%     88.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            16      2.82%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            13      2.29%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            7      1.23%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      1.41%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            7      1.23%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.71%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.53%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.18%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.35%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.18%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.35%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.547535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.573993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              442     77.82%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.06%     78.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              103     18.13%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.94%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.35%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.18%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.18%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           568                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    271060000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               763210000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  131240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10326.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29076.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        51.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6019                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     910269.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 53539920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29213250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               127257000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               34091280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          20913004320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          10958880420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         182498806500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           214614792690                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            670.280721                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  28035491000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1084200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3349046000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 52322760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 28549125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               127319400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               31246560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          20913004320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10698532920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         182727186750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           214578161835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            670.166297                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  28058008500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1084200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3324291000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      107292                       # DTB read hits
system.cpu0.dtb.read_misses                       371                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   34062                       # DTB read accesses
system.cpu0.dtb.write_hits                     100401                       # DTB write hits
system.cpu0.dtb.write_misses                      106                       # DTB write misses
system.cpu0.dtb.write_acv                           5                       # DTB write access violations
system.cpu0.dtb.write_accesses                  15516                       # DTB write accesses
system.cpu0.dtb.data_hits                      207693                       # DTB hits
system.cpu0.dtb.data_misses                       477                       # DTB misses
system.cpu0.dtb.data_acv                            5                       # DTB access violations
system.cpu0.dtb.data_accesses                   49578                       # DTB accesses
system.cpu0.itb.fetch_hits                     171826                       # ITB hits
system.cpu0.itb.fetch_misses                      152                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 171978                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        65271180                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     565184                       # Number of instructions committed
system.cpu0.committedOps                       565184                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               543155                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu0.num_func_calls                      16901                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        55593                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      543155                       # number of integer instructions
system.cpu0.num_fp_insts                         3618                       # number of float instructions
system.cpu0.num_int_register_reads             767326                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            380028                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       208845                       # number of memory refs
system.cpu0.num_load_insts                     108137                       # Number of load instructions
system.cpu0.num_store_insts                    100708                       # Number of store instructions
system.cpu0.num_idle_cycles              61521474.486083                       # Number of idle cycles
system.cpu0.num_busy_cycles              3749705.513917                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.057448                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.942552                       # Percentage of idle cycles
system.cpu0.Branches                            77190                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                10309      1.82%      1.82% # Class of executed instruction
system.cpu0.op_class::IntAlu                   327648     57.92%     59.74% # Class of executed instruction
system.cpu0.op_class::IntMult                     762      0.13%     59.88% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     59.88% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1172      0.21%     60.09% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.09% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.09% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.09% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.04%     60.13% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.13% # Class of executed instruction
system.cpu0.op_class::MemRead                  112046     19.81%     79.93% # Class of executed instruction
system.cpu0.op_class::MemWrite                 100841     17.83%     97.76% # Class of executed instruction
system.cpu0.op_class::IprAccess                 12661      2.24%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    565666                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2112                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     507     38.01%     38.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.22%     38.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     33      2.47%     40.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     40.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    790     59.22%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1334                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      505     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.29%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      33      3.15%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.10%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     504     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1046                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             32341724000     99.11%     99.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2864500      0.01%     99.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               14413500      0.04%     99.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1176500      0.00%     99.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              273335500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         32633514000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996055                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.637975                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.784108                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.21%      0.21% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      3.68%      3.89% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1161     80.57%     84.46% # number of callpals executed
system.cpu0.kern.callpal::rdps                     70      4.86%     89.31% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.07%     89.38% # number of callpals executed
system.cpu0.kern.callpal::rti                     136      9.44%     98.82% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.04%     99.86% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.14%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1441                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              188                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.510638                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.677193                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       32960021500     98.85%     98.85% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           384165500      1.15%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12929                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          435.651696                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           46151121                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13441                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          3433.607693                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2607280129500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   435.651696                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.850882                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.850882                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           428713                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          428713                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        99758                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          99758                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        91575                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         91575                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1554                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1554                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1551                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1551                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       191333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          191333                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       191333                       # number of overall hits
system.cpu0.dcache.overall_hits::total         191333                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         5993                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5993                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         7115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7115                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          176                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           77                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        13108                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13108                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        13108                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13108                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    303512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    303512500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    485502500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    485502500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      5769500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5769500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1316500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1316500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        63000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        63000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    789015000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    789015000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    789015000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    789015000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       105751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       105751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        98690                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        98690                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       204441                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       204441                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       204441                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       204441                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.056671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.056671                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.072094                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.072094                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.101734                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.101734                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.047297                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047297                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.064116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.064116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064116                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 50644.501919                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50644.501919                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 68236.472242                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68236.472242                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 32781.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32781.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 17097.402597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17097.402597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 60193.393348                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60193.393348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 60193.393348                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60193.393348                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8525                       # number of writebacks
system.cpu0.dcache.writebacks::total             8525                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         5993                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5993                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7115                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          176                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          176                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           77                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        13108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        13108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        13108                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        13108                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data          141                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          141                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data          426                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          426                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    297519500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    297519500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    478387500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    478387500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      5593500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5593500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1242500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1242500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    775907000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    775907000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    775907000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    775907000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data     64842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data     32051500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     32051500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data     96894000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     96894000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.056671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.056671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.072094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.072094                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.101734                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.101734                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.047297                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047297                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.064116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.064116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064116                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 49644.501919                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49644.501919                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 67236.472242                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67236.472242                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 31781.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31781.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 16136.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16136.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59193.393348                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59193.393348                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59193.393348                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59193.393348                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 227517.543860                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227517.543860                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 227315.602837                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227315.602837                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 227450.704225                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 227450.704225                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4997                       # number of replacements
system.cpu0.icache.tags.tagsinuse          459.791501                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           88290338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5508                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16029.473130                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     2607493616500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   459.791501                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.898030                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.898030                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1136395                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1136395                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       560606                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         560606                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       560606                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          560606                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       560606                       # number of overall hits
system.cpu0.icache.overall_hits::total         560606                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         5061                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5061                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         5061                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5061                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         5061                       # number of overall misses
system.cpu0.icache.overall_misses::total         5061                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    216526000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    216526000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    216526000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    216526000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    216526000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    216526000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       565667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       565667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       565667                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       565667                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       565667                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       565667                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008947                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008947                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008947                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008947                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008947                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008947                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 42783.244418                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42783.244418                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 42783.244418                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42783.244418                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 42783.244418                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42783.244418                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         5061                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         5061                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         5061                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         5061                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         5061                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         5061                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    211465000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    211465000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    211465000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    211465000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    211465000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    211465000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.008947                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008947                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.008947                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008947                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.008947                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008947                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 41783.244418                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41783.244418                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 41783.244418                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41783.244418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 41783.244418                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41783.244418                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       10208                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                       5621                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                       15829                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                       6991                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                   6991                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        64448290                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                      45252                       # Number of instructions committed
system.cpu1.committedOps                        45252                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                43104                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                       1940                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts         3037                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                       43104                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads              58308                       # number of times the integer registers were read
system.cpu1.num_int_register_writes             34137                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        15863                       # number of memory refs
system.cpu1.num_load_insts                      10208                       # Number of load instructions
system.cpu1.num_store_insts                      5655                       # Number of store instructions
system.cpu1.num_idle_cycles              64293003.646680                       # Number of idle cycles
system.cpu1.num_busy_cycles              155286.353320                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.002409                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.997591                       # Percentage of idle cycles
system.cpu1.Branches                             5981                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  295      0.65%      0.65% # Class of executed instruction
system.cpu1.op_class::IntAlu                    26321     58.17%     58.82% # Class of executed instruction
system.cpu1.op_class::IntMult                     167      0.37%     59.19% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     59.19% # Class of executed instruction
system.cpu1.op_class::MemRead                   10440     23.07%     82.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                   5655     12.50%     94.75% # Class of executed instruction
system.cpu1.op_class::IprAccess                  2374      5.25%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                     45252                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       583                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     138     26.69%     26.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     33      6.38%     33.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.19%     33.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    345     66.73%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 517                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      138     44.66%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      33     10.68%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.32%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     137     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  309                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             32157838000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               12377000      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1908500      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               52021500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         32224145000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397101                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.597679                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  449     81.79%     81.79% # number of callpals executed
system.cpu1.kern.callpal::rdps                     66     12.02%     93.81% # number of callpals executed
system.cpu1.kern.callpal::rti                      34      6.19%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   549                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 34                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements               99                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          403.163677                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7335957                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         16194.165563                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   403.163677                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.787429                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.787429                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            31747                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           31747                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         9952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           9952                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         5449                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          5449                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          109                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          104                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          104                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        15401                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           15401                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        15401                       # number of overall hits
system.cpu1.dcache.overall_hits::total          15401                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          138                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           22                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            9                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           11                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          160                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           160                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          160                       # number of overall misses
system.cpu1.dcache.overall_misses::total          160                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2932000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2932000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1300000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1300000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       262000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       262000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       158000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       158000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4232000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4232000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4232000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4232000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        10090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        10090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         5471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         5471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        15561                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        15561                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        15561                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        15561                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013677                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013677                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.004021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004021                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.076271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.076271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.095652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.095652                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.010282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.010282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010282                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 21246.376812                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21246.376812                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59090.909091                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59090.909091                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 29111.111111                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29111.111111                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14363.636364                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14363.636364                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data        26450                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total        26450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data        26450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total        26450                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu1.dcache.writebacks::total               10                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           22                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            9                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           11                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          160                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          160                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          160                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data           34                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           34                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data           34                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           34                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      2794000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2794000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1278000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1278000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       147000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       147000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      4072000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      4072000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      4072000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      4072000                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      7758500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      7758500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      7758500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7758500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.004021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.076271                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.076271                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.095652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.095652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010282                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010282                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010282                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010282                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20246.376812                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20246.376812                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 58090.909091                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58090.909091                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28111.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28111.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13363.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13363.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data        25450                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total        25450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data        25450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total        25450                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 228191.176471                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 228191.176471                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 228191.176471                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 228191.176471                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              126                       # number of replacements
system.cpu1.icache.tags.tagsinuse          432.065286                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           91647560                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              559                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         163949.123435                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   432.065286                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.843878                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.843878                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            90641                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           90641                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        45115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          45115                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        45115                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           45115                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        45115                       # number of overall hits
system.cpu1.icache.overall_hits::total          45115                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          137                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          137                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          137                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           137                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          137                       # number of overall misses
system.cpu1.icache.overall_misses::total          137                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5056000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5056000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5056000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5056000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5056000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5056000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        45252                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        45252                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        45252                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        45252                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        45252                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        45252                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.003027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.003027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 36905.109489                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36905.109489                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 36905.109489                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36905.109489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 36905.109489                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36905.109489                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          137                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          137                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          137                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          137                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          137                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4919000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4919000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4919000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4919000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4919000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4919000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.003027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.003027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 35905.109489                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35905.109489                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 35905.109489                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35905.109489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 35905.109489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35905.109489                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     3413931                       # DTB read hits
system.cpu2.dtb.read_misses                       248                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 3324552                       # DTB read accesses
system.cpu2.dtb.write_hits                    1931470                       # DTB write hits
system.cpu2.dtb.write_misses                       27                       # DTB write misses
system.cpu2.dtb.write_acv                          12                       # DTB write access violations
system.cpu2.dtb.write_accesses                1861450                       # DTB write accesses
system.cpu2.dtb.data_hits                     5345401                       # DTB hits
system.cpu2.dtb.data_misses                       275                       # DTB misses
system.cpu2.dtb.data_acv                           12                       # DTB access violations
system.cpu2.dtb.data_accesses                 5186002                       # DTB accesses
system.cpu2.itb.fetch_hits                   22854190                       # ITB hits
system.cpu2.itb.fetch_misses                      257                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               22854447                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        64108886                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   23343081                       # Number of instructions committed
system.cpu2.committedOps                     23343081                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             22773045                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 66508                       # Number of float alu accesses
system.cpu2.num_func_calls                     544672                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2010956                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    22773045                       # number of integer instructions
system.cpu2.num_fp_insts                        66508                       # number of float instructions
system.cpu2.num_int_register_reads           35667025                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          18577555                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               61969                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes              29123                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      5374729                       # number of memory refs
system.cpu2.num_load_insts                    3443125                       # Number of load instructions
system.cpu2.num_store_insts                   1931604                       # Number of store instructions
system.cpu2.num_idle_cycles              3565207.906492                       # Number of idle cycles
system.cpu2.num_busy_cycles              60543678.093508                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.944388                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.055612                       # Percentage of idle cycles
system.cpu2.Branches                          2806872                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               267367      1.15%      1.15% # Class of executed instruction
system.cpu2.op_class::IntAlu                 17454017     74.77%     75.92% # Class of executed instruction
system.cpu2.op_class::IntMult                  169178      0.72%     76.64% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     76.64% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  12459      0.05%     76.69% # Class of executed instruction
system.cpu2.op_class::FloatCmp                   4097      0.02%     76.71% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   8194      0.04%     76.75% # Class of executed instruction
system.cpu2.op_class::FloatMult                     1      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     15      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.75% # Class of executed instruction
system.cpu2.op_class::MemRead                 3455256     14.80%     91.55% # Class of executed instruction
system.cpu2.op_class::MemWrite                1931935      8.28%     99.83% # Class of executed instruction
system.cpu2.op_class::IprAccess                 40849      0.17%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  23343368                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     31175                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     619     36.98%     36.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.24%     37.22% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     33      1.97%     39.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.06%     39.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1017     60.75%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1674                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      619     48.55%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.31%     48.86% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      33      2.59%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.08%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     618     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1275                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             31633412000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                3604500      0.01%     98.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               16579500      0.05%     98.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2021000      0.01%     98.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              399543000      1.25%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         32055160000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.607670                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.761649                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.78%      2.78% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.78%      5.56% # number of syscalls executed
system.cpu2.kern.syscall::4                        26     72.22%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.78%     80.56% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.78%     86.11% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.78%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      5.56%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      5.56%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   20      0.07%      0.07% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1537      5.02%      5.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                    130      0.42%      5.52% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      5.53% # number of callpals executed
system.cpu2.kern.callpal::rti                      99      0.32%      5.85% # number of callpals executed
system.cpu2.kern.callpal::callsys                  46      0.15%      6.00% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.02%      6.02% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28752     93.98%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 30593                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              120                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 90                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 91                      
system.cpu2.kern.mode_good::user                   90                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.758333                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.861905                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1698825000      5.54%      5.54% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         28939639000     94.46%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            14689                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.087027                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           31878378                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            15145                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2104.878046                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2579102755500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   508.087027                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.992357                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992357                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10763271                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10763271                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3422704                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3422704                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1916359                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1916359                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         9949                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9949                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        10210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10210                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5339063                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5339063                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5339063                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5339063                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         9864                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9864                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4751                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4751                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          316                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          316                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           36                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        14615                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14615                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        14615                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14615                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    373758500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    373758500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    294404500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    294404500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     12077500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12077500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       325500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       325500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    668163000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    668163000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    668163000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    668163000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3432568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3432568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1921110                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1921110                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        10265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        10246                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10246                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      5353678                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5353678                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      5353678                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5353678                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002874                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002874                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002473                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002473                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.030784                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.030784                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.003514                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.003514                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002730                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002730                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002730                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002730                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 37891.169911                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37891.169911                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 61966.849084                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61966.849084                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 38219.936709                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38219.936709                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  9041.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9041.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 45717.618885                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45717.618885                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 45717.618885                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45717.618885                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7846                       # number of writebacks
system.cpu2.dcache.writebacks::total             7846                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         9864                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         9864                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         4751                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4751                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          316                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          316                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           36                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           36                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        14615                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        14615                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        14615                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        14615                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::cpu2.data           44                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           44                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::cpu2.data          110                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          110                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::cpu2.data          154                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          154                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    363894500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    363894500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    289653500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    289653500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     11761500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     11761500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       289500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       289500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    653548000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    653548000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    653548000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    653548000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data      7472500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      7472500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     20677000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     20677000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     28149500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     28149500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.002473                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.030784                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030784                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.003514                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.003514                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.002730                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002730                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.002730                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002730                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 36891.169911                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36891.169911                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 60966.849084                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60966.849084                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 37219.936709                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37219.936709                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  8041.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8041.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 44717.618885                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44717.618885                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 44717.618885                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44717.618885                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 169829.545455                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169829.545455                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 187972.727273                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 187972.727273                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 182788.961039                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 182788.961039                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            74405                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.986717                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           96784900                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            74917                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1291.895031                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2576372246500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.986717                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999974                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         46761152                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        46761152                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     23268949                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23268949                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     23268949                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23268949                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     23268949                       # number of overall hits
system.cpu2.icache.overall_hits::total       23268949                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        74418                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        74418                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        74418                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         74418                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        74418                       # number of overall misses
system.cpu2.icache.overall_misses::total        74418                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1324848500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1324848500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1324848500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1324848500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1324848500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1324848500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     23343367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23343367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     23343367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23343367                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     23343367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23343367                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.003188                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003188                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.003188                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003188                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003188                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003188                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 17802.796366                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17802.796366                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 17802.796366                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17802.796366                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 17802.796366                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17802.796366                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        74418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        74418                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        74418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        74418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        74418                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        74418                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1250430500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1250430500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1250430500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1250430500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1250430500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1250430500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.003188                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003188                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.003188                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003188                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.003188                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003188                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 16802.796366                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16802.796366                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 16802.796366                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16802.796366                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 16802.796366                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16802.796366                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                       38105                       # DTB read hits
system.cpu3.dtb.read_misses                       327                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                    1826                       # DTB read accesses
system.cpu3.dtb.write_hits                      22827                       # DTB write hits
system.cpu3.dtb.write_misses                       38                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                    875                       # DTB write accesses
system.cpu3.dtb.data_hits                       60932                       # DTB hits
system.cpu3.dtb.data_misses                       365                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                    2701                       # DTB accesses
system.cpu3.itb.fetch_hits                      30234                       # ITB hits
system.cpu3.itb.fetch_misses                      125                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                  30359                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        64448188                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     192414                       # Number of instructions committed
system.cpu3.committedOps                       192414                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               184883                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   296                       # Number of float alu accesses
system.cpu3.num_func_calls                       4737                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        20276                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      184883                       # number of integer instructions
system.cpu3.num_fp_insts                          296                       # number of float instructions
system.cpu3.num_int_register_reads             246960                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            140312                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu3.num_mem_refs                        62074                       # number of memory refs
system.cpu3.num_load_insts                      38990                       # Number of load instructions
system.cpu3.num_store_insts                     23084                       # Number of store instructions
system.cpu3.num_idle_cycles              63443257.347840                       # Number of idle cycles
system.cpu3.num_busy_cycles              1004930.652160                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.015593                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.984407                       # Percentage of idle cycles
system.cpu3.Branches                            27064                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 3117      1.62%      1.62% # Class of executed instruction
system.cpu3.op_class::IntAlu                   117181     60.78%     62.40% # Class of executed instruction
system.cpu3.op_class::IntMult                     262      0.14%     62.53% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.53% # Class of executed instruction
system.cpu3.op_class::FloatAdd                     24      0.01%     62.54% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.54% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     62.54% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     62.54% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     62.55% # Class of executed instruction
system.cpu3.op_class::MemRead                   40315     20.91%     83.46% # Class of executed instruction
system.cpu3.op_class::MemWrite                  23097     11.98%     95.44% # Class of executed instruction
system.cpu3.op_class::IprAccess                  8801      4.56%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    192800                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1382                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     238     32.65%     32.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     33      4.53%     37.17% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.41%     37.59% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    455     62.41%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 729                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      238     46.58%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      33      6.46%     53.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.59%     53.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     237     46.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  511                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             32103398000     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               12686000      0.04%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4185500      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              103824500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         32224094000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.520879                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.700960                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      6.94%      7.06% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.60%      7.66% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  592     70.81%     78.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                     67      8.01%     86.48% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     12.20%     98.68% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.08%     99.76% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.24%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   836                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              160                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.418750                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.590308                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       31131811500     99.88%     99.88% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38818500      0.12%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             3012                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          401.902423                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3573214                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3332                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1072.393157                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2606883912500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   401.902423                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.784966                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.784966                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           126325                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          126325                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        35837                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          35837                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        21180                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         21180                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          606                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          606                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          614                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          614                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data        57017                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           57017                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        57017                       # number of overall hits
system.cpu3.dcache.overall_hits::total          57017                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         2155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2155                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1062                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1062                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data           53                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           38                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         3217                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3217                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         3217                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3217                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     87555000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     87555000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     87355500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     87355500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      2254500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2254500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       295000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       295000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        59500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        59500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    174910500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    174910500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    174910500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    174910500                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        37992                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        37992                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        22242                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        22242                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        60234                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        60234                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        60234                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        60234                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.056722                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.056722                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.047748                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047748                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.080425                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.080425                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.058282                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.058282                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.053408                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053408                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.053408                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053408                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 40628.770302                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40628.770302                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 82255.649718                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82255.649718                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 42537.735849                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 42537.735849                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  7763.157895                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7763.157895                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 54370.686975                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54370.686975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 54370.686975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54370.686975                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1466                       # number of writebacks
system.cpu3.dcache.writebacks::total             1466                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2155                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1062                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1062                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           53                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           38                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3217                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3217                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::cpu3.data           36                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           36                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::cpu3.data           36                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     85400000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     85400000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     86293500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     86293500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      2201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       262000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       262000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        54500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        54500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    171693500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    171693500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    171693500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    171693500                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data      8149000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      8149000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data      8149000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      8149000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.056722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.056722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.047748                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047748                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.080425                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.080425                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.058282                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.058282                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.053408                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053408                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.053408                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053408                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 39628.770302                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39628.770302                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 81255.649718                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81255.649718                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 41537.735849                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41537.735849                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  6894.736842                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6894.736842                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 53370.686975                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 53370.686975                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 53370.686975                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 53370.686975                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 226361.111111                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226361.111111                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 226361.111111                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 226361.111111                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1521                       # number of replacements
system.cpu3.icache.tags.tagsinuse          463.875367                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           83285722                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2026                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         41108.451135                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   463.875367                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.906007                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.906007                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           387170                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          387170                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       191230                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         191230                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       191230                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          191230                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       191230                       # number of overall hits
system.cpu3.icache.overall_hits::total         191230                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1570                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1570                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1570                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1570                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1570                       # number of overall misses
system.cpu3.icache.overall_misses::total         1570                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     71089000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     71089000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     71089000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     71089000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     71089000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     71089000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       192800                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       192800                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       192800                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       192800                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       192800                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       192800                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.008143                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008143                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.008143                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008143                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 45279.617834                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45279.617834                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 45279.617834                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45279.617834                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 45279.617834                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45279.617834                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1570                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1570                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1570                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1570                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1570                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1570                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     69519000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     69519000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     69519000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     69519000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     69519000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     69519000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.008143                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.008143                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.008143                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.008143                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.008143                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.008143                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 44279.617834                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44279.617834                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 44279.617834                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44279.617834                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 44279.617834                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44279.617834                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 577                       # Transaction distribution
system.iobus.trans_dist::WriteResp                577                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1838                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    18254                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               307000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1339940                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              979000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              264000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  244                       # number of replacements
system.iocache.tags.tagsinuse               15.926170                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2576496929000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.926170                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.995386                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.995386                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       499996                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       499996                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide     30268944                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     30268944                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       499996                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       499996                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       499996                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       499996                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       124999                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       124999                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118238.062500                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118238.062500                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       124999                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       124999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       124999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       124999                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide          256                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          256                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            4                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            4                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       299996                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       299996                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide     17468944                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     17468944                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       299996                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       299996                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       299996                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       299996                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        74999                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        74999                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68238.062500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68238.062500                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        74999                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        74999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        74999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        74999                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26306                       # number of replacements
system.l2.tags.tagsinuse                  3949.189684                       # Cycle average of tags in use
system.l2.tags.total_refs                     3205971                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30217                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    106.098256                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      962.693413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       146.465488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       123.655603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        39.875338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        36.450408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1728.875553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       722.037239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       101.756148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        87.380494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.235033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.035758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.030189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.009735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.008899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.422089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.176279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.024843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.021333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964158                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2892                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.954834                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1749644                       # Number of tag accesses
system.l2.tags.data_accesses                  1749644                       # Number of data accesses
system.l2.Writeback_hits::writebacks            17847                       # number of Writeback hits
system.l2.Writeback_hits::total                 17847                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1864                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst           2875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          69203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst            857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73031                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          2697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data            80                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          6263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          1194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10234                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                 2875                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3350                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   81                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                69203                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 7410                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                  857                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1257                       # number of demand (read+write) hits
system.l2.demand_hits::total                    85129                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                2875                       # number of overall hits
system.l2.overall_hits::cpu0.data                3350                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  96                       # number of overall hits
system.l2.overall_hits::cpu1.data                  81                       # number of overall hits
system.l2.overall_hits::cpu2.inst               69203                       # number of overall hits
system.l2.overall_hits::cpu2.data                7410                       # number of overall hits
system.l2.overall_hits::cpu3.inst                 857                       # number of overall hits
system.l2.overall_hits::cpu3.data                1257                       # number of overall hits
system.l2.overall_hits::total                   85129                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                156                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            6125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            3544                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10634                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         2186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         5215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst          713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8155                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         3343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data         3507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7739                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               2186                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               9468                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               5215                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               7051                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                713                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1822                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26528                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              2186                       # number of overall misses
system.l2.overall_misses::cpu0.data              9468                       # number of overall misses
system.l2.overall_misses::cpu1.inst                41                       # number of overall misses
system.l2.overall_misses::cpu1.data                32                       # number of overall misses
system.l2.overall_misses::cpu2.inst              5215                       # number of overall misses
system.l2.overall_misses::cpu2.data              7051                       # number of overall misses
system.l2.overall_misses::cpu3.inst               713                       # number of overall misses
system.l2.overall_misses::cpu3.data              1822                       # number of overall misses
system.l2.overall_misses::total                 26528                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       278000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       183000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       491500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       152500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    456858500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       977500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data    269872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     83563000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     811271000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    173626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      3701000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst    412032500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     58101500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    647461000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    264876500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      1784000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data    293835500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     71383500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    631879500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    173626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    721735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      2761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    412032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    563707500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     58101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    154946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2090611500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    173626000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    721735000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3701000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      2761500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    412032500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    563707500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     58101500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    154946500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2090611500                       # number of overall miss cycles
system.l2.Writeback_accesses::writebacks        17847                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17847                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              169                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          4691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst         5061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst          137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        74418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst         1570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          81186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         6040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         9770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         2062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst             5061                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            12818                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              137                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              113                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            74418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            14461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1570                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             3079                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               111657                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst            5061                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           12818                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             137                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             113                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           74418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           14461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1570                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            3079                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              111657                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.944000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.812500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.923077                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.918919                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.796610                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.903659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.916667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.755489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.938053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850856                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.431930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.299270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.070077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.454140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.100448                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.553477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.207921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.358956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.420951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.430590                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.431930                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.738649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.299270                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.283186                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.070077                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.487587                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.454140                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.591751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237585                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.431930                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.738649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.299270                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.283186                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.070077                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.487587                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.454140                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.591751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237585                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  2355.932203                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data 10764.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3150.641026                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  1794.117647                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data        18300                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3244.680851                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74589.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 88863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 76148.984199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 87592.243187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76290.295279                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 79426.349497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 90268.292683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 79009.108341                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 81488.779804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79394.359289                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 79233.173796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 84952.380952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 83785.429142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 82239.055300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81648.727226                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 79426.349497                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 76228.876215                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 90268.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 86296.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 79009.108341                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 79947.170614                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 81488.779804                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 85041.986828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78807.731454                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 79426.349497                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 76228.876215                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 90268.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 86296.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 79009.108341                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 79947.170614                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 81488.779804                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 85041.986828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78807.731454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9153                       # number of writebacks
system.l2.writebacks::total                      9153                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           147                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           91                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 238                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                238                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1109                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1109                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           156                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         6125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         3544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10634                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         2144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         5173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst          654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8008                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         3339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data         3470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7648                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          2144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          9464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          5173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          7014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         2144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         9464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         5173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         7014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26290                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::cpu2.data           44                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          329                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu0.data          141                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu1.data           34                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu2.data          110                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu3.data           36                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          321                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu0.data          426                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu1.data           34                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu2.data          154                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu3.data           36                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          650                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      2425500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       164000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       349000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       268500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3207000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data       703500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       103000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       970500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    395608500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       867500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data    234432000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     74023000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    704931000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    149398000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      3041500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst    357331500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     46967000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    556738000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data    231175000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      1375500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data    256526500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     60350500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    549427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    149398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    626783500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3041500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      2243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst    357331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    490958500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     46967000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    134373500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1811096500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    149398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    626783500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3041500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      2243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst    357331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    490958500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     46967000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    134373500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1811096500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data     61277000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu2.data      6922500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     68199500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data     30365500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data      7334500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data     19411000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data      7733000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     64844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data     91642500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data      7334500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data     26333500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data      7733000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    133043500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.944000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.918919                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.796610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.903659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.755489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.938053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.423632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.270073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.069513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.416561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.098638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.552815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.178218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.355169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.398157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.425527                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.423632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.738337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.270073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.256637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.069513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.485029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.416561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.576486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.235453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.423632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.738337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.270073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.256637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.069513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.485029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.416561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.576486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.235453                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20555.084746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20529.411765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20653.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20557.692308                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20691.176471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20648.936170                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 64589.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 78863.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 66148.984199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 77592.243187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66290.295279                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 69681.902985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 82202.702703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 69076.261357                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 71814.984709                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69522.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 69234.800839                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 76416.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 73926.945245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 73508.526188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71839.369770                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 69681.902985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66228.180473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 82202.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 77344.827586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 69076.261357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 69996.934702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 71814.984709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 75703.380282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68889.178395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 69681.902985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66228.180473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 82202.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 77344.827586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 69076.261357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 69996.934702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 71814.984709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 75703.380282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68889.178395                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 215007.017544                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 157329.545455                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 207293.313070                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 215358.156028                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 215720.588235                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 176463.636364                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 214805.555556                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 202006.230530                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data 215123.239437                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data 215720.588235                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data 170996.753247                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data 214805.555556                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 204682.307692                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 329                       # Transaction distribution
system.membus.trans_dist::ReadResp              15989                       # Transaction distribution
system.membus.trans_dist::WriteReq                321                       # Transaction distribution
system.membus.trans_dist::WriteResp               321                       # Transaction distribution
system.membus.trans_dist::Writeback              9393                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13867                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              254                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            142                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             210                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10651                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15660                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        76208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        77508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1838                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2267392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2269230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2284590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              222                       # Total snoops (count)
system.membus.snoop_fanout::samples             50877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   50877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               50877                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1135500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            87814548                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             473802                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          141699291                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                329                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            100219                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               321                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              321                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            27240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             260                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           154                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            414                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12690                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12690                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         81186                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18708                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          256                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       219313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        42379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         9010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                328144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       323904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1366679                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         8144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4762752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1428199                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       100480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       291168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8290094                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27927                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           252240                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.106288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308206                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 225430     89.37%     89.37% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  26810     10.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             252240                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          130722500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7612438                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20154490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            207494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            267995                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         111647946                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          22502441                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2384921                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4932447                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
