<profile>

<section name = "Vitis HLS Report for 'KAN'" level="0">
<item name = "Date">Fri May 30 12:14:54 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">KAN</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 1.852 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 3.000 ns, 3.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, 12, 16, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lut_0_0_0_U">lut_0_0_0_RAM_1P_LUTRAM_1R1W, 0, 4, 5, 0, 64, 4, 1, 256</column>
<column name="lut_0_0_1_U">lut_0_0_1_RAM_1P_LUTRAM_1R1W, 0, 2, 3, 0, 64, 2, 1, 128</column>
<column name="lut_0_0_2_U">lut_0_0_2_RAM_1P_LUTRAM_1R1W, 0, 4, 5, 0, 64, 3, 1, 192</column>
<column name="lut_0_0_3_U">lut_0_0_3_RAM_1P_LUTRAM_1R1W, 0, 2, 3, 0, 64, 2, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln22_1_fu_185_p2">+, 0, 0, 10, 5, 5</column>
<column name="add_ln22_2_fu_191_p2">+, 0, 0, 10, 5, 5</column>
<column name="add_ln22_fu_171_p2">+, 0, 0, 12, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln6_fu_135_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, KAN, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, KAN, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, KAN, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, KAN, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, KAN, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, KAN, return value</column>
<column name="input_0">in, 8, ap_none, input_0, pointer</column>
<column name="input_1">in, 8, ap_none, input_1, pointer</column>
<column name="input_2">in, 8, ap_none, input_2, pointer</column>
<column name="input_3">in, 8, ap_none, input_3, pointer</column>
<column name="output_r">out, 8, ap_none, output_r, pointer</column>
</table>
</item>
</section>
</profile>
