

================================================================
== Vitis HLS Report for 'conv2_Pipeline_BW8'
================================================================
* Date:           Sat Nov  4 22:06:26 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.350 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem455 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul453 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 6 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln67_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln67_1"   --->   Operation 7 'read' 'add_ln67_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul453"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem455"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_5 = load i8 %w" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 12 'load' 'w_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln65 = icmp_eq  i8 %w_5, i8 255" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 14 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln65 = add i8 %w_5, i8 1" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 15 'add' 'add_ln65' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc.2.i.i.split, void %for.inc13.2.i.i.exitStub" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 16 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_urem455_load_1 = load i8 %phi_urem455" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 17 'load' 'phi_urem455_load_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul453_load = load i17 %phi_mul453" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 18 'load' 'phi_mul453_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 20 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %phi_urem455_load_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 21 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln67 = add i10 %add_ln67_1_read, i10 %zext_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 22 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i10 %add_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 23 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_33 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln67_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 24 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_34 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln67_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 25 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_35 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln67_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 26 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln65_1 = add i17 %phi_mul453_load, i17 386" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 27 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %phi_mul453_load, i32 15, i32 16" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 28 'partselect' 'trunc_ln65_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.73ns)   --->   "%switch_ln67 = switch i2 %trunc_ln65_2, void %arrayidx1223.2.i.i.case.2, i2 0, void %arrayidx1223.2.i.i.case.0, i2 1, void %arrayidx1223.2.i.i.case.1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 29 'switch' 'switch_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.73>
ST_2 : Operation 30 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_34" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 30 'store' 'store_ln67' <Predicate = (!icmp_ln65 & trunc_ln65_2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx1223.2.i.i.exit" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 31 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln65_2 == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_33" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 32 'store' 'store_ln67' <Predicate = (!icmp_ln65 & trunc_ln65_2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx1223.2.i.i.exit" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 33 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln65_2 == 0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_35" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 34 'store' 'store_ln67' <Predicate = (!icmp_ln65 & trunc_ln65_2 != 0 & trunc_ln65_2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx1223.2.i.i.exit" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 35 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln65_2 != 0 & trunc_ln65_2 != 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_urem455_load = load i8 %phi_urem455" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 36 'load' 'phi_urem455_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln65_2 = add i8 %phi_urem455_load, i8 1" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 37 'add' 'add_ln65_2' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%icmp_ln65_1 = icmp_ult  i8 %add_ln65_2, i8 85" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 38 'icmp' 'icmp_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln65 = select i1 %icmp_ln65_1, i8 %add_ln65_2, i8 0" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 39 'select' 'select_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln65 = store i8 %add_ln65, i8 %w" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 40 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln65 = store i17 %add_ln65_1, i17 %phi_mul453" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 41 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln65 = store i8 %select_ln65, i8 %phi_urem455" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 42 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc.2.i.i" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 43 'br' 'br_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('w') [7]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'w' [9]  (0.427 ns)

 <State 2>: 2.350ns
The critical path consists of the following:
	'load' operation ('phi_urem455_load', src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55) on local variable 'phi_urem455' [43]  (0.000 ns)
	'add' operation ('add_ln65_2', src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55) [44]  (0.765 ns)
	'icmp' operation ('icmp_ln65_1', src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55) [45]  (0.765 ns)
	'select' operation ('select_ln65', src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55) [46]  (0.393 ns)
	'store' operation ('store_ln65', src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55) of variable 'select_ln65', src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55 on local variable 'phi_urem455' [49]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
