Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : div
Version: K-2015.06-SP5-5
Date   : Sun Apr 17 16:04:33 2022
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: inst_start (input port)
  Endpoint: U1/U_COUNT/U2_1
            (rising edge-triggered flip-flop)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  inst_start (in)                          0.00       0.00 f
  U1/start (div_DW_div_seq_0)              0.00       0.00 f
  U1/U122/Y (INVX1)                        0.16       0.16 r
  U1/U144/Y (OAI21X1)                      0.10       0.26 f
  U1/U69/Y (AND2X1)                        0.05       0.31 f
  U1/U150/Y (XOR2X1)                       0.05       0.36 r
  U1/U76/Y (AND2X1)                        0.04       0.41 r
  U1/U77/Y (INVX1)                         0.02       0.43 f
  U1/U148/Y (NOR3X1)                       0.02       0.45 r
  U1/U_COUNT/U2_1/D (DFFSR)                0.00       0.45 r
  data arrival time                                   0.45

  max_delay                                5.00       5.00
  library setup time                      -0.09       4.91
  data required time                                  4.91
  -----------------------------------------------------------
  data required time                                  4.91
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         4.46


1
