\doxysubsubsubsection{RCC\+\_\+\+AHB\+\_\+\+Clock\+\_\+\+Source}
\hypertarget{group__RCC__AHB__Clock__Source}{}\label{group__RCC__AHB__Clock__Source}\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
Collaboration diagram for RCC\+\_\+\+AHB\+\_\+\+Clock\+\_\+\+Source\+:
% FIG 0
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_gadc3ac37d90c2082d640e5948fac0878f}\label{group__RCC__AHB__Clock__Source_gadc3ac37d90c2082d640e5948fac0878f} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_gacadd82156776154a07d128b454fc69fd}\label{group__RCC__AHB__Clock__Source_gacadd82156776154a07d128b454fc69fd} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_ga458f8ae63164e878930dbebd7643f087}\label{group__RCC__AHB__Clock__Source_ga458f8ae63164e878930dbebd7643f087} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_gade72fe3aca89f3e8c4fe8692ea217912}\label{group__RCC__AHB__Clock__Source_gade72fe3aca89f3e8c4fe8692ea217912} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_gaefd8df4be9c9dbd9cebfb2384933500a}\label{group__RCC__AHB__Clock__Source_gaefd8df4be9c9dbd9cebfb2384933500a} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_gab6a2c2d4e945c607259988a9b6df26e5}\label{group__RCC__AHB__Clock__Source_gab6a2c2d4e945c607259988a9b6df26e5} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_ga1a28926fcb86112058a365e01fe9a46b}\label{group__RCC__AHB__Clock__Source_ga1a28926fcb86112058a365e01fe9a46b} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_gaa28bb876893b3267a813fc98a462d5ee}\label{group__RCC__AHB__Clock__Source_gaa28bb876893b3267a813fc98a462d5ee} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)
\item 
\Hypertarget{group__RCC__AHB__Clock__Source_gab5b4588c455d6327bc96f131ed6698ab}\label{group__RCC__AHB__Clock__Source_gab5b4588c455d6327bc96f131ed6698ab} 
\#define {\bfseries RCC\+\_\+\+SYSCLK\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB__Clock__Source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(HCLK)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB__Clock__Source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}\label{group__RCC__AHB__Clock__Source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3} 
\index{RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}!IS\_RCC\_HCLK@{IS\_RCC\_HCLK}}
\index{IS\_RCC\_HCLK@{IS\_RCC\_HCLK}!RCC\_AHB\_Clock\_Source@{RCC\_AHB\_Clock\_Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_RCC\_HCLK}{IS\_RCC\_HCLK}}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+HCLK(\begin{DoxyParamCaption}\item[{}]{HCLK }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((HCLK)\ ==\ RCC\_SYSCLK\_Div1)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div4)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div8)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div16)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div64)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div128)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div256)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div512))}

\end{DoxyCode}
