
NRF_Reciver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026a4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  080027b4  080027b4  000127b4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002998  08002998  00012998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800299c  0800299c  0001299c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  080029a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d8  20000070  08002a10  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000148  08002a10  00020148  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bf94  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001ec7  00000000  00000000  0002c02d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000046df  00000000  00000000  0002def4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008c0  00000000  00000000  000325d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ac0  00000000  00000000  00032e98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003f6f  00000000  00000000  00033958  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002d1a  00000000  00000000  000378c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003a5e1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001bac  00000000  00000000  0003a660  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	0800279c 	.word	0x0800279c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	0800279c 	.word	0x0800279c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000160:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000162:	4b0e      	ldr	r3, [pc, #56]	; (800019c <HAL_InitTick+0x3c>)
{
 8000164:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000166:	7818      	ldrb	r0, [r3, #0]
 8000168:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800016c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000170:	4a0b      	ldr	r2, [pc, #44]	; (80001a0 <HAL_InitTick+0x40>)
 8000172:	6810      	ldr	r0, [r2, #0]
 8000174:	fbb0 f0f3 	udiv	r0, r0, r3
 8000178:	f000 f892 	bl	80002a0 <HAL_SYSTICK_Config>
 800017c:	4604      	mov	r4, r0
 800017e:	b958      	cbnz	r0, 8000198 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000180:	2d0f      	cmp	r5, #15
 8000182:	d809      	bhi.n	8000198 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000184:	4602      	mov	r2, r0
 8000186:	4629      	mov	r1, r5
 8000188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800018c:	f000 f854 	bl	8000238 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <HAL_InitTick+0x44>)
 8000192:	4620      	mov	r0, r4
 8000194:	601d      	str	r5, [r3, #0]
 8000196:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000198:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800019a:	bd38      	pop	{r3, r4, r5, pc}
 800019c:	20000000 	.word	0x20000000
 80001a0:	20000008 	.word	0x20000008
 80001a4:	20000004 	.word	0x20000004

080001a8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	4a07      	ldr	r2, [pc, #28]	; (80001c8 <HAL_Init+0x20>)
{
 80001aa:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001ae:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001b0:	f043 0310 	orr.w	r3, r3, #16
 80001b4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b6:	f000 f82d 	bl	8000214 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001ba:	2000      	movs	r0, #0
 80001bc:	f7ff ffd0 	bl	8000160 <HAL_InitTick>
  HAL_MspInit();
 80001c0:	f001 fd76 	bl	8001cb0 <HAL_MspInit>
}
 80001c4:	2000      	movs	r0, #0
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	40022000 	.word	0x40022000

080001cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001cc:	4a03      	ldr	r2, [pc, #12]	; (80001dc <HAL_IncTick+0x10>)
 80001ce:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <HAL_IncTick+0x14>)
 80001d0:	6811      	ldr	r1, [r2, #0]
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	440b      	add	r3, r1
 80001d6:	6013      	str	r3, [r2, #0]
 80001d8:	4770      	bx	lr
 80001da:	bf00      	nop
 80001dc:	200000a4 	.word	0x200000a4
 80001e0:	20000000 	.word	0x20000000

080001e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e4:	4b01      	ldr	r3, [pc, #4]	; (80001ec <HAL_GetTick+0x8>)
 80001e6:	6818      	ldr	r0, [r3, #0]
}
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	200000a4 	.word	0x200000a4

080001f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001f0:	b538      	push	{r3, r4, r5, lr}
 80001f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001f4:	f7ff fff6 	bl	80001e4 <HAL_GetTick>
 80001f8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001fa:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001fc:	bf1e      	ittt	ne
 80001fe:	4b04      	ldrne	r3, [pc, #16]	; (8000210 <HAL_Delay+0x20>)
 8000200:	781b      	ldrbne	r3, [r3, #0]
 8000202:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000204:	f7ff ffee 	bl	80001e4 <HAL_GetTick>
 8000208:	1b40      	subs	r0, r0, r5
 800020a:	4284      	cmp	r4, r0
 800020c:	d8fa      	bhi.n	8000204 <HAL_Delay+0x14>
  {
  }
}
 800020e:	bd38      	pop	{r3, r4, r5, pc}
 8000210:	20000000 	.word	0x20000000

08000214 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000214:	4a07      	ldr	r2, [pc, #28]	; (8000234 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000216:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000218:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800021a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800021e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000222:	041b      	lsls	r3, r3, #16
 8000224:	0c1b      	lsrs	r3, r3, #16
 8000226:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800022a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800022e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000230:	60d3      	str	r3, [r2, #12]
 8000232:	4770      	bx	lr
 8000234:	e000ed00 	.word	0xe000ed00

08000238 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000238:	4b17      	ldr	r3, [pc, #92]	; (8000298 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800023a:	b530      	push	{r4, r5, lr}
 800023c:	68dc      	ldr	r4, [r3, #12]
 800023e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000242:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000246:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000248:	2b04      	cmp	r3, #4
 800024a:	bf28      	it	cs
 800024c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000250:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000254:	bf98      	it	ls
 8000256:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000258:	fa05 f303 	lsl.w	r3, r5, r3
 800025c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000260:	bf88      	it	hi
 8000262:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000264:	4019      	ands	r1, r3
 8000266:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000268:	fa05 f404 	lsl.w	r4, r5, r4
 800026c:	3c01      	subs	r4, #1
 800026e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000270:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000272:	ea42 0201 	orr.w	r2, r2, r1
 8000276:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027a:	bfa9      	itett	ge
 800027c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000280:	4b06      	ldrlt	r3, [pc, #24]	; (800029c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000282:	b2d2      	uxtbge	r2, r2
 8000284:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000288:	bfbb      	ittet	lt
 800028a:	f000 000f 	andlt.w	r0, r0, #15
 800028e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000290:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	541a      	strblt	r2, [r3, r0]
 8000296:	bd30      	pop	{r4, r5, pc}
 8000298:	e000ed00 	.word	0xe000ed00
 800029c:	e000ed14 	.word	0xe000ed14

080002a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002a0:	3801      	subs	r0, #1
 80002a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002a6:	d20a      	bcs.n	80002be <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002aa:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ac:	4a06      	ldr	r2, [pc, #24]	; (80002c8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002ae:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002b4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002b6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002b8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002be:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	e000e010 	.word	0xe000e010
 80002c8:	e000ed00 	.word	0xe000ed00

080002cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80002d0:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80002d2:	4626      	mov	r6, r4
 80002d4:	4b66      	ldr	r3, [pc, #408]	; (8000470 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002d6:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000480 <HAL_GPIO_Init+0x1b4>
 80002da:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000484 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80002de:	680a      	ldr	r2, [r1, #0]
 80002e0:	fa32 f506 	lsrs.w	r5, r2, r6
 80002e4:	d102      	bne.n	80002ec <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80002e6:	b003      	add	sp, #12
 80002e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80002ec:	f04f 0801 	mov.w	r8, #1
 80002f0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002f4:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80002f8:	4590      	cmp	r8, r2
 80002fa:	d17f      	bne.n	80003fc <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80002fc:	684d      	ldr	r5, [r1, #4]
 80002fe:	2d12      	cmp	r5, #18
 8000300:	f000 80aa 	beq.w	8000458 <HAL_GPIO_Init+0x18c>
 8000304:	f200 8083 	bhi.w	800040e <HAL_GPIO_Init+0x142>
 8000308:	2d02      	cmp	r5, #2
 800030a:	f000 80a2 	beq.w	8000452 <HAL_GPIO_Init+0x186>
 800030e:	d877      	bhi.n	8000400 <HAL_GPIO_Init+0x134>
 8000310:	2d00      	cmp	r5, #0
 8000312:	f000 8089 	beq.w	8000428 <HAL_GPIO_Init+0x15c>
 8000316:	2d01      	cmp	r5, #1
 8000318:	f000 8099 	beq.w	800044e <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800031c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000320:	2aff      	cmp	r2, #255	; 0xff
 8000322:	bf93      	iteet	ls
 8000324:	4682      	movls	sl, r0
 8000326:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800032a:	3d08      	subhi	r5, #8
 800032c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000330:	bf92      	itee	ls
 8000332:	00b5      	lslls	r5, r6, #2
 8000334:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000338:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800033a:	fa09 f805 	lsl.w	r8, r9, r5
 800033e:	ea2b 0808 	bic.w	r8, fp, r8
 8000342:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000346:	bf88      	it	hi
 8000348:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800034c:	ea48 0505 	orr.w	r5, r8, r5
 8000350:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000354:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000358:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800035c:	d04e      	beq.n	80003fc <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800035e:	4d45      	ldr	r5, [pc, #276]	; (8000474 <HAL_GPIO_Init+0x1a8>)
 8000360:	4f44      	ldr	r7, [pc, #272]	; (8000474 <HAL_GPIO_Init+0x1a8>)
 8000362:	69ad      	ldr	r5, [r5, #24]
 8000364:	f026 0803 	bic.w	r8, r6, #3
 8000368:	f045 0501 	orr.w	r5, r5, #1
 800036c:	61bd      	str	r5, [r7, #24]
 800036e:	69bd      	ldr	r5, [r7, #24]
 8000370:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000374:	f005 0501 	and.w	r5, r5, #1
 8000378:	9501      	str	r5, [sp, #4]
 800037a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800037e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000382:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000384:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000388:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800038c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000390:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000394:	4d38      	ldr	r5, [pc, #224]	; (8000478 <HAL_GPIO_Init+0x1ac>)
 8000396:	42a8      	cmp	r0, r5
 8000398:	d063      	beq.n	8000462 <HAL_GPIO_Init+0x196>
 800039a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800039e:	42a8      	cmp	r0, r5
 80003a0:	d061      	beq.n	8000466 <HAL_GPIO_Init+0x19a>
 80003a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003a6:	42a8      	cmp	r0, r5
 80003a8:	d05f      	beq.n	800046a <HAL_GPIO_Init+0x19e>
 80003aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003ae:	42a8      	cmp	r0, r5
 80003b0:	bf0c      	ite	eq
 80003b2:	2503      	moveq	r5, #3
 80003b4:	2504      	movne	r5, #4
 80003b6:	fa05 f50b 	lsl.w	r5, r5, fp
 80003ba:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80003be:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80003c2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003c4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003c8:	bf14      	ite	ne
 80003ca:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003cc:	4395      	biceq	r5, r2
 80003ce:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80003d0:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003d2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003d6:	bf14      	ite	ne
 80003d8:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003da:	4395      	biceq	r5, r2
 80003dc:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80003de:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003e0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003e4:	bf14      	ite	ne
 80003e6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003e8:	4395      	biceq	r5, r2
 80003ea:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80003ec:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003ee:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003f2:	bf14      	ite	ne
 80003f4:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003f6:	ea25 0202 	biceq.w	r2, r5, r2
 80003fa:	60da      	str	r2, [r3, #12]
	position++;
 80003fc:	3601      	adds	r6, #1
 80003fe:	e76e      	b.n	80002de <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000400:	2d03      	cmp	r5, #3
 8000402:	d022      	beq.n	800044a <HAL_GPIO_Init+0x17e>
 8000404:	2d11      	cmp	r5, #17
 8000406:	d189      	bne.n	800031c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000408:	68cc      	ldr	r4, [r1, #12]
 800040a:	3404      	adds	r4, #4
          break;
 800040c:	e786      	b.n	800031c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800040e:	4f1b      	ldr	r7, [pc, #108]	; (800047c <HAL_GPIO_Init+0x1b0>)
 8000410:	42bd      	cmp	r5, r7
 8000412:	d009      	beq.n	8000428 <HAL_GPIO_Init+0x15c>
 8000414:	d812      	bhi.n	800043c <HAL_GPIO_Init+0x170>
 8000416:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000488 <HAL_GPIO_Init+0x1bc>
 800041a:	454d      	cmp	r5, r9
 800041c:	d004      	beq.n	8000428 <HAL_GPIO_Init+0x15c>
 800041e:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000422:	454d      	cmp	r5, r9
 8000424:	f47f af7a 	bne.w	800031c <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000428:	688c      	ldr	r4, [r1, #8]
 800042a:	b1c4      	cbz	r4, 800045e <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800042c:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800042e:	bf0c      	ite	eq
 8000430:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000434:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000438:	2408      	movs	r4, #8
 800043a:	e76f      	b.n	800031c <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800043c:	4575      	cmp	r5, lr
 800043e:	d0f3      	beq.n	8000428 <HAL_GPIO_Init+0x15c>
 8000440:	4565      	cmp	r5, ip
 8000442:	d0f1      	beq.n	8000428 <HAL_GPIO_Init+0x15c>
 8000444:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800048c <HAL_GPIO_Init+0x1c0>
 8000448:	e7eb      	b.n	8000422 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800044a:	2400      	movs	r4, #0
 800044c:	e766      	b.n	800031c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800044e:	68cc      	ldr	r4, [r1, #12]
          break;
 8000450:	e764      	b.n	800031c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000452:	68cc      	ldr	r4, [r1, #12]
 8000454:	3408      	adds	r4, #8
          break;
 8000456:	e761      	b.n	800031c <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000458:	68cc      	ldr	r4, [r1, #12]
 800045a:	340c      	adds	r4, #12
          break;
 800045c:	e75e      	b.n	800031c <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800045e:	2404      	movs	r4, #4
 8000460:	e75c      	b.n	800031c <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000462:	2500      	movs	r5, #0
 8000464:	e7a7      	b.n	80003b6 <HAL_GPIO_Init+0xea>
 8000466:	2501      	movs	r5, #1
 8000468:	e7a5      	b.n	80003b6 <HAL_GPIO_Init+0xea>
 800046a:	2502      	movs	r5, #2
 800046c:	e7a3      	b.n	80003b6 <HAL_GPIO_Init+0xea>
 800046e:	bf00      	nop
 8000470:	40010400 	.word	0x40010400
 8000474:	40021000 	.word	0x40021000
 8000478:	40010800 	.word	0x40010800
 800047c:	10210000 	.word	0x10210000
 8000480:	10310000 	.word	0x10310000
 8000484:	10320000 	.word	0x10320000
 8000488:	10110000 	.word	0x10110000
 800048c:	10220000 	.word	0x10220000

08000490 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000490:	b10a      	cbz	r2, 8000496 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000492:	6101      	str	r1, [r0, #16]
 8000494:	4770      	bx	lr
 8000496:	0409      	lsls	r1, r1, #16
 8000498:	e7fb      	b.n	8000492 <HAL_GPIO_WritePin+0x2>

0800049a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800049a:	68c3      	ldr	r3, [r0, #12]
 800049c:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800049e:	bf14      	ite	ne
 80004a0:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004a2:	6101      	streq	r1, [r0, #16]
 80004a4:	4770      	bx	lr
	...

080004a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80004ac:	4605      	mov	r5, r0
 80004ae:	b908      	cbnz	r0, 80004b4 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80004b0:	2001      	movs	r0, #1
 80004b2:	e03c      	b.n	800052e <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004b4:	6803      	ldr	r3, [r0, #0]
 80004b6:	07db      	lsls	r3, r3, #31
 80004b8:	d410      	bmi.n	80004dc <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004ba:	682b      	ldr	r3, [r5, #0]
 80004bc:	079f      	lsls	r7, r3, #30
 80004be:	d45d      	bmi.n	800057c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004c0:	682b      	ldr	r3, [r5, #0]
 80004c2:	0719      	lsls	r1, r3, #28
 80004c4:	f100 8094 	bmi.w	80005f0 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004c8:	682b      	ldr	r3, [r5, #0]
 80004ca:	075a      	lsls	r2, r3, #29
 80004cc:	f100 80be 	bmi.w	800064c <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80004d0:	69e8      	ldr	r0, [r5, #28]
 80004d2:	2800      	cmp	r0, #0
 80004d4:	f040 812c 	bne.w	8000730 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80004d8:	2000      	movs	r0, #0
 80004da:	e028      	b.n	800052e <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80004dc:	4c8f      	ldr	r4, [pc, #572]	; (800071c <HAL_RCC_OscConfig+0x274>)
 80004de:	6863      	ldr	r3, [r4, #4]
 80004e0:	f003 030c 	and.w	r3, r3, #12
 80004e4:	2b04      	cmp	r3, #4
 80004e6:	d007      	beq.n	80004f8 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80004e8:	6863      	ldr	r3, [r4, #4]
 80004ea:	f003 030c 	and.w	r3, r3, #12
 80004ee:	2b08      	cmp	r3, #8
 80004f0:	d109      	bne.n	8000506 <HAL_RCC_OscConfig+0x5e>
 80004f2:	6863      	ldr	r3, [r4, #4]
 80004f4:	03de      	lsls	r6, r3, #15
 80004f6:	d506      	bpl.n	8000506 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004f8:	6823      	ldr	r3, [r4, #0]
 80004fa:	039c      	lsls	r4, r3, #14
 80004fc:	d5dd      	bpl.n	80004ba <HAL_RCC_OscConfig+0x12>
 80004fe:	686b      	ldr	r3, [r5, #4]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d1da      	bne.n	80004ba <HAL_RCC_OscConfig+0x12>
 8000504:	e7d4      	b.n	80004b0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000506:	686b      	ldr	r3, [r5, #4]
 8000508:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800050c:	d112      	bne.n	8000534 <HAL_RCC_OscConfig+0x8c>
 800050e:	6823      	ldr	r3, [r4, #0]
 8000510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000514:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000516:	f7ff fe65 	bl	80001e4 <HAL_GetTick>
 800051a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800051c:	6823      	ldr	r3, [r4, #0]
 800051e:	0398      	lsls	r0, r3, #14
 8000520:	d4cb      	bmi.n	80004ba <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000522:	f7ff fe5f 	bl	80001e4 <HAL_GetTick>
 8000526:	1b80      	subs	r0, r0, r6
 8000528:	2864      	cmp	r0, #100	; 0x64
 800052a:	d9f7      	bls.n	800051c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800052c:	2003      	movs	r0, #3
}
 800052e:	b002      	add	sp, #8
 8000530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000534:	b99b      	cbnz	r3, 800055e <HAL_RCC_OscConfig+0xb6>
 8000536:	6823      	ldr	r3, [r4, #0]
 8000538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800053c:	6023      	str	r3, [r4, #0]
 800053e:	6823      	ldr	r3, [r4, #0]
 8000540:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000544:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000546:	f7ff fe4d 	bl	80001e4 <HAL_GetTick>
 800054a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800054c:	6823      	ldr	r3, [r4, #0]
 800054e:	0399      	lsls	r1, r3, #14
 8000550:	d5b3      	bpl.n	80004ba <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000552:	f7ff fe47 	bl	80001e4 <HAL_GetTick>
 8000556:	1b80      	subs	r0, r0, r6
 8000558:	2864      	cmp	r0, #100	; 0x64
 800055a:	d9f7      	bls.n	800054c <HAL_RCC_OscConfig+0xa4>
 800055c:	e7e6      	b.n	800052c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800055e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000562:	6823      	ldr	r3, [r4, #0]
 8000564:	d103      	bne.n	800056e <HAL_RCC_OscConfig+0xc6>
 8000566:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800056a:	6023      	str	r3, [r4, #0]
 800056c:	e7cf      	b.n	800050e <HAL_RCC_OscConfig+0x66>
 800056e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000572:	6023      	str	r3, [r4, #0]
 8000574:	6823      	ldr	r3, [r4, #0]
 8000576:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800057a:	e7cb      	b.n	8000514 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800057c:	4c67      	ldr	r4, [pc, #412]	; (800071c <HAL_RCC_OscConfig+0x274>)
 800057e:	6863      	ldr	r3, [r4, #4]
 8000580:	f013 0f0c 	tst.w	r3, #12
 8000584:	d007      	beq.n	8000596 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000586:	6863      	ldr	r3, [r4, #4]
 8000588:	f003 030c 	and.w	r3, r3, #12
 800058c:	2b08      	cmp	r3, #8
 800058e:	d110      	bne.n	80005b2 <HAL_RCC_OscConfig+0x10a>
 8000590:	6863      	ldr	r3, [r4, #4]
 8000592:	03da      	lsls	r2, r3, #15
 8000594:	d40d      	bmi.n	80005b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000596:	6823      	ldr	r3, [r4, #0]
 8000598:	079b      	lsls	r3, r3, #30
 800059a:	d502      	bpl.n	80005a2 <HAL_RCC_OscConfig+0xfa>
 800059c:	692b      	ldr	r3, [r5, #16]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d186      	bne.n	80004b0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80005a2:	6823      	ldr	r3, [r4, #0]
 80005a4:	696a      	ldr	r2, [r5, #20]
 80005a6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80005aa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80005ae:	6023      	str	r3, [r4, #0]
 80005b0:	e786      	b.n	80004c0 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80005b2:	692a      	ldr	r2, [r5, #16]
 80005b4:	4b5a      	ldr	r3, [pc, #360]	; (8000720 <HAL_RCC_OscConfig+0x278>)
 80005b6:	b16a      	cbz	r2, 80005d4 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80005b8:	2201      	movs	r2, #1
 80005ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005bc:	f7ff fe12 	bl	80001e4 <HAL_GetTick>
 80005c0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005c2:	6823      	ldr	r3, [r4, #0]
 80005c4:	079f      	lsls	r7, r3, #30
 80005c6:	d4ec      	bmi.n	80005a2 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005c8:	f7ff fe0c 	bl	80001e4 <HAL_GetTick>
 80005cc:	1b80      	subs	r0, r0, r6
 80005ce:	2802      	cmp	r0, #2
 80005d0:	d9f7      	bls.n	80005c2 <HAL_RCC_OscConfig+0x11a>
 80005d2:	e7ab      	b.n	800052c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80005d4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005d6:	f7ff fe05 	bl	80001e4 <HAL_GetTick>
 80005da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80005dc:	6823      	ldr	r3, [r4, #0]
 80005de:	0798      	lsls	r0, r3, #30
 80005e0:	f57f af6e 	bpl.w	80004c0 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005e4:	f7ff fdfe 	bl	80001e4 <HAL_GetTick>
 80005e8:	1b80      	subs	r0, r0, r6
 80005ea:	2802      	cmp	r0, #2
 80005ec:	d9f6      	bls.n	80005dc <HAL_RCC_OscConfig+0x134>
 80005ee:	e79d      	b.n	800052c <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005f0:	69aa      	ldr	r2, [r5, #24]
 80005f2:	4c4a      	ldr	r4, [pc, #296]	; (800071c <HAL_RCC_OscConfig+0x274>)
 80005f4:	4b4b      	ldr	r3, [pc, #300]	; (8000724 <HAL_RCC_OscConfig+0x27c>)
 80005f6:	b1da      	cbz	r2, 8000630 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80005f8:	2201      	movs	r2, #1
 80005fa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005fc:	f7ff fdf2 	bl	80001e4 <HAL_GetTick>
 8000600:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000602:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000604:	079b      	lsls	r3, r3, #30
 8000606:	d50d      	bpl.n	8000624 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000608:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800060c:	4b46      	ldr	r3, [pc, #280]	; (8000728 <HAL_RCC_OscConfig+0x280>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	fbb3 f3f2 	udiv	r3, r3, r2
 8000614:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000616:	bf00      	nop
  }
  while (Delay --);
 8000618:	9b01      	ldr	r3, [sp, #4]
 800061a:	1e5a      	subs	r2, r3, #1
 800061c:	9201      	str	r2, [sp, #4]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d1f9      	bne.n	8000616 <HAL_RCC_OscConfig+0x16e>
 8000622:	e751      	b.n	80004c8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000624:	f7ff fdde 	bl	80001e4 <HAL_GetTick>
 8000628:	1b80      	subs	r0, r0, r6
 800062a:	2802      	cmp	r0, #2
 800062c:	d9e9      	bls.n	8000602 <HAL_RCC_OscConfig+0x15a>
 800062e:	e77d      	b.n	800052c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000630:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000632:	f7ff fdd7 	bl	80001e4 <HAL_GetTick>
 8000636:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000638:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800063a:	079f      	lsls	r7, r3, #30
 800063c:	f57f af44 	bpl.w	80004c8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000640:	f7ff fdd0 	bl	80001e4 <HAL_GetTick>
 8000644:	1b80      	subs	r0, r0, r6
 8000646:	2802      	cmp	r0, #2
 8000648:	d9f6      	bls.n	8000638 <HAL_RCC_OscConfig+0x190>
 800064a:	e76f      	b.n	800052c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800064c:	4c33      	ldr	r4, [pc, #204]	; (800071c <HAL_RCC_OscConfig+0x274>)
 800064e:	69e3      	ldr	r3, [r4, #28]
 8000650:	00d8      	lsls	r0, r3, #3
 8000652:	d424      	bmi.n	800069e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000654:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000656:	69e3      	ldr	r3, [r4, #28]
 8000658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065c:	61e3      	str	r3, [r4, #28]
 800065e:	69e3      	ldr	r3, [r4, #28]
 8000660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000668:	4e30      	ldr	r6, [pc, #192]	; (800072c <HAL_RCC_OscConfig+0x284>)
 800066a:	6833      	ldr	r3, [r6, #0]
 800066c:	05d9      	lsls	r1, r3, #23
 800066e:	d518      	bpl.n	80006a2 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000670:	68eb      	ldr	r3, [r5, #12]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d126      	bne.n	80006c4 <HAL_RCC_OscConfig+0x21c>
 8000676:	6a23      	ldr	r3, [r4, #32]
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800067e:	f7ff fdb1 	bl	80001e4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000682:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000686:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000688:	6a23      	ldr	r3, [r4, #32]
 800068a:	079b      	lsls	r3, r3, #30
 800068c:	d53f      	bpl.n	800070e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800068e:	2f00      	cmp	r7, #0
 8000690:	f43f af1e 	beq.w	80004d0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000694:	69e3      	ldr	r3, [r4, #28]
 8000696:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800069a:	61e3      	str	r3, [r4, #28]
 800069c:	e718      	b.n	80004d0 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800069e:	2700      	movs	r7, #0
 80006a0:	e7e2      	b.n	8000668 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80006a2:	6833      	ldr	r3, [r6, #0]
 80006a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006a8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80006aa:	f7ff fd9b 	bl	80001e4 <HAL_GetTick>
 80006ae:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006b0:	6833      	ldr	r3, [r6, #0]
 80006b2:	05da      	lsls	r2, r3, #23
 80006b4:	d4dc      	bmi.n	8000670 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80006b6:	f7ff fd95 	bl	80001e4 <HAL_GetTick>
 80006ba:	eba0 0008 	sub.w	r0, r0, r8
 80006be:	2864      	cmp	r0, #100	; 0x64
 80006c0:	d9f6      	bls.n	80006b0 <HAL_RCC_OscConfig+0x208>
 80006c2:	e733      	b.n	800052c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006c4:	b9ab      	cbnz	r3, 80006f2 <HAL_RCC_OscConfig+0x24a>
 80006c6:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006c8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006cc:	f023 0301 	bic.w	r3, r3, #1
 80006d0:	6223      	str	r3, [r4, #32]
 80006d2:	6a23      	ldr	r3, [r4, #32]
 80006d4:	f023 0304 	bic.w	r3, r3, #4
 80006d8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006da:	f7ff fd83 	bl	80001e4 <HAL_GetTick>
 80006de:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006e0:	6a23      	ldr	r3, [r4, #32]
 80006e2:	0798      	lsls	r0, r3, #30
 80006e4:	d5d3      	bpl.n	800068e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006e6:	f7ff fd7d 	bl	80001e4 <HAL_GetTick>
 80006ea:	1b80      	subs	r0, r0, r6
 80006ec:	4540      	cmp	r0, r8
 80006ee:	d9f7      	bls.n	80006e0 <HAL_RCC_OscConfig+0x238>
 80006f0:	e71c      	b.n	800052c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006f2:	2b05      	cmp	r3, #5
 80006f4:	6a23      	ldr	r3, [r4, #32]
 80006f6:	d103      	bne.n	8000700 <HAL_RCC_OscConfig+0x258>
 80006f8:	f043 0304 	orr.w	r3, r3, #4
 80006fc:	6223      	str	r3, [r4, #32]
 80006fe:	e7ba      	b.n	8000676 <HAL_RCC_OscConfig+0x1ce>
 8000700:	f023 0301 	bic.w	r3, r3, #1
 8000704:	6223      	str	r3, [r4, #32]
 8000706:	6a23      	ldr	r3, [r4, #32]
 8000708:	f023 0304 	bic.w	r3, r3, #4
 800070c:	e7b6      	b.n	800067c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800070e:	f7ff fd69 	bl	80001e4 <HAL_GetTick>
 8000712:	eba0 0008 	sub.w	r0, r0, r8
 8000716:	42b0      	cmp	r0, r6
 8000718:	d9b6      	bls.n	8000688 <HAL_RCC_OscConfig+0x1e0>
 800071a:	e707      	b.n	800052c <HAL_RCC_OscConfig+0x84>
 800071c:	40021000 	.word	0x40021000
 8000720:	42420000 	.word	0x42420000
 8000724:	42420480 	.word	0x42420480
 8000728:	20000008 	.word	0x20000008
 800072c:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000730:	4b2a      	ldr	r3, [pc, #168]	; (80007dc <HAL_RCC_OscConfig+0x334>)
 8000732:	685a      	ldr	r2, [r3, #4]
 8000734:	461c      	mov	r4, r3
 8000736:	f002 020c 	and.w	r2, r2, #12
 800073a:	2a08      	cmp	r2, #8
 800073c:	d03d      	beq.n	80007ba <HAL_RCC_OscConfig+0x312>
 800073e:	2300      	movs	r3, #0
 8000740:	4e27      	ldr	r6, [pc, #156]	; (80007e0 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000742:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000744:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000746:	d12b      	bne.n	80007a0 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000748:	f7ff fd4c 	bl	80001e4 <HAL_GetTick>
 800074c:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800074e:	6823      	ldr	r3, [r4, #0]
 8000750:	0199      	lsls	r1, r3, #6
 8000752:	d41f      	bmi.n	8000794 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000754:	6a2b      	ldr	r3, [r5, #32]
 8000756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800075a:	d105      	bne.n	8000768 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800075c:	6862      	ldr	r2, [r4, #4]
 800075e:	68a9      	ldr	r1, [r5, #8]
 8000760:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000764:	430a      	orrs	r2, r1
 8000766:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000768:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800076a:	6862      	ldr	r2, [r4, #4]
 800076c:	430b      	orrs	r3, r1
 800076e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000772:	4313      	orrs	r3, r2
 8000774:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000776:	2301      	movs	r3, #1
 8000778:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800077a:	f7ff fd33 	bl	80001e4 <HAL_GetTick>
 800077e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000780:	6823      	ldr	r3, [r4, #0]
 8000782:	019a      	lsls	r2, r3, #6
 8000784:	f53f aea8 	bmi.w	80004d8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000788:	f7ff fd2c 	bl	80001e4 <HAL_GetTick>
 800078c:	1b40      	subs	r0, r0, r5
 800078e:	2802      	cmp	r0, #2
 8000790:	d9f6      	bls.n	8000780 <HAL_RCC_OscConfig+0x2d8>
 8000792:	e6cb      	b.n	800052c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000794:	f7ff fd26 	bl	80001e4 <HAL_GetTick>
 8000798:	1bc0      	subs	r0, r0, r7
 800079a:	2802      	cmp	r0, #2
 800079c:	d9d7      	bls.n	800074e <HAL_RCC_OscConfig+0x2a6>
 800079e:	e6c5      	b.n	800052c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80007a0:	f7ff fd20 	bl	80001e4 <HAL_GetTick>
 80007a4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80007a6:	6823      	ldr	r3, [r4, #0]
 80007a8:	019b      	lsls	r3, r3, #6
 80007aa:	f57f ae95 	bpl.w	80004d8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80007ae:	f7ff fd19 	bl	80001e4 <HAL_GetTick>
 80007b2:	1b40      	subs	r0, r0, r5
 80007b4:	2802      	cmp	r0, #2
 80007b6:	d9f6      	bls.n	80007a6 <HAL_RCC_OscConfig+0x2fe>
 80007b8:	e6b8      	b.n	800052c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80007ba:	2801      	cmp	r0, #1
 80007bc:	f43f aeb7 	beq.w	800052e <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 80007c0:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80007c2:	6a2b      	ldr	r3, [r5, #32]
 80007c4:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80007c8:	429a      	cmp	r2, r3
 80007ca:	f47f ae71 	bne.w	80004b0 <HAL_RCC_OscConfig+0x8>
 80007ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80007d0:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80007d4:	1ac0      	subs	r0, r0, r3
 80007d6:	bf18      	it	ne
 80007d8:	2001      	movne	r0, #1
 80007da:	e6a8      	b.n	800052e <HAL_RCC_OscConfig+0x86>
 80007dc:	40021000 	.word	0x40021000
 80007e0:	42420060 	.word	0x42420060

080007e4 <HAL_RCC_GetSysClockFreq>:
{
 80007e4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007e6:	4b19      	ldr	r3, [pc, #100]	; (800084c <HAL_RCC_GetSysClockFreq+0x68>)
{
 80007e8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007ea:	ac02      	add	r4, sp, #8
 80007ec:	f103 0510 	add.w	r5, r3, #16
 80007f0:	4622      	mov	r2, r4
 80007f2:	6818      	ldr	r0, [r3, #0]
 80007f4:	6859      	ldr	r1, [r3, #4]
 80007f6:	3308      	adds	r3, #8
 80007f8:	c203      	stmia	r2!, {r0, r1}
 80007fa:	42ab      	cmp	r3, r5
 80007fc:	4614      	mov	r4, r2
 80007fe:	d1f7      	bne.n	80007f0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000800:	2301      	movs	r3, #1
 8000802:	f88d 3004 	strb.w	r3, [sp, #4]
 8000806:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000808:	4911      	ldr	r1, [pc, #68]	; (8000850 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800080a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800080e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000810:	f003 020c 	and.w	r2, r3, #12
 8000814:	2a08      	cmp	r2, #8
 8000816:	d117      	bne.n	8000848 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000818:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800081c:	a806      	add	r0, sp, #24
 800081e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000820:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000822:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000826:	d50c      	bpl.n	8000842 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000828:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800082a:	480a      	ldr	r0, [pc, #40]	; (8000854 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800082c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000830:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000832:	aa06      	add	r2, sp, #24
 8000834:	4413      	add	r3, r2
 8000836:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800083a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800083e:	b007      	add	sp, #28
 8000840:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000842:	4805      	ldr	r0, [pc, #20]	; (8000858 <HAL_RCC_GetSysClockFreq+0x74>)
 8000844:	4350      	muls	r0, r2
 8000846:	e7fa      	b.n	800083e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000848:	4802      	ldr	r0, [pc, #8]	; (8000854 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800084a:	e7f8      	b.n	800083e <HAL_RCC_GetSysClockFreq+0x5a>
 800084c:	080027b4 	.word	0x080027b4
 8000850:	40021000 	.word	0x40021000
 8000854:	007a1200 	.word	0x007a1200
 8000858:	003d0900 	.word	0x003d0900

0800085c <HAL_RCC_ClockConfig>:
{
 800085c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000860:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000862:	4604      	mov	r4, r0
 8000864:	b910      	cbnz	r0, 800086c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000866:	2001      	movs	r0, #1
 8000868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800086c:	4a45      	ldr	r2, [pc, #276]	; (8000984 <HAL_RCC_ClockConfig+0x128>)
 800086e:	6813      	ldr	r3, [r2, #0]
 8000870:	f003 0307 	and.w	r3, r3, #7
 8000874:	428b      	cmp	r3, r1
 8000876:	d329      	bcc.n	80008cc <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000878:	6821      	ldr	r1, [r4, #0]
 800087a:	078e      	lsls	r6, r1, #30
 800087c:	d431      	bmi.n	80008e2 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800087e:	07ca      	lsls	r2, r1, #31
 8000880:	d444      	bmi.n	800090c <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000882:	4a40      	ldr	r2, [pc, #256]	; (8000984 <HAL_RCC_ClockConfig+0x128>)
 8000884:	6813      	ldr	r3, [r2, #0]
 8000886:	f003 0307 	and.w	r3, r3, #7
 800088a:	429d      	cmp	r5, r3
 800088c:	d367      	bcc.n	800095e <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800088e:	6822      	ldr	r2, [r4, #0]
 8000890:	4d3d      	ldr	r5, [pc, #244]	; (8000988 <HAL_RCC_ClockConfig+0x12c>)
 8000892:	f012 0f04 	tst.w	r2, #4
 8000896:	d16e      	bne.n	8000976 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000898:	0713      	lsls	r3, r2, #28
 800089a:	d506      	bpl.n	80008aa <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800089c:	686b      	ldr	r3, [r5, #4]
 800089e:	6922      	ldr	r2, [r4, #16]
 80008a0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80008a4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80008a8:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80008aa:	f7ff ff9b 	bl	80007e4 <HAL_RCC_GetSysClockFreq>
 80008ae:	686b      	ldr	r3, [r5, #4]
 80008b0:	4a36      	ldr	r2, [pc, #216]	; (800098c <HAL_RCC_ClockConfig+0x130>)
 80008b2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80008b6:	5cd3      	ldrb	r3, [r2, r3]
 80008b8:	40d8      	lsrs	r0, r3
 80008ba:	4b35      	ldr	r3, [pc, #212]	; (8000990 <HAL_RCC_ClockConfig+0x134>)
 80008bc:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80008be:	4b35      	ldr	r3, [pc, #212]	; (8000994 <HAL_RCC_ClockConfig+0x138>)
 80008c0:	6818      	ldr	r0, [r3, #0]
 80008c2:	f7ff fc4d 	bl	8000160 <HAL_InitTick>
  return HAL_OK;
 80008c6:	2000      	movs	r0, #0
 80008c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80008cc:	6813      	ldr	r3, [r2, #0]
 80008ce:	f023 0307 	bic.w	r3, r3, #7
 80008d2:	430b      	orrs	r3, r1
 80008d4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80008d6:	6813      	ldr	r3, [r2, #0]
 80008d8:	f003 0307 	and.w	r3, r3, #7
 80008dc:	4299      	cmp	r1, r3
 80008de:	d1c2      	bne.n	8000866 <HAL_RCC_ClockConfig+0xa>
 80008e0:	e7ca      	b.n	8000878 <HAL_RCC_ClockConfig+0x1c>
 80008e2:	4b29      	ldr	r3, [pc, #164]	; (8000988 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008e4:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80008e8:	bf1e      	ittt	ne
 80008ea:	685a      	ldrne	r2, [r3, #4]
 80008ec:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80008f0:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008f2:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008f4:	bf42      	ittt	mi
 80008f6:	685a      	ldrmi	r2, [r3, #4]
 80008f8:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80008fc:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008fe:	685a      	ldr	r2, [r3, #4]
 8000900:	68a0      	ldr	r0, [r4, #8]
 8000902:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000906:	4302      	orrs	r2, r0
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	e7b8      	b.n	800087e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800090c:	6862      	ldr	r2, [r4, #4]
 800090e:	4e1e      	ldr	r6, [pc, #120]	; (8000988 <HAL_RCC_ClockConfig+0x12c>)
 8000910:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000912:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000914:	d11b      	bne.n	800094e <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000916:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800091a:	d0a4      	beq.n	8000866 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800091c:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800091e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000922:	f023 0303 	bic.w	r3, r3, #3
 8000926:	4313      	orrs	r3, r2
 8000928:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800092a:	f7ff fc5b 	bl	80001e4 <HAL_GetTick>
 800092e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000930:	6873      	ldr	r3, [r6, #4]
 8000932:	6862      	ldr	r2, [r4, #4]
 8000934:	f003 030c 	and.w	r3, r3, #12
 8000938:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800093c:	d0a1      	beq.n	8000882 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800093e:	f7ff fc51 	bl	80001e4 <HAL_GetTick>
 8000942:	1bc0      	subs	r0, r0, r7
 8000944:	4540      	cmp	r0, r8
 8000946:	d9f3      	bls.n	8000930 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000948:	2003      	movs	r0, #3
}
 800094a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800094e:	2a02      	cmp	r2, #2
 8000950:	d102      	bne.n	8000958 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000952:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000956:	e7e0      	b.n	800091a <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000958:	f013 0f02 	tst.w	r3, #2
 800095c:	e7dd      	b.n	800091a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800095e:	6813      	ldr	r3, [r2, #0]
 8000960:	f023 0307 	bic.w	r3, r3, #7
 8000964:	432b      	orrs	r3, r5
 8000966:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000968:	6813      	ldr	r3, [r2, #0]
 800096a:	f003 0307 	and.w	r3, r3, #7
 800096e:	429d      	cmp	r5, r3
 8000970:	f47f af79 	bne.w	8000866 <HAL_RCC_ClockConfig+0xa>
 8000974:	e78b      	b.n	800088e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000976:	686b      	ldr	r3, [r5, #4]
 8000978:	68e1      	ldr	r1, [r4, #12]
 800097a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800097e:	430b      	orrs	r3, r1
 8000980:	606b      	str	r3, [r5, #4]
 8000982:	e789      	b.n	8000898 <HAL_RCC_ClockConfig+0x3c>
 8000984:	40022000 	.word	0x40022000
 8000988:	40021000 	.word	0x40021000
 800098c:	0800294a 	.word	0x0800294a
 8000990:	20000008 	.word	0x20000008
 8000994:	20000004 	.word	0x20000004

08000998 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000998:	4b04      	ldr	r3, [pc, #16]	; (80009ac <HAL_RCC_GetPCLK1Freq+0x14>)
 800099a:	4a05      	ldr	r2, [pc, #20]	; (80009b0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80009a2:	5cd3      	ldrb	r3, [r2, r3]
 80009a4:	4a03      	ldr	r2, [pc, #12]	; (80009b4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80009a6:	6810      	ldr	r0, [r2, #0]
}
 80009a8:	40d8      	lsrs	r0, r3
 80009aa:	4770      	bx	lr
 80009ac:	40021000 	.word	0x40021000
 80009b0:	0800295a 	.word	0x0800295a
 80009b4:	20000008 	.word	0x20000008

080009b8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80009b8:	4b04      	ldr	r3, [pc, #16]	; (80009cc <HAL_RCC_GetPCLK2Freq+0x14>)
 80009ba:	4a05      	ldr	r2, [pc, #20]	; (80009d0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80009c2:	5cd3      	ldrb	r3, [r2, r3]
 80009c4:	4a03      	ldr	r2, [pc, #12]	; (80009d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80009c6:	6810      	ldr	r0, [r2, #0]
}
 80009c8:	40d8      	lsrs	r0, r3
 80009ca:	4770      	bx	lr
 80009cc:	40021000 	.word	0x40021000
 80009d0:	0800295a 	.word	0x0800295a
 80009d4:	20000008 	.word	0x20000008

080009d8 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80009d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009da:	4604      	mov	r4, r0
 80009dc:	460e      	mov	r6, r1
 80009de:	4615      	mov	r5, r2
 80009e0:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80009e2:	6821      	ldr	r1, [r4, #0]
 80009e4:	688a      	ldr	r2, [r1, #8]
 80009e6:	ea36 0302 	bics.w	r3, r6, r2
 80009ea:	d001      	beq.n	80009f0 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80009ec:	2000      	movs	r0, #0
}
 80009ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80009f0:	1c6b      	adds	r3, r5, #1
 80009f2:	d0f7      	beq.n	80009e4 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80009f4:	f7ff fbf6 	bl	80001e4 <HAL_GetTick>
 80009f8:	1bc0      	subs	r0, r0, r7
 80009fa:	4285      	cmp	r5, r0
 80009fc:	d8f1      	bhi.n	80009e2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80009fe:	6823      	ldr	r3, [r4, #0]
 8000a00:	685a      	ldr	r2, [r3, #4]
 8000a02:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000a06:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000a08:	6862      	ldr	r2, [r4, #4]
 8000a0a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000a0e:	d10a      	bne.n	8000a26 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8000a10:	68a2      	ldr	r2, [r4, #8]
 8000a12:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000a16:	d002      	beq.n	8000a1e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000a18:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000a1c:	d103      	bne.n	8000a26 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000a24:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000a26:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000a28:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000a2c:	d107      	bne.n	8000a3e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000a3c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000a44:	2300      	movs	r3, #0
 8000a46:	2003      	movs	r0, #3
 8000a48:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000a4e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8000a4e:	b538      	push	{r3, r4, r5, lr}
 8000a50:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000a52:	6842      	ldr	r2, [r0, #4]
{
 8000a54:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000a56:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000a5a:	d116      	bne.n	8000a8a <SPI_EndRxTransaction+0x3c>
 8000a5c:	6880      	ldr	r0, [r0, #8]
 8000a5e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8000a62:	d002      	beq.n	8000a6a <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000a64:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8000a68:	d10f      	bne.n	8000a8a <SPI_EndRxTransaction+0x3c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8000a6a:	6822      	ldr	r2, [r4, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8000a6c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 8000a70:	6815      	ldr	r5, [r2, #0]
 8000a72:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 8000a76:	6015      	str	r5, [r2, #0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8000a78:	d107      	bne.n	8000a8a <SPI_EndRxTransaction+0x3c>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8000a7a:	460a      	mov	r2, r1
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	4620      	mov	r0, r4
 8000a80:	f7ff ffaa 	bl	80009d8 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8000a84:	b920      	cbnz	r0, 8000a90 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8000a86:	2000      	movs	r0, #0
 8000a88:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000a8a:	460a      	mov	r2, r1
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	e7f6      	b.n	8000a7e <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000a90:	6d63      	ldr	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8000a92:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000a94:	f043 0320 	orr.w	r3, r3, #32
 8000a98:	6563      	str	r3, [r4, #84]	; 0x54
}
 8000a9a:	bd38      	pop	{r3, r4, r5, pc}

08000a9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000a9c:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000a9e:	4613      	mov	r3, r2
 8000aa0:	460a      	mov	r2, r1
 8000aa2:	2180      	movs	r1, #128	; 0x80
{
 8000aa4:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000aa6:	f7ff ff97 	bl	80009d8 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8000aaa:	b120      	cbz	r0, 8000ab6 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000aac:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000aae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000ab0:	f043 0320 	orr.w	r3, r3, #32
 8000ab4:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000ab6:	bd10      	pop	{r4, pc}

08000ab8 <HAL_SPI_Init>:
{
 8000ab8:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000aba:	4604      	mov	r4, r0
 8000abc:	2800      	cmp	r0, #0
 8000abe:	d034      	beq.n	8000b2a <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000ac4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000ac8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000acc:	b91b      	cbnz	r3, 8000ad6 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000ace:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000ad2:	f001 f90f 	bl	8001cf4 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8000ad6:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8000ad8:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000ada:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000ade:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000ae0:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000ae2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000ae6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000ae8:	6863      	ldr	r3, [r4, #4]
 8000aea:	69a1      	ldr	r1, [r4, #24]
 8000aec:	4303      	orrs	r3, r0
 8000aee:	68e0      	ldr	r0, [r4, #12]
 8000af0:	4303      	orrs	r3, r0
 8000af2:	6920      	ldr	r0, [r4, #16]
 8000af4:	4303      	orrs	r3, r0
 8000af6:	6960      	ldr	r0, [r4, #20]
 8000af8:	4303      	orrs	r3, r0
 8000afa:	69e0      	ldr	r0, [r4, #28]
 8000afc:	4303      	orrs	r3, r0
 8000afe:	6a20      	ldr	r0, [r4, #32]
 8000b00:	4303      	orrs	r3, r0
 8000b02:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000b04:	4303      	orrs	r3, r0
 8000b06:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000b0a:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000b0c:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000b0e:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000b12:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000b14:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000b16:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000b18:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000b1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000b1e:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8000b20:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000b22:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000b24:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000b28:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000b2a:	2001      	movs	r0, #1
}
 8000b2c:	bd10      	pop	{r4, pc}

08000b2e <HAL_SPI_Transmit>:
{
 8000b2e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000b32:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000b34:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000b38:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000b3a:	2b01      	cmp	r3, #1
{
 8000b3c:	460d      	mov	r5, r1
 8000b3e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000b40:	f000 809c 	beq.w	8000c7c <HAL_SPI_Transmit+0x14e>
 8000b44:	2301      	movs	r3, #1
 8000b46:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000b4a:	f7ff fb4b 	bl	80001e4 <HAL_GetTick>
 8000b4e:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000b50:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000b54:	b2c0      	uxtb	r0, r0
 8000b56:	2801      	cmp	r0, #1
 8000b58:	f040 808e 	bne.w	8000c78 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8000b5c:	2d00      	cmp	r5, #0
 8000b5e:	d05e      	beq.n	8000c1e <HAL_SPI_Transmit+0xf0>
 8000b60:	f1b8 0f00 	cmp.w	r8, #0
 8000b64:	d05b      	beq.n	8000c1e <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000b66:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000b68:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000b6a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000b6e:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000b70:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000b72:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000b74:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000b78:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000b7a:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000b7c:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000b7e:	6420      	str	r0, [r4, #64]	; 0x40
 8000b80:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8000b86:	bf08      	it	eq
 8000b88:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000b8a:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8000b8c:	bf08      	it	eq
 8000b8e:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8000b92:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000b96:	bf08      	it	eq
 8000b98:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000b9a:	6803      	ldr	r3, [r0, #0]
 8000b9c:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8000b9e:	bf5e      	ittt	pl
 8000ba0:	6803      	ldrpl	r3, [r0, #0]
 8000ba2:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8000ba6:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000ba8:	68e3      	ldr	r3, [r4, #12]
 8000baa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000bae:	6863      	ldr	r3, [r4, #4]
 8000bb0:	d13e      	bne.n	8000c30 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000bb2:	b113      	cbz	r3, 8000bba <HAL_SPI_Transmit+0x8c>
 8000bb4:	f1b8 0f01 	cmp.w	r8, #1
 8000bb8:	d107      	bne.n	8000bca <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000bba:	f835 3b02 	ldrh.w	r3, [r5], #2
 8000bbe:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000bc0:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000bc2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000bc4:	3b01      	subs	r3, #1
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000bca:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	b9a3      	cbnz	r3, 8000bfa <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000bd0:	463a      	mov	r2, r7
 8000bd2:	4631      	mov	r1, r6
 8000bd4:	4620      	mov	r0, r4
 8000bd6:	f7ff ff61 	bl	8000a9c <SPI_EndRxTxTransaction>
 8000bda:	2800      	cmp	r0, #0
 8000bdc:	d149      	bne.n	8000c72 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000bde:	68a3      	ldr	r3, [r4, #8]
 8000be0:	b933      	cbnz	r3, 8000bf0 <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000be2:	9301      	str	r3, [sp, #4]
 8000be4:	6823      	ldr	r3, [r4, #0]
 8000be6:	68da      	ldr	r2, [r3, #12]
 8000be8:	9201      	str	r2, [sp, #4]
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000bf0:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000bf2:	3000      	adds	r0, #0
 8000bf4:	bf18      	it	ne
 8000bf6:	2001      	movne	r0, #1
 8000bf8:	e011      	b.n	8000c1e <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000bfa:	6822      	ldr	r2, [r4, #0]
 8000bfc:	6893      	ldr	r3, [r2, #8]
 8000bfe:	0798      	lsls	r0, r3, #30
 8000c00:	d505      	bpl.n	8000c0e <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000c02:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c04:	f833 1b02 	ldrh.w	r1, [r3], #2
 8000c08:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000c0a:	6323      	str	r3, [r4, #48]	; 0x30
 8000c0c:	e7d9      	b.n	8000bc2 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000c0e:	f7ff fae9 	bl	80001e4 <HAL_GetTick>
 8000c12:	1bc0      	subs	r0, r0, r7
 8000c14:	42b0      	cmp	r0, r6
 8000c16:	d3d8      	bcc.n	8000bca <HAL_SPI_Transmit+0x9c>
 8000c18:	1c71      	adds	r1, r6, #1
 8000c1a:	d0d6      	beq.n	8000bca <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8000c1c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000c24:	2300      	movs	r3, #0
 8000c26:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000c2a:	b002      	add	sp, #8
 8000c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000c30:	b113      	cbz	r3, 8000c38 <HAL_SPI_Transmit+0x10a>
 8000c32:	f1b8 0f01 	cmp.w	r8, #1
 8000c36:	d108      	bne.n	8000c4a <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000c38:	782b      	ldrb	r3, [r5, #0]
 8000c3a:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8000c3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c3e:	3301      	adds	r3, #1
 8000c40:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000c42:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000c44:	3b01      	subs	r3, #1
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000c4a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d0be      	beq.n	8000bd0 <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000c52:	6823      	ldr	r3, [r4, #0]
 8000c54:	689a      	ldr	r2, [r3, #8]
 8000c56:	0792      	lsls	r2, r2, #30
 8000c58:	d503      	bpl.n	8000c62 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000c5a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000c5c:	7812      	ldrb	r2, [r2, #0]
 8000c5e:	731a      	strb	r2, [r3, #12]
 8000c60:	e7ec      	b.n	8000c3c <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000c62:	f7ff fabf 	bl	80001e4 <HAL_GetTick>
 8000c66:	1bc0      	subs	r0, r0, r7
 8000c68:	4286      	cmp	r6, r0
 8000c6a:	d8ee      	bhi.n	8000c4a <HAL_SPI_Transmit+0x11c>
 8000c6c:	1c73      	adds	r3, r6, #1
 8000c6e:	d0ec      	beq.n	8000c4a <HAL_SPI_Transmit+0x11c>
 8000c70:	e7d4      	b.n	8000c1c <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000c72:	2320      	movs	r3, #32
 8000c74:	6563      	str	r3, [r4, #84]	; 0x54
 8000c76:	e7b2      	b.n	8000bde <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 8000c78:	2002      	movs	r0, #2
 8000c7a:	e7d0      	b.n	8000c1e <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 8000c7c:	2002      	movs	r0, #2
 8000c7e:	e7d4      	b.n	8000c2a <HAL_SPI_Transmit+0xfc>

08000c80 <HAL_SPI_TransmitReceive>:
{
 8000c80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000c84:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000c86:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000c8a:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000c8c:	2b01      	cmp	r3, #1
{
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4691      	mov	r9, r2
 8000c92:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8000c94:	f000 80e2 	beq.w	8000e5c <HAL_SPI_TransmitReceive+0x1dc>
 8000c98:	2301      	movs	r3, #1
 8000c9a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000c9e:	f7ff faa1 	bl	80001e4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8000ca2:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8000ca6:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 8000ca8:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000caa:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 8000cac:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000cae:	d00a      	beq.n	8000cc6 <HAL_SPI_TransmitReceive+0x46>
 8000cb0:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8000cb4:	f040 80d0 	bne.w	8000e58 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8000cb8:	68a0      	ldr	r0, [r4, #8]
 8000cba:	2800      	cmp	r0, #0
 8000cbc:	f040 80cc 	bne.w	8000e58 <HAL_SPI_TransmitReceive+0x1d8>
 8000cc0:	2b04      	cmp	r3, #4
 8000cc2:	f040 80c9 	bne.w	8000e58 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80c4 	beq.w	8000e54 <HAL_SPI_TransmitReceive+0x1d4>
 8000ccc:	f1b9 0f00 	cmp.w	r9, #0
 8000cd0:	f000 80c0 	beq.w	8000e54 <HAL_SPI_TransmitReceive+0x1d4>
 8000cd4:	2e00      	cmp	r6, #0
 8000cd6:	f000 80bd 	beq.w	8000e54 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000cda:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8000cde:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000ce2:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000ce4:	bf1c      	itt	ne
 8000ce6:	2305      	movne	r3, #5
 8000ce8:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000cec:	2300      	movs	r3, #0
 8000cee:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8000cf0:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8000cf2:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000cf4:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8000cf6:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8000cf8:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000cfa:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8000cfc:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000cfe:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000d00:	bf58      	it	pl
 8000d02:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8000d04:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8000d06:	bf58      	it	pl
 8000d08:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8000d0c:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8000d0e:	bf58      	it	pl
 8000d10:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000d12:	68e2      	ldr	r2, [r4, #12]
 8000d14:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8000d18:	d158      	bne.n	8000dcc <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000d1a:	b109      	cbz	r1, 8000d20 <HAL_SPI_TransmitReceive+0xa0>
 8000d1c:	2e01      	cmp	r6, #1
 8000d1e:	d107      	bne.n	8000d30 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000d20:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000d24:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8000d26:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000d28:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8000d30:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000d32:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	b9ab      	cbnz	r3, 8000d64 <HAL_SPI_TransmitReceive+0xe4>
 8000d38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	b993      	cbnz	r3, 8000d64 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000d3e:	4642      	mov	r2, r8
 8000d40:	4639      	mov	r1, r7
 8000d42:	4620      	mov	r0, r4
 8000d44:	f7ff feaa 	bl	8000a9c <SPI_EndRxTxTransaction>
 8000d48:	2800      	cmp	r0, #0
 8000d4a:	f040 8081 	bne.w	8000e50 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000d4e:	68a3      	ldr	r3, [r4, #8]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d132      	bne.n	8000dba <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000d54:	6823      	ldr	r3, [r4, #0]
 8000d56:	9001      	str	r0, [sp, #4]
 8000d58:	68da      	ldr	r2, [r3, #12]
 8000d5a:	9201      	str	r2, [sp, #4]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	9301      	str	r3, [sp, #4]
 8000d60:	9b01      	ldr	r3, [sp, #4]
 8000d62:	e02a      	b.n	8000dba <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000d64:	6822      	ldr	r2, [r4, #0]
 8000d66:	6893      	ldr	r3, [r2, #8]
 8000d68:	0799      	lsls	r1, r3, #30
 8000d6a:	d50d      	bpl.n	8000d88 <HAL_SPI_TransmitReceive+0x108>
 8000d6c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	b153      	cbz	r3, 8000d88 <HAL_SPI_TransmitReceive+0x108>
 8000d72:	b14d      	cbz	r5, 8000d88 <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8000d74:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000d76:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d78:	f833 1b02 	ldrh.w	r1, [r3], #2
 8000d7c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000d7e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000d80:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000d82:	3b01      	subs	r3, #1
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000d88:	6893      	ldr	r3, [r2, #8]
 8000d8a:	07db      	lsls	r3, r3, #31
 8000d8c:	d50c      	bpl.n	8000da8 <HAL_SPI_TransmitReceive+0x128>
 8000d8e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	b14b      	cbz	r3, 8000da8 <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 8000d94:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000d96:	68d2      	ldr	r2, [r2, #12]
 8000d98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000d9a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8000d9e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8000da0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000da2:	3b01      	subs	r3, #1
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8000da8:	f7ff fa1c 	bl	80001e4 <HAL_GetTick>
 8000dac:	eba0 0008 	sub.w	r0, r0, r8
 8000db0:	4287      	cmp	r7, r0
 8000db2:	d8be      	bhi.n	8000d32 <HAL_SPI_TransmitReceive+0xb2>
 8000db4:	1c7e      	adds	r6, r7, #1
 8000db6:	d0bc      	beq.n	8000d32 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 8000db8:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000dc6:	b003      	add	sp, #12
 8000dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000dcc:	b109      	cbz	r1, 8000dd2 <HAL_SPI_TransmitReceive+0x152>
 8000dce:	2e01      	cmp	r6, #1
 8000dd0:	d108      	bne.n	8000de4 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000dd2:	782a      	ldrb	r2, [r5, #0]
 8000dd4:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8000dd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000dd8:	3301      	adds	r3, #1
 8000dda:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8000ddc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000dde:	3b01      	subs	r3, #1
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8000de4:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8000de6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	b91b      	cbnz	r3, 8000df4 <HAL_SPI_TransmitReceive+0x174>
 8000dec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d0a4      	beq.n	8000d3e <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8000df4:	6822      	ldr	r2, [r4, #0]
 8000df6:	6893      	ldr	r3, [r2, #8]
 8000df8:	0798      	lsls	r0, r3, #30
 8000dfa:	d50e      	bpl.n	8000e1a <HAL_SPI_TransmitReceive+0x19a>
 8000dfc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	b15b      	cbz	r3, 8000e1a <HAL_SPI_TransmitReceive+0x19a>
 8000e02:	b155      	cbz	r5, 8000e1a <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8000e04:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8000e06:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8000e0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e0e:	3301      	adds	r3, #1
 8000e10:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000e12:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000e14:	3b01      	subs	r3, #1
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8000e1a:	6822      	ldr	r2, [r4, #0]
 8000e1c:	6893      	ldr	r3, [r2, #8]
 8000e1e:	07d9      	lsls	r1, r3, #31
 8000e20:	d50d      	bpl.n	8000e3e <HAL_SPI_TransmitReceive+0x1be>
 8000e22:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	b153      	cbz	r3, 8000e3e <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8000e28:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8000e2a:	68d2      	ldr	r2, [r2, #12]
 8000e2c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000e2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8000e30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000e32:	3301      	adds	r3, #1
 8000e34:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8000e36:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000e38:	3b01      	subs	r3, #1
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8000e3e:	f7ff f9d1 	bl	80001e4 <HAL_GetTick>
 8000e42:	eba0 0008 	sub.w	r0, r0, r8
 8000e46:	4287      	cmp	r7, r0
 8000e48:	d8cd      	bhi.n	8000de6 <HAL_SPI_TransmitReceive+0x166>
 8000e4a:	1c7b      	adds	r3, r7, #1
 8000e4c:	d0cb      	beq.n	8000de6 <HAL_SPI_TransmitReceive+0x166>
 8000e4e:	e7b3      	b.n	8000db8 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000e50:	2320      	movs	r3, #32
 8000e52:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8000e54:	2001      	movs	r0, #1
 8000e56:	e7b0      	b.n	8000dba <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8000e58:	2002      	movs	r0, #2
 8000e5a:	e7ae      	b.n	8000dba <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8000e5c:	2002      	movs	r0, #2
 8000e5e:	e7b2      	b.n	8000dc6 <HAL_SPI_TransmitReceive+0x146>

08000e60 <HAL_SPI_Receive>:
{
 8000e60:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000e64:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8000e66:	6843      	ldr	r3, [r0, #4]
{
 8000e68:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8000e6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8000e6e:	4688      	mov	r8, r1
 8000e70:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8000e72:	d10c      	bne.n	8000e8e <HAL_SPI_Receive+0x2e>
 8000e74:	6883      	ldr	r3, [r0, #8]
 8000e76:	b953      	cbnz	r3, 8000e8e <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8000e78:	2304      	movs	r3, #4
 8000e7a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8000e7e:	4613      	mov	r3, r2
 8000e80:	9500      	str	r5, [sp, #0]
 8000e82:	460a      	mov	r2, r1
 8000e84:	f7ff fefc 	bl	8000c80 <HAL_SPI_TransmitReceive>
}
 8000e88:	b002      	add	sp, #8
 8000e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8000e8e:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d079      	beq.n	8000f8a <HAL_SPI_Receive+0x12a>
 8000e96:	2301      	movs	r3, #1
 8000e98:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000e9c:	f7ff f9a2 	bl	80001e4 <HAL_GetTick>
 8000ea0:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000ea2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000ea6:	b2c0      	uxtb	r0, r0
 8000ea8:	2801      	cmp	r0, #1
 8000eaa:	d16c      	bne.n	8000f86 <HAL_SPI_Receive+0x126>
  if ((pData == NULL) || (Size == 0U))
 8000eac:	f1b8 0f00 	cmp.w	r8, #0
 8000eb0:	d057      	beq.n	8000f62 <HAL_SPI_Receive+0x102>
 8000eb2:	2f00      	cmp	r7, #0
 8000eb4:	d055      	beq.n	8000f62 <HAL_SPI_Receive+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8000ec0:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8000ec2:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8000ec4:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8000ec6:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8000ec8:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8000eca:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ecc:	68a3      	ldr	r3, [r4, #8]
  hspi->RxXferSize  = Size;
 8000ece:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ed0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ed4:	6823      	ldr	r3, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8000ed6:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 8000eda:	bf02      	ittt	eq
 8000edc:	681a      	ldreq	r2, [r3, #0]
 8000ede:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 8000ee2:	601a      	streq	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000ee8:	bf5e      	ittt	pl
 8000eea:	681a      	ldrpl	r2, [r3, #0]
 8000eec:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000ef0:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8000ef2:	68e3      	ldr	r3, [r4, #12]
 8000ef4:	b1f3      	cbz	r3, 8000f34 <HAL_SPI_Receive+0xd4>
    while (hspi->RxXferCount > 0U)
 8000ef6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	b1fb      	cbz	r3, 8000f3c <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8000efc:	6823      	ldr	r3, [r4, #0]
 8000efe:	689a      	ldr	r2, [r3, #8]
 8000f00:	07d2      	lsls	r2, r2, #31
 8000f02:	d535      	bpl.n	8000f70 <HAL_SPI_Receive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000f04:	68da      	ldr	r2, [r3, #12]
 8000f06:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000f08:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8000f0c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8000f0e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000f10:	3b01      	subs	r3, #1
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8000f16:	e7ee      	b.n	8000ef6 <HAL_SPI_Receive+0x96>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8000f18:	6823      	ldr	r3, [r4, #0]
 8000f1a:	689a      	ldr	r2, [r3, #8]
 8000f1c:	07d0      	lsls	r0, r2, #31
 8000f1e:	d518      	bpl.n	8000f52 <HAL_SPI_Receive+0xf2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8000f20:	7b1b      	ldrb	r3, [r3, #12]
 8000f22:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000f24:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8000f26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000f28:	3301      	adds	r3, #1
 8000f2a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8000f2c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8000f34:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1ed      	bne.n	8000f18 <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000f3c:	4632      	mov	r2, r6
 8000f3e:	4629      	mov	r1, r5
 8000f40:	4620      	mov	r0, r4
 8000f42:	f7ff fd84 	bl	8000a4e <SPI_EndRxTransaction>
 8000f46:	b9d8      	cbnz	r0, 8000f80 <HAL_SPI_Receive+0x120>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000f48:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000f4a:	3000      	adds	r0, #0
 8000f4c:	bf18      	it	ne
 8000f4e:	2001      	movne	r0, #1
 8000f50:	e007      	b.n	8000f62 <HAL_SPI_Receive+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000f52:	f7ff f947 	bl	80001e4 <HAL_GetTick>
 8000f56:	1b80      	subs	r0, r0, r6
 8000f58:	4285      	cmp	r5, r0
 8000f5a:	d8eb      	bhi.n	8000f34 <HAL_SPI_Receive+0xd4>
 8000f5c:	1c69      	adds	r1, r5, #1
 8000f5e:	d0e9      	beq.n	8000f34 <HAL_SPI_Receive+0xd4>
          errorcode = HAL_TIMEOUT;
 8000f60:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000f62:	2301      	movs	r3, #1
 8000f64:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8000f6e:	e78b      	b.n	8000e88 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000f70:	f7ff f938 	bl	80001e4 <HAL_GetTick>
 8000f74:	1b80      	subs	r0, r0, r6
 8000f76:	4285      	cmp	r5, r0
 8000f78:	d8bd      	bhi.n	8000ef6 <HAL_SPI_Receive+0x96>
 8000f7a:	1c6b      	adds	r3, r5, #1
 8000f7c:	d0bb      	beq.n	8000ef6 <HAL_SPI_Receive+0x96>
 8000f7e:	e7ef      	b.n	8000f60 <HAL_SPI_Receive+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000f80:	2320      	movs	r3, #32
 8000f82:	6563      	str	r3, [r4, #84]	; 0x54
 8000f84:	e7e0      	b.n	8000f48 <HAL_SPI_Receive+0xe8>
    errorcode = HAL_BUSY;
 8000f86:	2002      	movs	r0, #2
 8000f88:	e7eb      	b.n	8000f62 <HAL_SPI_Receive+0x102>
  __HAL_LOCK(hspi);
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	e77c      	b.n	8000e88 <HAL_SPI_Receive+0x28>
	...

08000f90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000f90:	b538      	push	{r3, r4, r5, lr}
 8000f92:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000f94:	6803      	ldr	r3, [r0, #0]
 8000f96:	68c1      	ldr	r1, [r0, #12]
 8000f98:	691a      	ldr	r2, [r3, #16]
 8000f9a:	2419      	movs	r4, #25
 8000f9c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000fa4:	6882      	ldr	r2, [r0, #8]
 8000fa6:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8000fa8:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000faa:	4302      	orrs	r2, r0
 8000fac:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8000fae:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8000fb2:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8000fb6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8000fb8:	430a      	orrs	r2, r1
 8000fba:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000fbc:	695a      	ldr	r2, [r3, #20]
 8000fbe:	69a9      	ldr	r1, [r5, #24]
 8000fc0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000fc4:	430a      	orrs	r2, r1
 8000fc6:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8000fc8:	4a0d      	ldr	r2, [pc, #52]	; (8001000 <UART_SetConfig+0x70>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d114      	bne.n	8000ff8 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8000fce:	f7ff fcf3 	bl	80009b8 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000fd2:	4360      	muls	r0, r4
 8000fd4:	686c      	ldr	r4, [r5, #4]
 8000fd6:	2264      	movs	r2, #100	; 0x64
 8000fd8:	00a4      	lsls	r4, r4, #2
 8000fda:	fbb0 f0f4 	udiv	r0, r0, r4
 8000fde:	fbb0 f4f2 	udiv	r4, r0, r2
 8000fe2:	fb02 0314 	mls	r3, r2, r4, r0
 8000fe6:	011b      	lsls	r3, r3, #4
 8000fe8:	3332      	adds	r3, #50	; 0x32
 8000fea:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fee:	6829      	ldr	r1, [r5, #0]
 8000ff0:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8000ff4:	608b      	str	r3, [r1, #8]
 8000ff6:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8000ff8:	f7ff fcce 	bl	8000998 <HAL_RCC_GetPCLK1Freq>
 8000ffc:	e7e9      	b.n	8000fd2 <UART_SetConfig+0x42>
 8000ffe:	bf00      	nop
 8001000:	40013800 	.word	0x40013800

08001004 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001006:	4604      	mov	r4, r0
 8001008:	460e      	mov	r6, r1
 800100a:	4617      	mov	r7, r2
 800100c:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800100e:	6821      	ldr	r1, [r4, #0]
 8001010:	680b      	ldr	r3, [r1, #0]
 8001012:	ea36 0303 	bics.w	r3, r6, r3
 8001016:	d101      	bne.n	800101c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001018:	2000      	movs	r0, #0
}
 800101a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 800101c:	1c6b      	adds	r3, r5, #1
 800101e:	d0f7      	beq.n	8001010 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001020:	b995      	cbnz	r5, 8001048 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001022:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001024:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001026:	68da      	ldr	r2, [r3, #12]
 8001028:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800102c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800102e:	695a      	ldr	r2, [r3, #20]
 8001030:	f022 0201 	bic.w	r2, r2, #1
 8001034:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001036:	2320      	movs	r3, #32
 8001038:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800103c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001040:	2300      	movs	r3, #0
 8001042:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001048:	f7ff f8cc 	bl	80001e4 <HAL_GetTick>
 800104c:	1bc0      	subs	r0, r0, r7
 800104e:	4285      	cmp	r5, r0
 8001050:	d2dd      	bcs.n	800100e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001052:	e7e6      	b.n	8001022 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001054 <HAL_UART_Init>:
{
 8001054:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001056:	4604      	mov	r4, r0
 8001058:	b340      	cbz	r0, 80010ac <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800105a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800105e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001062:	b91b      	cbnz	r3, 800106c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001064:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001068:	f000 fe7e 	bl	8001d68 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800106c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800106e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001070:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001074:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001076:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001078:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800107c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800107e:	f7ff ff87 	bl	8000f90 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001082:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001084:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001086:	691a      	ldr	r2, [r3, #16]
 8001088:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800108c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800108e:	695a      	ldr	r2, [r3, #20]
 8001090:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001094:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001096:	68da      	ldr	r2, [r3, #12]
 8001098:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800109c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800109e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010a0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80010a2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80010a6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80010aa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010ac:	2001      	movs	r0, #1
}
 80010ae:	bd10      	pop	{r4, pc}

080010b0 <HAL_UART_Transmit>:
{
 80010b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010b4:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80010b6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 80010ba:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80010bc:	2b20      	cmp	r3, #32
{
 80010be:	460d      	mov	r5, r1
 80010c0:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80010c2:	d14e      	bne.n	8001162 <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 80010c4:	2900      	cmp	r1, #0
 80010c6:	d049      	beq.n	800115c <HAL_UART_Transmit+0xac>
 80010c8:	2a00      	cmp	r2, #0
 80010ca:	d047      	beq.n	800115c <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 80010cc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d046      	beq.n	8001162 <HAL_UART_Transmit+0xb2>
 80010d4:	2301      	movs	r3, #1
 80010d6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010da:	2300      	movs	r3, #0
 80010dc:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80010de:	2321      	movs	r3, #33	; 0x21
 80010e0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80010e4:	f7ff f87e 	bl	80001e4 <HAL_GetTick>
 80010e8:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 80010ea:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80010ee:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80010f2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	b96b      	cbnz	r3, 8001114 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80010f8:	463b      	mov	r3, r7
 80010fa:	4632      	mov	r2, r6
 80010fc:	2140      	movs	r1, #64	; 0x40
 80010fe:	4620      	mov	r0, r4
 8001100:	f7ff ff80 	bl	8001004 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001104:	b9a8      	cbnz	r0, 8001132 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8001106:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001108:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 800110c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001114:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001116:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001118:	3b01      	subs	r3, #1
 800111a:	b29b      	uxth	r3, r3
 800111c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800111e:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001120:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001126:	4620      	mov	r0, r4
 8001128:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800112a:	d10e      	bne.n	800114a <HAL_UART_Transmit+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800112c:	f7ff ff6a 	bl	8001004 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001130:	b110      	cbz	r0, 8001138 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8001132:	2003      	movs	r0, #3
 8001134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001138:	882b      	ldrh	r3, [r5, #0]
 800113a:	6822      	ldr	r2, [r4, #0]
 800113c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001140:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001142:	6923      	ldr	r3, [r4, #16]
 8001144:	b943      	cbnz	r3, 8001158 <HAL_UART_Transmit+0xa8>
          pData += 2U;
 8001146:	3502      	adds	r5, #2
 8001148:	e7d3      	b.n	80010f2 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800114a:	f7ff ff5b 	bl	8001004 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800114e:	2800      	cmp	r0, #0
 8001150:	d1ef      	bne.n	8001132 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001152:	6823      	ldr	r3, [r4, #0]
 8001154:	782a      	ldrb	r2, [r5, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	3501      	adds	r5, #1
 800115a:	e7ca      	b.n	80010f2 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800115c:	2001      	movs	r0, #1
 800115e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001162:	2002      	movs	r0, #2
}
 8001164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001168:	b510      	push	{r4, lr}
 800116a:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116c:	2228      	movs	r2, #40	; 0x28
 800116e:	2100      	movs	r1, #0
 8001170:	a806      	add	r0, sp, #24
 8001172:	f000 feda 	bl	8001f2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001176:	2100      	movs	r1, #0
 8001178:	2214      	movs	r2, #20
 800117a:	a801      	add	r0, sp, #4
 800117c:	f000 fed5 	bl	8001f2a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001180:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001184:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001186:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001188:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800118a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800118c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001190:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001192:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001194:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001196:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001198:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800119a:	f7ff f985 	bl	80004a8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119e:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011a8:	4621      	mov	r1, r4
 80011aa:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ac:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ae:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b0:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b2:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011b4:	f7ff fb52 	bl	800085c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80011b8:	b010      	add	sp, #64	; 0x40
 80011ba:	bd10      	pop	{r4, pc}
 80011bc:	0000      	movs	r0, r0
	...

080011c0 <main>:
{
 80011c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c2:	b09f      	sub	sp, #124	; 0x7c
  HAL_Init();
 80011c4:	f7fe fff0 	bl	80001a8 <HAL_Init>
  SystemClock_Config();
 80011c8:	f7ff ffce 	bl	8001168 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	2210      	movs	r2, #16
 80011ce:	2100      	movs	r1, #0
 80011d0:	a80e      	add	r0, sp, #56	; 0x38
 80011d2:	f000 feaa 	bl	8001f2a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d6:	4bba      	ldr	r3, [pc, #744]	; (80014c0 <main+0x300>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 80011d8:	2118      	movs	r1, #24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011da:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 80011dc:	48b9      	ldr	r0, [pc, #740]	; (80014c4 <main+0x304>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011de:	f042 0220 	orr.w	r2, r2, #32
 80011e2:	619a      	str	r2, [r3, #24]
 80011e4:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(ledpb11_GPIO_Port, ledpb11_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011e8:	f002 0220 	and.w	r2, r2, #32
 80011ec:	9203      	str	r2, [sp, #12]
 80011ee:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f0:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : CE_Pin CSN_Pin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 80011f2:	2418      	movs	r4, #24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f4:	f042 0204 	orr.w	r2, r2, #4
 80011f8:	619a      	str	r2, [r3, #24]
 80011fa:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fc:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fe:	f002 0204 	and.w	r2, r2, #4
 8001202:	9204      	str	r2, [sp, #16]
 8001204:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001206:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001208:	2602      	movs	r6, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	f042 0208 	orr.w	r2, r2, #8
 800120e:	619a      	str	r2, [r3, #24]
 8001210:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 8001212:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001214:	f003 0308 	and.w	r3, r3, #8
 8001218:	9305      	str	r3, [sp, #20]
 800121a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 800121c:	f7ff f938 	bl	8000490 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ledpb11_GPIO_Port, ledpb11_Pin, GPIO_PIN_RESET);
 8001220:	2200      	movs	r2, #0
 8001222:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001226:	48a8      	ldr	r0, [pc, #672]	; (80014c8 <main+0x308>)
 8001228:	f7ff f932 	bl	8000490 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IRQ_Pin;
 800122c:	2304      	movs	r3, #4
 800122e:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001230:	4ba6      	ldr	r3, [pc, #664]	; (80014cc <main+0x30c>)
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8001232:	a90e      	add	r1, sp, #56	; 0x38
 8001234:	48a3      	ldr	r0, [pc, #652]	; (80014c4 <main+0x304>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001236:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 800123a:	f7ff f847 	bl	80002cc <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	a90e      	add	r1, sp, #56	; 0x38
 8001240:	48a0      	ldr	r0, [pc, #640]	; (80014c4 <main+0x304>)
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 8001242:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001248:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124a:	f7ff f83f 	bl	80002cc <HAL_GPIO_Init>

  /*Configure GPIO pin : ledpb11_Pin */
  GPIO_InitStruct.Pin = ledpb11_Pin;
 800124e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ledpb11_GPIO_Port, &GPIO_InitStruct);
 8001252:	a90e      	add	r1, sp, #56	; 0x38
 8001254:	489c      	ldr	r0, [pc, #624]	; (80014c8 <main+0x308>)
  GPIO_InitStruct.Pin = ledpb11_Pin;
 8001256:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ledpb11_GPIO_Port, &GPIO_InitStruct);
 800125e:	f7ff f835 	bl	80002cc <HAL_GPIO_Init>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001262:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 8001266:	489a      	ldr	r0, [pc, #616]	; (80014d0 <main+0x310>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001268:	4a9a      	ldr	r2, [pc, #616]	; (80014d4 <main+0x314>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800126a:	6085      	str	r5, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800126c:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001270:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001274:	6183      	str	r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001276:	230a      	movs	r3, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001278:	60c5      	str	r5, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800127a:	6105      	str	r5, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800127c:	6145      	str	r5, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800127e:	61c4      	str	r4, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001280:	6205      	str	r5, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001282:	6245      	str	r5, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001284:	6285      	str	r5, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001286:	62c3      	str	r3, [r0, #44]	; 0x2c
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001288:	260c      	movs	r6, #12
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800128a:	f7ff fc15 	bl	8000ab8 <HAL_SPI_Init>
  huart1.Init.BaudRate = 115200;
 800128e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Instance = USART1;
 8001292:	4c91      	ldr	r4, [pc, #580]	; (80014d8 <main+0x318>)
  huart1.Init.BaudRate = 115200;
 8001294:	4991      	ldr	r1, [pc, #580]	; (80014dc <main+0x31c>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001296:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 115200;
 8001298:	e884 000a 	stmia.w	r4, {r1, r3}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800129c:	60a5      	str	r5, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800129e:	60e5      	str	r5, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012a0:	6125      	str	r5, [r4, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a2:	61a5      	str	r5, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a4:	61e5      	str	r5, [r4, #28]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012a6:	6166      	str	r6, [r4, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012a8:	f7ff fed4 	bl	8001054 <HAL_UART_Init>
  DWT_Init(); //    
 80012ac:	f000 f9c0 	bl	8001630 <DWT_Init>
  uint8_t res = isChipConnected(); //      SPI
 80012b0:	f000 fae6 	bl	8001880 <isChipConnected>
  char str[64] = {0,};
 80012b4:	4629      	mov	r1, r5
 80012b6:	2240      	movs	r2, #64	; 0x40
 80012b8:	a80e      	add	r0, sp, #56	; 0x38
 80012ba:	f000 fe36 	bl	8001f2a <memset>
  snprintf(str, 64, "Connected: %s\n", 1 ? "OK" : "NOT OK");
 80012be:	4b88      	ldr	r3, [pc, #544]	; (80014e0 <main+0x320>)
 80012c0:	4a88      	ldr	r2, [pc, #544]	; (80014e4 <main+0x324>)
 80012c2:	2140      	movs	r1, #64	; 0x40
 80012c4:	a80e      	add	r0, sp, #56	; 0x38
 80012c6:	f000 fe39 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 80012ca:	a80e      	add	r0, sp, #56	; 0x38
 80012cc:	f7fe ff40 	bl	8000150 <strlen>
 80012d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d4:	b282      	uxth	r2, r0
 80012d6:	a90e      	add	r1, sp, #56	; 0x38
 80012d8:	4620      	mov	r0, r4
 80012da:	f7ff fee9 	bl	80010b0 <HAL_UART_Transmit>
  res = NRF_Init(); // 
 80012de:	f000 fc65 	bl	8001bac <NRF_Init>
  snprintf(str, 64, "Init: %s\n", res > 0 && res < 255 ? "OK" : "NOT OK");
 80012e2:	4a7f      	ldr	r2, [pc, #508]	; (80014e0 <main+0x320>)
 80012e4:	3801      	subs	r0, #1
 80012e6:	4b80      	ldr	r3, [pc, #512]	; (80014e8 <main+0x328>)
 80012e8:	b2c0      	uxtb	r0, r0
 80012ea:	28fd      	cmp	r0, #253	; 0xfd
 80012ec:	bf98      	it	ls
 80012ee:	4613      	movls	r3, r2
 80012f0:	2140      	movs	r1, #64	; 0x40
 80012f2:	4a7e      	ldr	r2, [pc, #504]	; (80014ec <main+0x32c>)
 80012f4:	a80e      	add	r0, sp, #56	; 0x38
 80012f6:	f000 fe21 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 80012fa:	a80e      	add	r0, sp, #56	; 0x38
 80012fc:	f7fe ff28 	bl	8000150 <strlen>
 8001300:	a90e      	add	r1, sp, #56	; 0x38
 8001302:	b282      	uxth	r2, r0
 8001304:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001308:	4620      	mov	r0, r4
 800130a:	f7ff fed1 	bl	80010b0 <HAL_UART_Transmit>
  enableAckPayload();
 800130e:	f000 fbcf 	bl	8001ab0 <enableAckPayload>
  setChannel(19);
 8001312:	2013      	movs	r0, #19
 8001314:	f000 faa7 	bl	8001866 <setChannel>
  openReadingPipe(1, pipe1);
 8001318:	a367      	add	r3, pc, #412	; (adr r3, 80014b8 <main+0x2f8>)
 800131a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131e:	4638      	mov	r0, r7
 8001320:	f000 fb30 	bl	8001984 <openReadingPipe>
  startListening();
 8001324:	f000 fb7a 	bl	8001a1c <startListening>
  uint8_t status = get_status();
 8001328:	f000 fa9a 	bl	8001860 <get_status>
  snprintf(str, 64, "get_status: 0x%02x\n", status);
 800132c:	4a70      	ldr	r2, [pc, #448]	; (80014f0 <main+0x330>)
 800132e:	4603      	mov	r3, r0
 8001330:	2140      	movs	r1, #64	; 0x40
 8001332:	a80e      	add	r0, sp, #56	; 0x38
 8001334:	f000 fe02 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 8001338:	a80e      	add	r0, sp, #56	; 0x38
 800133a:	f7fe ff09 	bl	8000150 <strlen>
 800133e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001342:	b282      	uxth	r2, r0
 8001344:	a90e      	add	r1, sp, #56	; 0x38
 8001346:	4620      	mov	r0, r4
 8001348:	f7ff feb2 	bl	80010b0 <HAL_UART_Transmit>
  status = getPALevel();
 800134c:	f000 fc05 	bl	8001b5a <getPALevel>
  snprintf(str, 64, "getPALevel: 0x%02x  ", status);
 8001350:	4a68      	ldr	r2, [pc, #416]	; (80014f4 <main+0x334>)
 8001352:	4603      	mov	r3, r0
 8001354:	2140      	movs	r1, #64	; 0x40
  status = getPALevel();
 8001356:	4605      	mov	r5, r0
  snprintf(str, 64, "getPALevel: 0x%02x  ", status);
 8001358:	a80e      	add	r0, sp, #56	; 0x38
 800135a:	f000 fdef 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 800135e:	a80e      	add	r0, sp, #56	; 0x38
 8001360:	f7fe fef6 	bl	8000150 <strlen>
 8001364:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001368:	b282      	uxth	r2, r0
 800136a:	a90e      	add	r1, sp, #56	; 0x38
 800136c:	4620      	mov	r0, r4
 800136e:	f7ff fe9f 	bl	80010b0 <HAL_UART_Transmit>
  if(status == 0x00)
 8001372:	2d00      	cmp	r5, #0
 8001374:	f040 808f 	bne.w	8001496 <main+0x2d6>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_PA_MIN\n", strlen("RF24_PA_MIN\n"), 1000);
 8001378:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800137c:	4632      	mov	r2, r6
 800137e:	495e      	ldr	r1, [pc, #376]	; (80014f8 <main+0x338>)
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_PA_MAX\n", strlen("RF24_PA_MAX\n"), 1000);
 8001380:	4620      	mov	r0, r4
 8001382:	f7ff fe95 	bl	80010b0 <HAL_UART_Transmit>
  status = getChannel();
 8001386:	f000 fa72 	bl	800186e <getChannel>
  snprintf(str, 64, "getChannel: 0x%02x  %d\n", status, status);
 800138a:	4a5c      	ldr	r2, [pc, #368]	; (80014fc <main+0x33c>)
  status = getChannel();
 800138c:	4603      	mov	r3, r0
  snprintf(str, 64, "getChannel: 0x%02x  %d\n", status, status);
 800138e:	2140      	movs	r1, #64	; 0x40
 8001390:	9000      	str	r0, [sp, #0]
 8001392:	a80e      	add	r0, sp, #56	; 0x38
 8001394:	f000 fdd2 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 8001398:	a80e      	add	r0, sp, #56	; 0x38
 800139a:	f7fe fed9 	bl	8000150 <strlen>
 800139e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a2:	b282      	uxth	r2, r0
 80013a4:	a90e      	add	r1, sp, #56	; 0x38
 80013a6:	484c      	ldr	r0, [pc, #304]	; (80014d8 <main+0x318>)
 80013a8:	f7ff fe82 	bl	80010b0 <HAL_UART_Transmit>
  status = getDataRate();
 80013ac:	f000 fc60 	bl	8001c70 <getDataRate>
  snprintf(str, 64, "getDataRate: 0x%02x  ", status);
 80013b0:	4a53      	ldr	r2, [pc, #332]	; (8001500 <main+0x340>)
 80013b2:	4603      	mov	r3, r0
 80013b4:	2140      	movs	r1, #64	; 0x40
  status = getDataRate();
 80013b6:	4604      	mov	r4, r0
  snprintf(str, 64, "getDataRate: 0x%02x  ", status);
 80013b8:	a80e      	add	r0, sp, #56	; 0x38
 80013ba:	f000 fdbf 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 80013be:	a80e      	add	r0, sp, #56	; 0x38
 80013c0:	f7fe fec6 	bl	8000150 <strlen>
 80013c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013c8:	b282      	uxth	r2, r0
 80013ca:	a90e      	add	r1, sp, #56	; 0x38
 80013cc:	4842      	ldr	r0, [pc, #264]	; (80014d8 <main+0x318>)
 80013ce:	f7ff fe6f 	bl	80010b0 <HAL_UART_Transmit>
  if(status == 0x02)
 80013d2:	2c02      	cmp	r4, #2
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_250KBPS\n", strlen("RF24_250KBPS\n"), 1000);
 80013d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if(status == 0x02)
 80013d8:	f040 80ae 	bne.w	8001538 <main+0x378>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_250KBPS\n", strlen("RF24_250KBPS\n"), 1000);
 80013dc:	220d      	movs	r2, #13
 80013de:	4949      	ldr	r1, [pc, #292]	; (8001504 <main+0x344>)
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_1MBPS\n", strlen("RF24_1MBPS\n"), 1000);
 80013e0:	483d      	ldr	r0, [pc, #244]	; (80014d8 <main+0x318>)
 80013e2:	f7ff fe65 	bl	80010b0 <HAL_UART_Transmit>
  status = getPayloadSize();
 80013e6:	f000 fa45 	bl	8001874 <getPayloadSize>
  snprintf(str, 64, "getPayloadSize: %d\n", status);
 80013ea:	4a47      	ldr	r2, [pc, #284]	; (8001508 <main+0x348>)
 80013ec:	4603      	mov	r3, r0
 80013ee:	2140      	movs	r1, #64	; 0x40
 80013f0:	a80e      	add	r0, sp, #56	; 0x38
 80013f2:	f000 fda3 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 80013f6:	a80e      	add	r0, sp, #56	; 0x38
 80013f8:	f7fe feaa 	bl	8000150 <strlen>
 80013fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001400:	b282      	uxth	r2, r0
 8001402:	a90e      	add	r1, sp, #56	; 0x38
 8001404:	4834      	ldr	r0, [pc, #208]	; (80014d8 <main+0x318>)
 8001406:	f7ff fe53 	bl	80010b0 <HAL_UART_Transmit>
  status = getCRCLength();
 800140a:	f000 fc40 	bl	8001c8e <getCRCLength>
  snprintf(str, 64, "getCRCLength: 0x%02x  ", status);
 800140e:	4a3f      	ldr	r2, [pc, #252]	; (800150c <main+0x34c>)
 8001410:	4603      	mov	r3, r0
 8001412:	2140      	movs	r1, #64	; 0x40
  status = getCRCLength();
 8001414:	4604      	mov	r4, r0
  snprintf(str, 64, "getCRCLength: 0x%02x  ", status);
 8001416:	a80e      	add	r0, sp, #56	; 0x38
 8001418:	f000 fd90 	bl	8001f3c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 800141c:	a80e      	add	r0, sp, #56	; 0x38
 800141e:	f7fe fe97 	bl	8000150 <strlen>
 8001422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001426:	b282      	uxth	r2, r0
 8001428:	a90e      	add	r1, sp, #56	; 0x38
 800142a:	482b      	ldr	r0, [pc, #172]	; (80014d8 <main+0x318>)
 800142c:	f7ff fe40 	bl	80010b0 <HAL_UART_Transmit>
  if(status == 0x00)
 8001430:	2c00      	cmp	r4, #0
 8001432:	f040 8088 	bne.w	8001546 <main+0x386>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_CRC_DISABLED\n", strlen("RF24_CRC_DISABLED\n"), 1000);
 8001436:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800143a:	2212      	movs	r2, #18
 800143c:	4934      	ldr	r1, [pc, #208]	; (8001510 <main+0x350>)
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_CRC_16\n", strlen("RF24_CRC_16\n"), 1000);
 800143e:	4826      	ldr	r0, [pc, #152]	; (80014d8 <main+0x318>)
 8001440:	f7ff fe36 	bl	80010b0 <HAL_UART_Transmit>
  maskIRQ(true, true, true); //  
 8001444:	2201      	movs	r2, #1
 8001446:	4611      	mov	r1, r2
 8001448:	4610      	mov	r0, r2
 800144a:	f000 fa37 	bl	80018bc <maskIRQ>
	uint8_t nrf_data[32] = {0,}; //    
 800144e:	2500      	movs	r5, #0
		remsg++;
 8001450:	4c30      	ldr	r4, [pc, #192]	; (8001514 <main+0x354>)
				HAL_UART_Transmit(&huart1, (uint8_t*)"Unknown pipe\n", strlen("Unknown pipe\n"), 1000);
 8001452:	4e31      	ldr	r6, [pc, #196]	; (8001518 <main+0x358>)
	uint8_t nrf_data[32] = {0,}; //    
 8001454:	2220      	movs	r2, #32
 8001456:	2100      	movs	r1, #0
 8001458:	a806      	add	r0, sp, #24
 800145a:	f000 fd66 	bl	8001f2a <memset>
	uint8_t pipe_num = 0;
 800145e:	a81e      	add	r0, sp, #120	; 0x78
 8001460:	f800 5d6d 	strb.w	r5, [r0, #-109]!
	if(available(&pipe_num)) //    -
 8001464:	f000 fa70 	bl	8001948 <available>
 8001468:	2800      	cmp	r0, #0
 800146a:	d0f3      	beq.n	8001454 <main+0x294>
		remsg++;
 800146c:	7823      	ldrb	r3, [r4, #0]
		writeAckPayload(pipe_num, &remsg, sizeof(remsg)); //      
 800146e:	2201      	movs	r2, #1
		remsg++;
 8001470:	3301      	adds	r3, #1
		writeAckPayload(pipe_num, &remsg, sizeof(remsg)); //      
 8001472:	4928      	ldr	r1, [pc, #160]	; (8001514 <main+0x354>)
 8001474:	f89d 000b 	ldrb.w	r0, [sp, #11]
		remsg++;
 8001478:	7023      	strb	r3, [r4, #0]
		writeAckPayload(pipe_num, &remsg, sizeof(remsg)); //      
 800147a:	f000 fb33 	bl	8001ae4 <writeAckPayload>
		if(pipe_num == 0) //      
 800147e:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d16e      	bne.n	8001564 <main+0x3a4>
			HAL_UART_Transmit(&huart1, (uint8_t*)"pipe 0\n", strlen("pipe 0\n"), 1000);
 8001486:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800148a:	2207      	movs	r2, #7
 800148c:	4923      	ldr	r1, [pc, #140]	; (800151c <main+0x35c>)
			HAL_UART_Transmit(&huart1, (uint8_t*)"pipe 2\n", strlen("pipe 2\n"), 1000);
 800148e:	4812      	ldr	r0, [pc, #72]	; (80014d8 <main+0x318>)
 8001490:	f7ff fe0e 	bl	80010b0 <HAL_UART_Transmit>
 8001494:	e7de      	b.n	8001454 <main+0x294>
  else if(status == 0x01)
 8001496:	2d01      	cmp	r5, #1
 8001498:	d104      	bne.n	80014a4 <main+0x2e4>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_PA_LOW\n", strlen("RF24_PA_LOW\n"), 1000);
 800149a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800149e:	4632      	mov	r2, r6
 80014a0:	491f      	ldr	r1, [pc, #124]	; (8001520 <main+0x360>)
 80014a2:	e76d      	b.n	8001380 <main+0x1c0>
  else if(status == 0x02)
 80014a4:	2d02      	cmp	r5, #2
 80014a6:	d13f      	bne.n	8001528 <main+0x368>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_PA_HIGH\n", strlen("RF24_PA_HIGH\n"), 1000);
 80014a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ac:	220d      	movs	r2, #13
 80014ae:	491d      	ldr	r1, [pc, #116]	; (8001524 <main+0x364>)
 80014b0:	e766      	b.n	8001380 <main+0x1c0>
 80014b2:	bf00      	nop
 80014b4:	f3af 8000 	nop.w
 80014b8:	e8f0f0e2 	.word	0xe8f0f0e2
 80014bc:	000000e8 	.word	0x000000e8
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40010800 	.word	0x40010800
 80014c8:	40010c00 	.word	0x40010c00
 80014cc:	10210000 	.word	0x10210000
 80014d0:	200000e8 	.word	0x200000e8
 80014d4:	40013000 	.word	0x40013000
 80014d8:	200000a8 	.word	0x200000a8
 80014dc:	40013800 	.word	0x40013800
 80014e0:	080027c8 	.word	0x080027c8
 80014e4:	080027cb 	.word	0x080027cb
 80014e8:	080027c4 	.word	0x080027c4
 80014ec:	080027da 	.word	0x080027da
 80014f0:	080027e4 	.word	0x080027e4
 80014f4:	080027f8 	.word	0x080027f8
 80014f8:	0800280d 	.word	0x0800280d
 80014fc:	08002842 	.word	0x08002842
 8001500:	0800285d 	.word	0x0800285d
 8001504:	08002873 	.word	0x08002873
 8001508:	08002899 	.word	0x08002899
 800150c:	080028ad 	.word	0x080028ad
 8001510:	080028c4 	.word	0x080028c4
 8001514:	2000008c 	.word	0x2000008c
 8001518:	0800292a 	.word	0x0800292a
 800151c:	080028f0 	.word	0x080028f0
 8001520:	0800281a 	.word	0x0800281a
 8001524:	08002827 	.word	0x08002827
  else if(status == 0x03)
 8001528:	2d03      	cmp	r5, #3
 800152a:	f47f af2c 	bne.w	8001386 <main+0x1c6>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_PA_MAX\n", strlen("RF24_PA_MAX\n"), 1000);
 800152e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001532:	4632      	mov	r2, r6
 8001534:	4934      	ldr	r1, [pc, #208]	; (8001608 <main+0x448>)
 8001536:	e723      	b.n	8001380 <main+0x1c0>
  else if(status == 0x01)
 8001538:	2c01      	cmp	r4, #1
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_2MBPS\n", strlen("RF24_2MBPS\n"), 1000);
 800153a:	f04f 020b 	mov.w	r2, #11
 800153e:	bf0c      	ite	eq
 8001540:	4932      	ldreq	r1, [pc, #200]	; (800160c <main+0x44c>)
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_1MBPS\n", strlen("RF24_1MBPS\n"), 1000);
 8001542:	4933      	ldrne	r1, [pc, #204]	; (8001610 <main+0x450>)
 8001544:	e74c      	b.n	80013e0 <main+0x220>
  else if(status == 0x01)
 8001546:	2c01      	cmp	r4, #1
 8001548:	d104      	bne.n	8001554 <main+0x394>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_CRC_8\n", strlen("RF24_CRC_8\n"), 1000);
 800154a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800154e:	220b      	movs	r2, #11
 8001550:	4930      	ldr	r1, [pc, #192]	; (8001614 <main+0x454>)
 8001552:	e774      	b.n	800143e <main+0x27e>
  else if(status == 0x02)
 8001554:	2c02      	cmp	r4, #2
 8001556:	f47f af75 	bne.w	8001444 <main+0x284>
	  HAL_UART_Transmit(&huart1, (uint8_t*)"RF24_CRC_16\n", strlen("RF24_CRC_16\n"), 1000);
 800155a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800155e:	220c      	movs	r2, #12
 8001560:	492d      	ldr	r1, [pc, #180]	; (8001618 <main+0x458>)
 8001562:	e76c      	b.n	800143e <main+0x27e>
		else if(pipe_num == 1)
 8001564:	2b01      	cmp	r3, #1
 8001566:	d135      	bne.n	80015d4 <main+0x414>
			HAL_UART_Transmit(&huart1, (uint8_t*)"pipe 1\n", strlen("pipe 1\n"), 1000);
 8001568:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800156c:	2207      	movs	r2, #7
 800156e:	492b      	ldr	r1, [pc, #172]	; (800161c <main+0x45c>)
 8001570:	482b      	ldr	r0, [pc, #172]	; (8001620 <main+0x460>)
 8001572:	f7ff fd9d 	bl	80010b0 <HAL_UART_Transmit>
			uint8_t count = getDynamicPayloadSize(); //    
 8001576:	f000 f9b7 	bl	80018e8 <getDynamicPayloadSize>
			read(&nrf_data, count); //     nrf_data     
 800157a:	4601      	mov	r1, r0
 800157c:	a806      	add	r0, sp, #24
 800157e:	f000 f9f7 	bl	8001970 <read>
			if(nrf_data[0] == 77 && nrf_data[1] == 86 && nrf_data[2] == 97) //   
 8001582:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001586:	2b4d      	cmp	r3, #77	; 0x4d
 8001588:	f47f af64 	bne.w	8001454 <main+0x294>
 800158c:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8001590:	2b56      	cmp	r3, #86	; 0x56
 8001592:	f47f af5f 	bne.w	8001454 <main+0x294>
 8001596:	f89d 301a 	ldrb.w	r3, [sp, #26]
 800159a:	2b61      	cmp	r3, #97	; 0x61
 800159c:	f47f af5a 	bne.w	8001454 <main+0x294>
				HAL_GPIO_TogglePin(ledpb11_GPIO_Port, ledpb11_Pin);
 80015a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015a4:	481f      	ldr	r0, [pc, #124]	; (8001624 <main+0x464>)
 80015a6:	f7fe ff78 	bl	800049a <HAL_GPIO_TogglePin>
				snprintf(str, 64, "data[0]=%d data[1]=%d data[2]=%d\n", nrf_data[0], nrf_data[1], nrf_data[2]);
 80015aa:	f89d 201a 	ldrb.w	r2, [sp, #26]
 80015ae:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80015b2:	9201      	str	r2, [sp, #4]
 80015b4:	f89d 2019 	ldrb.w	r2, [sp, #25]
 80015b8:	2140      	movs	r1, #64	; 0x40
 80015ba:	9200      	str	r2, [sp, #0]
 80015bc:	a80e      	add	r0, sp, #56	; 0x38
 80015be:	4a1a      	ldr	r2, [pc, #104]	; (8001628 <main+0x468>)
 80015c0:	f000 fcbc 	bl	8001f3c <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), 1000);
 80015c4:	a80e      	add	r0, sp, #56	; 0x38
 80015c6:	f7fe fdc3 	bl	8000150 <strlen>
 80015ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ce:	b282      	uxth	r2, r0
 80015d0:	a90e      	add	r1, sp, #56	; 0x38
 80015d2:	e75c      	b.n	800148e <main+0x2ce>
		else if(pipe_num == 2)
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d114      	bne.n	8001602 <main+0x442>
			HAL_UART_Transmit(&huart1, (uint8_t*)"pipe 2\n", strlen("pipe 2\n"), 1000);
 80015d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015dc:	2207      	movs	r2, #7
 80015de:	4913      	ldr	r1, [pc, #76]	; (800162c <main+0x46c>)
 80015e0:	e755      	b.n	800148e <main+0x2ce>
				read(&nrf_data, sizeof(nrf_data));
 80015e2:	2120      	movs	r1, #32
 80015e4:	a806      	add	r0, sp, #24
 80015e6:	f000 f9c3 	bl	8001970 <read>
				HAL_UART_Transmit(&huart1, (uint8_t*)"Unknown pipe\n", strlen("Unknown pipe\n"), 1000);
 80015ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ee:	220d      	movs	r2, #13
 80015f0:	4631      	mov	r1, r6
 80015f2:	4638      	mov	r0, r7
 80015f4:	f7ff fd5c 	bl	80010b0 <HAL_UART_Transmit>
			while(availableMy()) //      ,   
 80015f8:	f000 f9b7 	bl	800196a <availableMy>
 80015fc:	2800      	cmp	r0, #0
 80015fe:	d1f0      	bne.n	80015e2 <main+0x422>
 8001600:	e728      	b.n	8001454 <main+0x294>
				HAL_UART_Transmit(&huart1, (uint8_t*)"Unknown pipe\n", strlen("Unknown pipe\n"), 1000);
 8001602:	4f07      	ldr	r7, [pc, #28]	; (8001620 <main+0x460>)
 8001604:	e7f8      	b.n	80015f8 <main+0x438>
 8001606:	bf00      	nop
 8001608:	08002835 	.word	0x08002835
 800160c:	08002881 	.word	0x08002881
 8001610:	0800288d 	.word	0x0800288d
 8001614:	080028d7 	.word	0x080028d7
 8001618:	080028e3 	.word	0x080028e3
 800161c:	080028f8 	.word	0x080028f8
 8001620:	200000a8 	.word	0x200000a8
 8001624:	40010c00 	.word	0x40010c00
 8001628:	08002900 	.word	0x08002900
 800162c:	08002922 	.word	0x08002922

08001630 <DWT_Init>:
uint8_t txDelay = 0;


void DWT_Init(void)
{
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 8001630:	4a05      	ldr	r2, [pc, #20]	; (8001648 <DWT_Init+0x18>)
 8001632:	6813      	ldr	r3, [r2, #0]
 8001634:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001638:	6013      	str	r3, [r2, #0]
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 800163a:	4a04      	ldr	r2, [pc, #16]	; (800164c <DWT_Init+0x1c>)
 800163c:	6813      	ldr	r3, [r2, #0]
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	e000edfc 	.word	0xe000edfc
 800164c:	e0001000 	.word	0xe0001000

08001650 <delay_us>:
}

void delay_us(uint32_t us) // DelayMicro
{
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <delay_us+0x1c>)
 8001652:	4a07      	ldr	r2, [pc, #28]	; (8001670 <delay_us+0x20>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	fbb3 f3f2 	udiv	r3, r3, r2
    DWT->CYCCNT = 0U; //  
 800165a:	2200      	movs	r2, #0
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 800165c:	4358      	muls	r0, r3
    DWT->CYCCNT = 0U; //  
 800165e:	4b05      	ldr	r3, [pc, #20]	; (8001674 <delay_us+0x24>)
 8001660:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	4290      	cmp	r0, r2
 8001666:	d8fc      	bhi.n	8001662 <delay_us+0x12>
}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000008 	.word	0x20000008
 8001670:	000f4240 	.word	0x000f4240
 8001674:	e0001000 	.word	0xe0001000

08001678 <csn>:

void csn(uint8_t level)
{
 8001678:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, level);
 800167a:	4602      	mov	r2, r0
 800167c:	2110      	movs	r1, #16
 800167e:	4804      	ldr	r0, [pc, #16]	; (8001690 <csn+0x18>)
 8001680:	f7fe ff06 	bl	8000490 <HAL_GPIO_WritePin>
	delay_us(5);
}
 8001684:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	delay_us(5);
 8001688:	2005      	movs	r0, #5
 800168a:	f7ff bfe1 	b.w	8001650 <delay_us>
 800168e:	bf00      	nop
 8001690:	40010800 	.word	0x40010800

08001694 <ce>:

void ce(uint8_t level)
{
	HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, level);
 8001694:	4602      	mov	r2, r0
 8001696:	2108      	movs	r1, #8
 8001698:	4801      	ldr	r0, [pc, #4]	; (80016a0 <ce+0xc>)
 800169a:	f7fe bef9 	b.w	8000490 <HAL_GPIO_WritePin>
 800169e:	bf00      	nop
 80016a0:	40010800 	.word	0x40010800

080016a4 <read_register>:
}

uint8_t read_register(uint8_t reg)
{
 80016a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t addr = R_REGISTER | (REGISTER_MASK & reg);
 80016a6:	f000 001f 	and.w	r0, r0, #31
 80016aa:	f88d 000e 	strb.w	r0, [sp, #14]
	uint8_t dt = 0;
 80016ae:	2000      	movs	r0, #0

	csn(LOW);
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 80016b0:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	uint8_t dt = 0;
 80016b4:	ac04      	add	r4, sp, #16
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 80016b6:	4d0d      	ldr	r5, [pc, #52]	; (80016ec <read_register+0x48>)
	uint8_t dt = 0;
 80016b8:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 80016bc:	f7ff ffdc 	bl	8001678 <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &dt, 1, 1000);
 80016c0:	4622      	mov	r2, r4
 80016c2:	f10d 010e 	add.w	r1, sp, #14
 80016c6:	9600      	str	r6, [sp, #0]
 80016c8:	2301      	movs	r3, #1
 80016ca:	4628      	mov	r0, r5
 80016cc:	f7ff fad8 	bl	8000c80 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)0xff, &dt, 1, 1000);
 80016d0:	2301      	movs	r3, #1
 80016d2:	4622      	mov	r2, r4
 80016d4:	21ff      	movs	r1, #255	; 0xff
 80016d6:	9600      	str	r6, [sp, #0]
 80016d8:	4628      	mov	r0, r5
 80016da:	f7ff fad1 	bl	8000c80 <HAL_SPI_TransmitReceive>
	csn(HIGH);
 80016de:	2001      	movs	r0, #1
 80016e0:	f7ff ffca 	bl	8001678 <csn>
	return dt;
}
 80016e4:	f89d 000f 	ldrb.w	r0, [sp, #15]
 80016e8:	b004      	add	sp, #16
 80016ea:	bd70      	pop	{r4, r5, r6, pc}
 80016ec:	200000e8 	.word	0x200000e8

080016f0 <write_registerMy>:

uint8_t write_registerMy(uint8_t reg, const uint8_t* buf, uint8_t len)
{
	uint8_t status = 0;
 80016f0:	2300      	movs	r3, #0
{
 80016f2:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);

	csn(LOW);
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 80016f4:	2564      	movs	r5, #100	; 0x64
{
 80016f6:	460e      	mov	r6, r1
 80016f8:	4617      	mov	r7, r2
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 80016fa:	f000 001f 	and.w	r0, r0, #31
{
 80016fe:	b085      	sub	sp, #20
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8001700:	4c0f      	ldr	r4, [pc, #60]	; (8001740 <write_registerMy+0x50>)
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8001702:	f040 0020 	orr.w	r0, r0, #32
 8001706:	f88d 000f 	strb.w	r0, [sp, #15]
	csn(LOW);
 800170a:	4618      	mov	r0, r3
	uint8_t status = 0;
 800170c:	f88d 300e 	strb.w	r3, [sp, #14]
	csn(LOW);
 8001710:	f7ff ffb2 	bl	8001678 <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8001714:	f10d 020e 	add.w	r2, sp, #14
 8001718:	f10d 010f 	add.w	r1, sp, #15
 800171c:	9500      	str	r5, [sp, #0]
 800171e:	2301      	movs	r3, #1
 8001720:	4620      	mov	r0, r4
 8001722:	f7ff faad 	bl	8000c80 <HAL_SPI_TransmitReceive>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, 100);
 8001726:	462b      	mov	r3, r5
 8001728:	463a      	mov	r2, r7
 800172a:	4631      	mov	r1, r6
 800172c:	4620      	mov	r0, r4
 800172e:	f7ff f9fe 	bl	8000b2e <HAL_SPI_Transmit>
	csn(HIGH);
 8001732:	2001      	movs	r0, #1
 8001734:	f7ff ffa0 	bl	8001678 <csn>
	return status;
}
 8001738:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800173c:	b005      	add	sp, #20
 800173e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001740:	200000e8 	.word	0x200000e8

08001744 <write_register>:

uint8_t write_register(uint8_t reg, uint8_t value)
{
	uint8_t status = 0;
 8001744:	2300      	movs	r3, #0
{
 8001746:	b510      	push	{r4, lr}
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 8001748:	f000 001f 	and.w	r0, r0, #31
{
 800174c:	b086      	sub	sp, #24
	uint8_t addr = W_REGISTER | (REGISTER_MASK & reg);
 800174e:	f040 0020 	orr.w	r0, r0, #32
 8001752:	f88d 0017 	strb.w	r0, [sp, #23]
	csn(LOW);
 8001756:	4618      	mov	r0, r3
{
 8001758:	f88d 100f 	strb.w	r1, [sp, #15]
	uint8_t status = 0;
 800175c:	f88d 3016 	strb.w	r3, [sp, #22]
	csn(LOW);
 8001760:	f7ff ff8a 	bl	8001678 <csn>
	HAL_SPI_TransmitReceive(&hspi1, &addr, &status, 1, 100);
 8001764:	2364      	movs	r3, #100	; 0x64
 8001766:	4c0c      	ldr	r4, [pc, #48]	; (8001798 <write_register+0x54>)
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	f10d 0216 	add.w	r2, sp, #22
 800176e:	f10d 0117 	add.w	r1, sp, #23
 8001772:	2301      	movs	r3, #1
 8001774:	4620      	mov	r0, r4
 8001776:	f7ff fa83 	bl	8000c80 <HAL_SPI_TransmitReceive>
	HAL_SPI_Transmit(&hspi1, &value, 1, 1000);
 800177a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800177e:	2201      	movs	r2, #1
 8001780:	f10d 010f 	add.w	r1, sp, #15
 8001784:	4620      	mov	r0, r4
 8001786:	f7ff f9d2 	bl	8000b2e <HAL_SPI_Transmit>
	csn(HIGH);
 800178a:	2001      	movs	r0, #1
 800178c:	f7ff ff74 	bl	8001678 <csn>
	return status;
}
 8001790:	f89d 0016 	ldrb.w	r0, [sp, #22]
 8001794:	b006      	add	sp, #24
 8001796:	bd10      	pop	{r4, pc}
 8001798:	200000e8 	.word	0x200000e8

0800179c <read_payload>:
	csn(HIGH);
	return status;
}

uint8_t read_payload(void* buf, uint8_t data_len)
{
 800179c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t status = 0;
	uint8_t* current = (uint8_t*)buf;

	if(data_len > payload_size)
 800179e:	4b1b      	ldr	r3, [pc, #108]	; (800180c <read_payload+0x70>)
{
 80017a0:	4607      	mov	r7, r0
	if(data_len > payload_size)
 80017a2:	781c      	ldrb	r4, [r3, #0]
	{
		data_len = payload_size;
	}

	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	; (8001810 <read_payload+0x74>)
 80017a6:	428c      	cmp	r4, r1
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	4626      	mov	r6, r4
 80017ac:	bf28      	it	cs
 80017ae:	460e      	movcs	r6, r1
 80017b0:	b9eb      	cbnz	r3, 80017ee <read_payload+0x52>
 80017b2:	1ba4      	subs	r4, r4, r6
 80017b4:	b2e4      	uxtb	r4, r4

	uint8_t addr = R_RX_PAYLOAD;
 80017b6:	2361      	movs	r3, #97	; 0x61
 80017b8:	ad02      	add	r5, sp, #8
 80017ba:	f805 3d02 	strb.w	r3, [r5, #-2]!
	csn(LOW);
 80017be:	2000      	movs	r0, #0
 80017c0:	f7ff ff5a 	bl	8001678 <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 100);
 80017c4:	4629      	mov	r1, r5
 80017c6:	2364      	movs	r3, #100	; 0x64
 80017c8:	2201      	movs	r2, #1
 80017ca:	4812      	ldr	r0, [pc, #72]	; (8001814 <read_payload+0x78>)
 80017cc:	f7ff f9af 	bl	8000b2e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*)current, data_len, 100);
 80017d0:	4632      	mov	r2, r6
 80017d2:	2364      	movs	r3, #100	; 0x64
 80017d4:	4639      	mov	r1, r7
 80017d6:	480f      	ldr	r0, [pc, #60]	; (8001814 <read_payload+0x78>)
 80017d8:	f7ff fb42 	bl	8000e60 <HAL_SPI_Receive>

	while(blank_len--)
	{
		uint8_t empt = 0;
 80017dc:	2500      	movs	r5, #0
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 80017de:	4e0d      	ldr	r6, [pc, #52]	; (8001814 <read_payload+0x78>)
	while(blank_len--)
 80017e0:	b93c      	cbnz	r4, 80017f2 <read_payload+0x56>
	}

	csn(HIGH);
 80017e2:	2001      	movs	r0, #1
 80017e4:	f7ff ff48 	bl	8001678 <csn>
	return status;
}
 80017e8:	4620      	mov	r0, r4
 80017ea:	b003      	add	sp, #12
 80017ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t blank_len = dynamic_payloads_enabled ? 0 : payload_size - data_len;
 80017ee:	2400      	movs	r4, #0
 80017f0:	e7e1      	b.n	80017b6 <read_payload+0x1a>
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 80017f2:	2364      	movs	r3, #100	; 0x64
 80017f4:	2201      	movs	r2, #1
 80017f6:	f10d 0107 	add.w	r1, sp, #7
 80017fa:	4630      	mov	r0, r6
 80017fc:	3c01      	subs	r4, #1
		uint8_t empt = 0;
 80017fe:	f88d 5007 	strb.w	r5, [sp, #7]
 8001802:	b2e4      	uxtb	r4, r4
		HAL_SPI_Receive(&hspi1, &empt, 1, 100);
 8001804:	f7ff fb2c 	bl	8000e60 <HAL_SPI_Receive>
 8001808:	e7ea      	b.n	80017e0 <read_payload+0x44>
 800180a:	bf00      	nop
 800180c:	2000008e 	.word	0x2000008e
 8001810:	20000140 	.word	0x20000140
 8001814:	200000e8 	.word	0x200000e8

08001818 <spiTrans>:
{
	return spiTrans(FLUSH_TX);
}

uint8_t spiTrans(uint8_t cmd)
{
 8001818:	b510      	push	{r4, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	f88d 000f 	strb.w	r0, [sp, #15]
	uint8_t status = 0;
 8001820:	2000      	movs	r0, #0
 8001822:	ac06      	add	r4, sp, #24
 8001824:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 8001828:	f7ff ff26 	bl	8001678 <csn>
	HAL_SPI_TransmitReceive(&hspi1, &cmd, &status, 1, 1000);
 800182c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001830:	4622      	mov	r2, r4
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	f10d 010f 	add.w	r1, sp, #15
 8001838:	2301      	movs	r3, #1
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <spiTrans+0x38>)
 800183c:	f7ff fa20 	bl	8000c80 <HAL_SPI_TransmitReceive>
	csn(HIGH);
 8001840:	2001      	movs	r0, #1
 8001842:	f7ff ff19 	bl	8001678 <csn>
	return status;
}
 8001846:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800184a:	b006      	add	sp, #24
 800184c:	bd10      	pop	{r4, pc}
 800184e:	bf00      	nop
 8001850:	200000e8 	.word	0x200000e8

08001854 <flush_rx>:
	return spiTrans(FLUSH_RX);
 8001854:	20e2      	movs	r0, #226	; 0xe2
 8001856:	f7ff bfdf 	b.w	8001818 <spiTrans>

0800185a <flush_tx>:
	return spiTrans(FLUSH_TX);
 800185a:	20e1      	movs	r0, #225	; 0xe1
 800185c:	f7ff bfdc 	b.w	8001818 <spiTrans>

08001860 <get_status>:

uint8_t get_status(void)
{
	return spiTrans(NOP);
 8001860:	20ff      	movs	r0, #255	; 0xff
 8001862:	f7ff bfd9 	b.w	8001818 <spiTrans>

08001866 <setChannel>:
}

void setChannel(uint8_t channel)
{
	write_register(RF_CH, channel);
 8001866:	4601      	mov	r1, r0
 8001868:	2005      	movs	r0, #5
 800186a:	f7ff bf6b 	b.w	8001744 <write_register>

0800186e <getChannel>:
}

uint8_t getChannel()
{
	return read_register(RF_CH);
 800186e:	2005      	movs	r0, #5
 8001870:	f7ff bf18 	b.w	80016a4 <read_register>

08001874 <getPayloadSize>:
}

uint8_t getPayloadSize(void)
{
	return payload_size;
}
 8001874:	4b01      	ldr	r3, [pc, #4]	; (800187c <getPayloadSize+0x8>)
 8001876:	7818      	ldrb	r0, [r3, #0]
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	2000008e 	.word	0x2000008e

08001880 <isChipConnected>:
	write_register(NRF_CONFIG, (read_register(NRF_CONFIG)) & ~(1 << PRIM_RX));
	return (setup != 0 && setup != 0xff);
}

bool isChipConnected()
{
 8001880:	b508      	push	{r3, lr}
	uint8_t setup = read_register(SETUP_AW);
 8001882:	2003      	movs	r0, #3
 8001884:	f7ff ff0e 	bl	80016a4 <read_register>

	if(setup >= 1 && setup <= 3)
 8001888:	3801      	subs	r0, #1
 800188a:	b2c0      	uxtb	r0, r0
	{
		return true;
	}

	return false;
}
 800188c:	2802      	cmp	r0, #2
 800188e:	bf8c      	ite	hi
 8001890:	2000      	movhi	r0, #0
 8001892:	2001      	movls	r0, #1
 8001894:	bd08      	pop	{r3, pc}

08001896 <powerUp>:
	write_register(NRF_CONFIG, read_register(NRF_CONFIG) & ~(1 << PWR_UP));
}

//Power up now. Radio will not power down unless instructed by MCU for config changes etc.
void powerUp(void)
{
 8001896:	b508      	push	{r3, lr}
	uint8_t cfg = read_register(NRF_CONFIG);
 8001898:	2000      	movs	r0, #0
 800189a:	f7ff ff03 	bl	80016a4 <read_register>
 800189e:	4601      	mov	r1, r0
	// if not powered up then power up and wait for the radio to initialize
	if(!(cfg & (1 << PWR_UP)))
 80018a0:	f010 0002 	ands.w	r0, r0, #2
 80018a4:	d109      	bne.n	80018ba <powerUp+0x24>
	{
		write_register(NRF_CONFIG, cfg | (1 << PWR_UP));
 80018a6:	f041 0102 	orr.w	r1, r1, #2
 80018aa:	b2c9      	uxtb	r1, r1
 80018ac:	f7ff ff4a 	bl	8001744 <write_register>
		HAL_Delay(5);
	}
}
 80018b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_Delay(5);
 80018b4:	2005      	movs	r0, #5
 80018b6:	f7fe bc9b 	b.w	80001f0 <HAL_Delay>
 80018ba:	bd08      	pop	{r3, pc}

080018bc <maskIRQ>:
		ce(HIGH);
	}
}

void maskIRQ(bool tx, bool fail, bool rx)
{
 80018bc:	b570      	push	{r4, r5, r6, lr}
 80018be:	4614      	mov	r4, r2
 80018c0:	4606      	mov	r6, r0
	uint8_t config = read_register(NRF_CONFIG);
 80018c2:	2000      	movs	r0, #0
{
 80018c4:	460d      	mov	r5, r1
	uint8_t config = read_register(NRF_CONFIG);
 80018c6:	f7ff feed 	bl	80016a4 <read_register>
	config &= ~(1 << MASK_MAX_RT | 1 << MASK_TX_DS | 1 << MASK_RX_DR); //clear the interrupt flags
	config |= fail << MASK_MAX_RT | tx << MASK_TX_DS | rx << MASK_RX_DR; // set the specified interrupt flags
 80018ca:	01a4      	lsls	r4, r4, #6
 80018cc:	ea44 1446 	orr.w	r4, r4, r6, lsl #5
 80018d0:	ea44 1105 	orr.w	r1, r4, r5, lsl #4
	config &= ~(1 << MASK_MAX_RT | 1 << MASK_TX_DS | 1 << MASK_RX_DR); //clear the interrupt flags
 80018d4:	f020 0070 	bic.w	r0, r0, #112	; 0x70
	config |= fail << MASK_MAX_RT | tx << MASK_TX_DS | rx << MASK_RX_DR; // set the specified interrupt flags
 80018d8:	4301      	orrs	r1, r0
	write_register(NRF_CONFIG, config);
 80018da:	b2c9      	uxtb	r1, r1
 80018dc:	2000      	movs	r0, #0
}
 80018de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	write_register(NRF_CONFIG, config);
 80018e2:	f7ff bf2f 	b.w	8001744 <write_register>
	...

080018e8 <getDynamicPayloadSize>:

uint8_t getDynamicPayloadSize(void)
{
 80018e8:	b530      	push	{r4, r5, lr}
	uint8_t result = 0, addr;
 80018ea:	2400      	movs	r4, #0
{
 80018ec:	b085      	sub	sp, #20
	csn(LOW);
 80018ee:	4620      	mov	r0, r4
	addr = R_RX_PL_WID;
	HAL_SPI_TransmitReceive(&hspi1, &addr, &result, 1, 1000);
 80018f0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	uint8_t result = 0, addr;
 80018f4:	f88d 400e 	strb.w	r4, [sp, #14]
	csn(LOW);
 80018f8:	f7ff febe 	bl	8001678 <csn>
	addr = R_RX_PL_WID;
 80018fc:	2360      	movs	r3, #96	; 0x60
	HAL_SPI_TransmitReceive(&hspi1, &addr, &result, 1, 1000);
 80018fe:	f10d 020e 	add.w	r2, sp, #14
	addr = R_RX_PL_WID;
 8001902:	f88d 300f 	strb.w	r3, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, &addr, &result, 1, 1000);
 8001906:	f10d 010f 	add.w	r1, sp, #15
 800190a:	2301      	movs	r3, #1
 800190c:	9500      	str	r5, [sp, #0]
 800190e:	480d      	ldr	r0, [pc, #52]	; (8001944 <getDynamicPayloadSize+0x5c>)
 8001910:	f7ff f9b6 	bl	8000c80 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)0xff, &result, 1, 1000);
 8001914:	2301      	movs	r3, #1
 8001916:	f10d 020e 	add.w	r2, sp, #14
 800191a:	21ff      	movs	r1, #255	; 0xff
 800191c:	9500      	str	r5, [sp, #0]
 800191e:	4809      	ldr	r0, [pc, #36]	; (8001944 <getDynamicPayloadSize+0x5c>)
 8001920:	f7ff f9ae 	bl	8000c80 <HAL_SPI_TransmitReceive>
	csn(HIGH);
 8001924:	2001      	movs	r0, #1
 8001926:	f7ff fea7 	bl	8001678 <csn>

	if(result > 32)
 800192a:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800192e:	2820      	cmp	r0, #32
 8001930:	d905      	bls.n	800193e <getDynamicPayloadSize+0x56>
	{
		flush_rx();
 8001932:	f7ff ff8f 	bl	8001854 <flush_rx>
		HAL_Delay(2);
 8001936:	2002      	movs	r0, #2
 8001938:	f7fe fc5a 	bl	80001f0 <HAL_Delay>
		return 0;
 800193c:	4620      	mov	r0, r4
	}

	return result;
}
 800193e:	b005      	add	sp, #20
 8001940:	bd30      	pop	{r4, r5, pc}
 8001942:	bf00      	nop
 8001944:	200000e8 	.word	0x200000e8

08001948 <available>:
{
	return available(NULL);
}

bool available(uint8_t* pipe_num)
{
 8001948:	b510      	push	{r4, lr}
 800194a:	4604      	mov	r4, r0
	if(!(read_register(FIFO_STATUS) & (1 << RX_EMPTY)))
 800194c:	2017      	movs	r0, #23
 800194e:	f7ff fea9 	bl	80016a4 <read_register>
 8001952:	07c3      	lsls	r3, r0, #31
 8001954:	d407      	bmi.n	8001966 <available+0x1e>
	{
		if(pipe_num) // If the caller wants the pipe number, include that
 8001956:	b124      	cbz	r4, 8001962 <available+0x1a>
		{
			uint8_t status = get_status();
 8001958:	f7ff ff82 	bl	8001860 <get_status>
			*pipe_num = (status >> RX_P_NO) & 0x07;
 800195c:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8001960:	7020      	strb	r0, [r4, #0]
		}

		return 1;
 8001962:	2001      	movs	r0, #1
	}

	return 0;
}
 8001964:	bd10      	pop	{r4, pc}
	return 0;
 8001966:	2000      	movs	r0, #0
 8001968:	bd10      	pop	{r4, pc}

0800196a <availableMy>:
	return available(NULL);
 800196a:	2000      	movs	r0, #0
 800196c:	f7ff bfec 	b.w	8001948 <available>

08001970 <read>:

void read(void* buf, uint8_t len)
{
 8001970:	b508      	push	{r3, lr}
	read_payload(buf, len);
 8001972:	f7ff ff13 	bl	800179c <read_payload>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << MAX_RT) | (1 << TX_DS));
}
 8001976:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << MAX_RT) | (1 << TX_DS));
 800197a:	2170      	movs	r1, #112	; 0x70
 800197c:	2007      	movs	r0, #7
 800197e:	f7ff bee1 	b.w	8001744 <write_register>
	...

08001984 <openReadingPipe>:

static const uint8_t child_payload_size[] = {RX_PW_P0, RX_PW_P1, RX_PW_P2, RX_PW_P3, RX_PW_P4, RX_PW_P5};


void openReadingPipe(uint8_t child, uint64_t address)
{
 8001984:	b513      	push	{r0, r1, r4, lr}
	if(child == 0)
 8001986:	4604      	mov	r4, r0
{
 8001988:	e9cd 2300 	strd	r2, r3, [sp]
	if(child == 0)
 800198c:	bb00      	cbnz	r0, 80019d0 <openReadingPipe+0x4c>
	{
		memcpy(pipe0_reading_address, &address, addr_width);
 800198e:	4b13      	ldr	r3, [pc, #76]	; (80019dc <openReadingPipe+0x58>)
 8001990:	4669      	mov	r1, sp
 8001992:	781a      	ldrb	r2, [r3, #0]
 8001994:	4812      	ldr	r0, [pc, #72]	; (80019e0 <openReadingPipe+0x5c>)
 8001996:	f000 fabd 	bl	8001f14 <memcpy>

	if(child <= 6)
	{
		// For pipes 2-5, only write the LSB
		if(child < 2)
		  write_registerMy(child_pipe[child], (const uint8_t*)&address, addr_width);
 800199a:	4b10      	ldr	r3, [pc, #64]	; (80019dc <openReadingPipe+0x58>)
 800199c:	781a      	ldrb	r2, [r3, #0]
		else
		  write_registerMy(child_pipe[child], (const uint8_t*)&address, 1);
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <openReadingPipe+0x60>)
 80019a0:	4669      	mov	r1, sp
 80019a2:	5d18      	ldrb	r0, [r3, r4]
 80019a4:	f7ff fea4 	bl	80016f0 <write_registerMy>

		write_register(child_payload_size[child], payload_size);
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <openReadingPipe+0x64>)
 80019aa:	7819      	ldrb	r1, [r3, #0]
 80019ac:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <openReadingPipe+0x68>)
 80019ae:	5d18      	ldrb	r0, [r3, r4]
 80019b0:	f7ff fec8 	bl	8001744 <write_register>
		write_register(EN_RXADDR, read_register(EN_RXADDR) | (1 << child_pipe_enable[child]));
 80019b4:	2002      	movs	r0, #2
 80019b6:	f7ff fe75 	bl	80016a4 <read_register>
 80019ba:	2101      	movs	r1, #1
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <openReadingPipe+0x6c>)
 80019be:	5d1b      	ldrb	r3, [r3, r4]
 80019c0:	4099      	lsls	r1, r3
 80019c2:	4301      	orrs	r1, r0
 80019c4:	b2c9      	uxtb	r1, r1
 80019c6:	2002      	movs	r0, #2
 80019c8:	f7ff febc 	bl	8001744 <write_register>
	}
}
 80019cc:	b002      	add	sp, #8
 80019ce:	bd10      	pop	{r4, pc}
	if(child <= 6)
 80019d0:	2806      	cmp	r0, #6
 80019d2:	d8fb      	bhi.n	80019cc <openReadingPipe+0x48>
		if(child < 2)
 80019d4:	2801      	cmp	r0, #1
 80019d6:	d0e0      	beq.n	800199a <openReadingPipe+0x16>
		  write_registerMy(child_pipe[child], (const uint8_t*)&address, 1);
 80019d8:	2201      	movs	r2, #1
 80019da:	e7e0      	b.n	800199e <openReadingPipe+0x1a>
 80019dc:	2000008d 	.word	0x2000008d
 80019e0:	2000008f 	.word	0x2000008f
 80019e4:	0800293e 	.word	0x0800293e
 80019e8:	2000008e 	.word	0x2000008e
 80019ec:	08002938 	.word	0x08002938
 80019f0:	08002944 	.word	0x08002944

080019f4 <closeReadingPipe>:
        addr_width = 2;
    }
}

void closeReadingPipe(uint8_t pipe)
{
 80019f4:	b510      	push	{r4, lr}
 80019f6:	4604      	mov	r4, r0
	write_register(EN_RXADDR, read_register(EN_RXADDR) & ~(1 << child_pipe_enable[pipe]));
 80019f8:	2002      	movs	r0, #2
 80019fa:	f7ff fe53 	bl	80016a4 <read_register>
 80019fe:	2101      	movs	r1, #1
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <closeReadingPipe+0x24>)
 8001a02:	5d1b      	ldrb	r3, [r3, r4]
}
 8001a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	write_register(EN_RXADDR, read_register(EN_RXADDR) & ~(1 << child_pipe_enable[pipe]));
 8001a08:	4099      	lsls	r1, r3
 8001a0a:	ea20 0101 	bic.w	r1, r0, r1
 8001a0e:	b2c9      	uxtb	r1, r1
 8001a10:	2002      	movs	r0, #2
 8001a12:	f7ff be97 	b.w	8001744 <write_register>
 8001a16:	bf00      	nop
 8001a18:	08002944 	.word	0x08002944

08001a1c <startListening>:
{
 8001a1c:	b508      	push	{r3, lr}
	powerUp();
 8001a1e:	f7ff ff3a 	bl	8001896 <powerUp>
	write_register(NRF_CONFIG, read_register(NRF_CONFIG) | (1 << PRIM_RX));
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff fe3e 	bl	80016a4 <read_register>
 8001a28:	f040 0101 	orr.w	r1, r0, #1
 8001a2c:	b2c9      	uxtb	r1, r1
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f7ff fe88 	bl	8001744 <write_register>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 8001a34:	2170      	movs	r1, #112	; 0x70
 8001a36:	2007      	movs	r0, #7
 8001a38:	f7ff fe84 	bl	8001744 <write_register>
	ce(HIGH);
 8001a3c:	2001      	movs	r0, #1
 8001a3e:	f7ff fe29 	bl	8001694 <ce>
	if(pipe0_reading_address[0] > 0)
 8001a42:	490a      	ldr	r1, [pc, #40]	; (8001a6c <startListening+0x50>)
 8001a44:	7808      	ldrb	r0, [r1, #0]
 8001a46:	b168      	cbz	r0, 8001a64 <startListening+0x48>
		write_registerMy(RX_ADDR_P0, pipe0_reading_address, addr_width);
 8001a48:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <startListening+0x54>)
 8001a4a:	200a      	movs	r0, #10
 8001a4c:	781a      	ldrb	r2, [r3, #0]
 8001a4e:	f7ff fe4f 	bl	80016f0 <write_registerMy>
	if(read_register(FEATURE) & (1 << EN_ACK_PAY))
 8001a52:	201d      	movs	r0, #29
 8001a54:	f7ff fe26 	bl	80016a4 <read_register>
 8001a58:	0783      	lsls	r3, r0, #30
 8001a5a:	d506      	bpl.n	8001a6a <startListening+0x4e>
}
 8001a5c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		flush_tx();
 8001a60:	f7ff befb 	b.w	800185a <flush_tx>
		closeReadingPipe(0);
 8001a64:	f7ff ffc6 	bl	80019f4 <closeReadingPipe>
 8001a68:	e7f3      	b.n	8001a52 <startListening+0x36>
 8001a6a:	bd08      	pop	{r3, pc}
 8001a6c:	2000008f 	.word	0x2000008f
 8001a70:	2000008d 	.word	0x2000008d

08001a74 <toggle_features>:

void toggle_features(void)
{
	uint8_t addr = ACTIVATE;
 8001a74:	2350      	movs	r3, #80	; 0x50
{
 8001a76:	b537      	push	{r0, r1, r2, r4, r5, lr}
	csn(LOW);
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8001a78:	4d0c      	ldr	r5, [pc, #48]	; (8001aac <toggle_features+0x38>)
	uint8_t addr = ACTIVATE;
 8001a7a:	ac02      	add	r4, sp, #8
 8001a7c:	f804 3d01 	strb.w	r3, [r4, #-1]!
	csn(LOW);
 8001a80:	2000      	movs	r0, #0
 8001a82:	f7ff fdf9 	bl	8001678 <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8001a86:	4621      	mov	r1, r4
 8001a88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4628      	mov	r0, r5
 8001a90:	f7ff f84d 	bl	8000b2e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)0x73, 1, 1000);
 8001a94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2173      	movs	r1, #115	; 0x73
 8001a9c:	4628      	mov	r0, r5
 8001a9e:	f7ff f846 	bl	8000b2e <HAL_SPI_Transmit>
	csn(HIGH);
 8001aa2:	2001      	movs	r0, #1
 8001aa4:	f7ff fde8 	bl	8001678 <csn>
}
 8001aa8:	b003      	add	sp, #12
 8001aaa:	bd30      	pop	{r4, r5, pc}
 8001aac:	200000e8 	.word	0x200000e8

08001ab0 <enableAckPayload>:
	write_register(DYNPD, 0);
	dynamic_payloads_enabled = false;
}

void enableAckPayload(void)
{
 8001ab0:	b508      	push	{r3, lr}
	write_register(FEATURE, read_register(FEATURE) | (1 << EN_ACK_PAY) | (1 << EN_DPL));
 8001ab2:	201d      	movs	r0, #29
 8001ab4:	f7ff fdf6 	bl	80016a4 <read_register>
 8001ab8:	f040 0106 	orr.w	r1, r0, #6
 8001abc:	b2c9      	uxtb	r1, r1
 8001abe:	201d      	movs	r0, #29
 8001ac0:	f7ff fe40 	bl	8001744 <write_register>
	write_register(DYNPD, read_register(DYNPD) | (1 << DPL_P1) | (1 << DPL_P0));
 8001ac4:	201c      	movs	r0, #28
 8001ac6:	f7ff fded 	bl	80016a4 <read_register>
 8001aca:	f040 0103 	orr.w	r1, r0, #3
 8001ace:	b2c9      	uxtb	r1, r1
 8001ad0:	201c      	movs	r0, #28
 8001ad2:	f7ff fe37 	bl	8001744 <write_register>
	dynamic_payloads_enabled = true;
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4b01      	ldr	r3, [pc, #4]	; (8001ae0 <enableAckPayload+0x30>)
 8001ada:	701a      	strb	r2, [r3, #0]
 8001adc:	bd08      	pop	{r3, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000140 	.word	0x20000140

08001ae4 <writeAckPayload>:
{
    write_register(FEATURE, read_register(FEATURE) | (1 << EN_DYN_ACK));
}

void writeAckPayload(uint8_t pipe, const void* buf, uint8_t len)
{
 8001ae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ae6:	4617      	mov	r7, r2
 8001ae8:	460e      	mov	r6, r1
	const uint8_t* current = (const uint8_t*)buf;
	uint8_t data_len = rf24_min(len, 32);
	uint8_t addr = W_ACK_PAYLOAD | (pipe & 0x07);
 8001aea:	f000 0007 	and.w	r0, r0, #7
 8001aee:	ac02      	add	r4, sp, #8
	csn(LOW);
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8001af0:	4d0e      	ldr	r5, [pc, #56]	; (8001b2c <writeAckPayload+0x48>)
	uint8_t addr = W_ACK_PAYLOAD | (pipe & 0x07);
 8001af2:	f060 0057 	orn	r0, r0, #87	; 0x57
 8001af6:	f804 0d01 	strb.w	r0, [r4, #-1]!
	csn(LOW);
 8001afa:	2000      	movs	r0, #0
 8001afc:	f7ff fdbc 	bl	8001678 <csn>
	HAL_SPI_Transmit(&hspi1, &addr, 1, 1000);
 8001b00:	4621      	mov	r1, r4
 8001b02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b06:	2201      	movs	r2, #1
 8001b08:	4628      	mov	r0, r5
 8001b0a:	f7ff f810 	bl	8000b2e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)current, data_len, 1000);
 8001b0e:	2f20      	cmp	r7, #32
 8001b10:	463a      	mov	r2, r7
 8001b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b16:	bf28      	it	cs
 8001b18:	2220      	movcs	r2, #32
 8001b1a:	4631      	mov	r1, r6
 8001b1c:	4628      	mov	r0, r5
 8001b1e:	f7ff f806 	bl	8000b2e <HAL_SPI_Transmit>
	csn(HIGH);
 8001b22:	2001      	movs	r0, #1
 8001b24:	f7ff fda8 	bl	8001678 <csn>
}
 8001b28:	b003      	add	sp, #12
 8001b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b2c:	200000e8 	.word	0x200000e8

08001b30 <setPALevel>:
		write_register(EN_AA, en_aa);
	}
}

void setPALevel(uint8_t level)
{
 8001b30:	b510      	push	{r4, lr}
 8001b32:	4604      	mov	r4, r0
  uint8_t setup = read_register(RF_SETUP) & 0xF8;
 8001b34:	2006      	movs	r0, #6
 8001b36:	f7ff fdb5 	bl	80016a4 <read_register>

  if(level > 3) // If invalid level, go to max PA
 8001b3a:	2c03      	cmp	r4, #3
  {
	  level = (RF24_PA_MAX << 1) + 1;		// +1 to support the SI24R1 chip extra bit
 8001b3c:	bf8e      	itee	hi
 8001b3e:	2407      	movhi	r4, #7
  }
  else
  {
	  level = (level << 1) + 1;	 		// Else set level as requested
 8001b40:	0064      	lslls	r4, r4, #1
 8001b42:	3401      	addls	r4, #1
  uint8_t setup = read_register(RF_SETUP) & 0xF8;
 8001b44:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	  level = (level << 1) + 1;	 		// Else set level as requested
 8001b48:	bf98      	it	ls
 8001b4a:	f004 04ff 	andls.w	r4, r4, #255	; 0xff
  }

  write_register(RF_SETUP, setup |= level);	// Write it to the chip
 8001b4e:	4321      	orrs	r1, r4
 8001b50:	2006      	movs	r0, #6
}
 8001b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  write_register(RF_SETUP, setup |= level);	// Write it to the chip
 8001b56:	f7ff bdf5 	b.w	8001744 <write_register>

08001b5a <getPALevel>:

uint8_t getPALevel(void)
{
 8001b5a:	b508      	push	{r3, lr}
	return (read_register(RF_SETUP) & ((1 << RF_PWR_LOW) | (1 << RF_PWR_HIGH))) >> 1;
 8001b5c:	2006      	movs	r0, #6
 8001b5e:	f7ff fda1 	bl	80016a4 <read_register>
}
 8001b62:	f3c0 0041 	ubfx	r0, r0, #1, #2
 8001b66:	bd08      	pop	{r3, pc}

08001b68 <setDataRate>:

bool setDataRate(rf24_datarate_e speed)
{
 8001b68:	b538      	push	{r3, r4, r5, lr}
 8001b6a:	4605      	mov	r5, r0
	bool result = false;
	uint8_t setup = read_register(RF_SETUP);
 8001b6c:	2006      	movs	r0, #6
 8001b6e:	f7ff fd99 	bl	80016a4 <read_register>
	setup &= ~((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
	txDelay = 85;

	if(speed == RF24_250KBPS)
 8001b72:	2d02      	cmp	r5, #2
	setup &= ~((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
 8001b74:	f000 04d7 	and.w	r4, r0, #215	; 0xd7
 8001b78:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <setDataRate+0x40>)
	if(speed == RF24_250KBPS)
 8001b7a:	d10e      	bne.n	8001b9a <setDataRate+0x32>
	{
		setup |= (1 << RF_DR_LOW);
		txDelay = 155;
 8001b7c:	229b      	movs	r2, #155	; 0x9b
		setup |= (1 << RF_DR_LOW);
 8001b7e:	f044 0420 	orr.w	r4, r4, #32
			setup |= (1 << RF_DR_HIGH);
			txDelay = 65;
		}
	}

	write_register(RF_SETUP, setup);
 8001b82:	4621      	mov	r1, r4
 8001b84:	2006      	movs	r0, #6
			txDelay = 65;
 8001b86:	701a      	strb	r2, [r3, #0]
	write_register(RF_SETUP, setup);
 8001b88:	f7ff fddc 	bl	8001744 <write_register>
	uint8_t ggg = read_register(RF_SETUP);
 8001b8c:	2006      	movs	r0, #6
 8001b8e:	f7ff fd89 	bl	80016a4 <read_register>
	{
		result = true;
	}

	return result;
}
 8001b92:	1a23      	subs	r3, r4, r0
 8001b94:	4258      	negs	r0, r3
 8001b96:	4158      	adcs	r0, r3
 8001b98:	bd38      	pop	{r3, r4, r5, pc}
		if(speed == RF24_2MBPS)
 8001b9a:	2d01      	cmp	r5, #1
	txDelay = 85;
 8001b9c:	bf12      	itee	ne
 8001b9e:	2255      	movne	r2, #85	; 0x55
			setup |= (1 << RF_DR_HIGH);
 8001ba0:	f044 0408 	orreq.w	r4, r4, #8
			txDelay = 65;
 8001ba4:	2241      	moveq	r2, #65	; 0x41
 8001ba6:	e7ec      	b.n	8001b82 <setDataRate+0x1a>
 8001ba8:	20000094 	.word	0x20000094

08001bac <NRF_Init>:
	payload_size = 32;
 8001bac:	2220      	movs	r2, #32
{
 8001bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	addr_width = 5;
 8001bb0:	2705      	movs	r7, #5
	p_variant = false;
 8001bb2:	2400      	movs	r4, #0
	payload_size = 32;
 8001bb4:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <NRF_Init+0xb0>)
	p_variant = false;
 8001bb6:	4e2a      	ldr	r6, [pc, #168]	; (8001c60 <NRF_Init+0xb4>)
	payload_size = 32;
 8001bb8:	701a      	strb	r2, [r3, #0]
	addr_width = 5;
 8001bba:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <NRF_Init+0xb8>)
	dynamic_payloads_enabled = false;
 8001bbc:	4d2a      	ldr	r5, [pc, #168]	; (8001c68 <NRF_Init+0xbc>)
	addr_width = 5;
 8001bbe:	701f      	strb	r7, [r3, #0]
	pipe0_reading_address[0] = 0;
 8001bc0:	4b2a      	ldr	r3, [pc, #168]	; (8001c6c <NRF_Init+0xc0>)
	ce(LOW);
 8001bc2:	4620      	mov	r0, r4
	pipe0_reading_address[0] = 0;
 8001bc4:	701c      	strb	r4, [r3, #0]
	p_variant = false;
 8001bc6:	7034      	strb	r4, [r6, #0]
	dynamic_payloads_enabled = false;
 8001bc8:	702c      	strb	r4, [r5, #0]
	ce(LOW);
 8001bca:	f7ff fd63 	bl	8001694 <ce>
	csn(HIGH);
 8001bce:	2001      	movs	r0, #1
 8001bd0:	f7ff fd52 	bl	8001678 <csn>
	HAL_Delay(5);
 8001bd4:	4638      	mov	r0, r7
 8001bd6:	f7fe fb0b 	bl	80001f0 <HAL_Delay>
	write_register(NRF_CONFIG, 0x0C); // Reset NRF_CONFIG and enable 16-bit CRC.
 8001bda:	210c      	movs	r1, #12
 8001bdc:	4620      	mov	r0, r4
 8001bde:	f7ff fdb1 	bl	8001744 <write_register>
	write_register(NRF_CONFIG, disable);
}

void setRetries(uint8_t delay, uint8_t count)
{
	write_register(SETUP_RETR, (delay&0xf)<<ARD | (count&0xf)<<ARC);
 8001be2:	215f      	movs	r1, #95	; 0x5f
 8001be4:	2004      	movs	r0, #4
 8001be6:	f7ff fdad 	bl	8001744 <write_register>
	setPALevel(RF24_PA_MAX); // Reset value is MAX
 8001bea:	2003      	movs	r0, #3
 8001bec:	f7ff ffa0 	bl	8001b30 <setPALevel>
	if(setDataRate(RF24_250KBPS)) // check for connected module and if this is a p nRF24l01 variant
 8001bf0:	2002      	movs	r0, #2
 8001bf2:	f7ff ffb9 	bl	8001b68 <setDataRate>
 8001bf6:	b108      	cbz	r0, 8001bfc <NRF_Init+0x50>
		p_variant = true;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	7033      	strb	r3, [r6, #0]
	setup = read_register(RF_SETUP);
 8001bfc:	2006      	movs	r0, #6
 8001bfe:	f7ff fd51 	bl	80016a4 <read_register>
	dynamic_payloads_enabled = false;
 8001c02:	2600      	movs	r6, #0
	setup = read_register(RF_SETUP);
 8001c04:	4604      	mov	r4, r0
	setDataRate(RF24_1MBPS); // Then set the data rate to the slowest (and most reliable) speed supported by all hardware.
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7ff ffae 	bl	8001b68 <setDataRate>
	toggle_features();
 8001c0c:	f7ff ff32 	bl	8001a74 <toggle_features>
	write_register(FEATURE, 0);
 8001c10:	2100      	movs	r1, #0
 8001c12:	201d      	movs	r0, #29
 8001c14:	f7ff fd96 	bl	8001744 <write_register>
	write_register(DYNPD, 0);
 8001c18:	2100      	movs	r1, #0
 8001c1a:	201c      	movs	r0, #28
 8001c1c:	f7ff fd92 	bl	8001744 <write_register>
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 8001c20:	2170      	movs	r1, #112	; 0x70
 8001c22:	2007      	movs	r0, #7
	dynamic_payloads_enabled = false;
 8001c24:	702e      	strb	r6, [r5, #0]
	write_register(NRF_STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
 8001c26:	f7ff fd8d 	bl	8001744 <write_register>
	setChannel(76);
 8001c2a:	204c      	movs	r0, #76	; 0x4c
 8001c2c:	f7ff fe1b 	bl	8001866 <setChannel>
	flush_rx();
 8001c30:	f7ff fe10 	bl	8001854 <flush_rx>
	flush_tx();
 8001c34:	f7ff fe11 	bl	800185a <flush_tx>
	powerUp(); //Power up by default when begin() is called
 8001c38:	f7ff fe2d 	bl	8001896 <powerUp>
	write_register(NRF_CONFIG, (read_register(NRF_CONFIG)) & ~(1 << PRIM_RX));
 8001c3c:	4630      	mov	r0, r6
 8001c3e:	f7ff fd31 	bl	80016a4 <read_register>
 8001c42:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 8001c46:	4630      	mov	r0, r6
 8001c48:	f7ff fd7c 	bl	8001744 <write_register>
	return (setup != 0 && setup != 0xff);
 8001c4c:	1e60      	subs	r0, r4, #1
 8001c4e:	b2c0      	uxtb	r0, r0
}
 8001c50:	28fd      	cmp	r0, #253	; 0xfd
 8001c52:	bf8c      	ite	hi
 8001c54:	2000      	movhi	r0, #0
 8001c56:	2001      	movls	r0, #1
 8001c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	2000008e 	.word	0x2000008e
 8001c60:	20000141 	.word	0x20000141
 8001c64:	2000008d 	.word	0x2000008d
 8001c68:	20000140 	.word	0x20000140
 8001c6c:	2000008f 	.word	0x2000008f

08001c70 <getDataRate>:
{
 8001c70:	b508      	push	{r3, lr}
	uint8_t dr = read_register(RF_SETUP) & ((1 << RF_DR_LOW) | (1 << RF_DR_HIGH));
 8001c72:	2006      	movs	r0, #6
 8001c74:	f7ff fd16 	bl	80016a4 <read_register>
 8001c78:	f000 0028 	and.w	r0, r0, #40	; 0x28
	if(dr == (1 << RF_DR_LOW))
 8001c7c:	2820      	cmp	r0, #32
 8001c7e:	d004      	beq.n	8001c8a <getDataRate+0x1a>
		result = RF24_250KBPS;
 8001c80:	f1a0 0308 	sub.w	r3, r0, #8
 8001c84:	4258      	negs	r0, r3
 8001c86:	4158      	adcs	r0, r3
 8001c88:	bd08      	pop	{r3, pc}
 8001c8a:	2002      	movs	r0, #2
}
 8001c8c:	bd08      	pop	{r3, pc}

08001c8e <getCRCLength>:
{
 8001c8e:	b510      	push	{r4, lr}
	uint8_t config = read_register(NRF_CONFIG) & ((1 << CRCO) | (1 << EN_CRC));
 8001c90:	2000      	movs	r0, #0
 8001c92:	f7ff fd07 	bl	80016a4 <read_register>
 8001c96:	4604      	mov	r4, r0
	uint8_t AA = read_register(EN_AA);
 8001c98:	2001      	movs	r0, #1
 8001c9a:	f7ff fd03 	bl	80016a4 <read_register>
	if(config & (1 << EN_CRC) || AA)
 8001c9e:	0723      	lsls	r3, r4, #28
 8001ca0:	d400      	bmi.n	8001ca4 <getCRCLength+0x16>
 8001ca2:	b120      	cbz	r0, 8001cae <getCRCLength+0x20>
		if(config & (1 << CRCO))
 8001ca4:	f014 0f04 	tst.w	r4, #4
		  result = RF24_CRC_8;
 8001ca8:	bf14      	ite	ne
 8001caa:	2002      	movne	r0, #2
 8001cac:	2001      	moveq	r0, #1
}
 8001cae:	bd10      	pop	{r4, pc}

08001cb0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb0:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <HAL_MspInit+0x3c>)
{
 8001cb2:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb4:	699a      	ldr	r2, [r3, #24]
 8001cb6:	f042 0201 	orr.w	r2, r2, #1
 8001cba:	619a      	str	r2, [r3, #24]
 8001cbc:	699a      	ldr	r2, [r3, #24]
 8001cbe:	f002 0201 	and.w	r2, r2, #1
 8001cc2:	9200      	str	r2, [sp, #0]
 8001cc4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc6:	69da      	ldr	r2, [r3, #28]
 8001cc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ccc:	61da      	str	r2, [r3, #28]
 8001cce:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cd0:	4a07      	ldr	r2, [pc, #28]	; (8001cf0 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd6:	9301      	str	r3, [sp, #4]
 8001cd8:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cda:	6853      	ldr	r3, [r2, #4]
 8001cdc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ce0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ce4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce6:	b002      	add	sp, #8
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40010000 	.word	0x40010000

08001cf4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cf4:	b510      	push	{r4, lr}
 8001cf6:	4604      	mov	r4, r0
 8001cf8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfa:	2210      	movs	r2, #16
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	a802      	add	r0, sp, #8
 8001d00:	f000 f913 	bl	8001f2a <memset>
  if(hspi->Instance==SPI1)
 8001d04:	6822      	ldr	r2, [r4, #0]
 8001d06:	4b16      	ldr	r3, [pc, #88]	; (8001d60 <HAL_SPI_MspInit+0x6c>)
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d126      	bne.n	8001d5a <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d0c:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001d10:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d12:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001d18:	619a      	str	r2, [r3, #24]
 8001d1a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1c:	4811      	ldr	r0, [pc, #68]	; (8001d64 <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d1e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001d22:	9200      	str	r2, [sp, #0]
 8001d24:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d26:	699a      	ldr	r2, [r3, #24]
 8001d28:	f042 0204 	orr.w	r2, r2, #4
 8001d2c:	619a      	str	r2, [r3, #24]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d38:	23a0      	movs	r3, #160	; 0xa0
 8001d3a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d44:	f7fe fac2 	bl	80002cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d48:	2340      	movs	r3, #64	; 0x40
 8001d4a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d4c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4e:	a902      	add	r1, sp, #8
 8001d50:	4804      	ldr	r0, [pc, #16]	; (8001d64 <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d52:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d56:	f7fe fab9 	bl	80002cc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d5a:	b006      	add	sp, #24
 8001d5c:	bd10      	pop	{r4, pc}
 8001d5e:	bf00      	nop
 8001d60:	40013000 	.word	0x40013000
 8001d64:	40010800 	.word	0x40010800

08001d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d68:	b510      	push	{r4, lr}
 8001d6a:	4604      	mov	r4, r0
 8001d6c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6e:	2210      	movs	r2, #16
 8001d70:	2100      	movs	r1, #0
 8001d72:	a802      	add	r0, sp, #8
 8001d74:	f000 f8d9 	bl	8001f2a <memset>
  if(huart->Instance==USART1)
 8001d78:	6822      	ldr	r2, [r4, #0]
 8001d7a:	4b17      	ldr	r3, [pc, #92]	; (8001dd8 <HAL_UART_MspInit+0x70>)
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d128      	bne.n	8001dd2 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d80:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001d84:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d86:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d8c:	619a      	str	r2, [r3, #24]
 8001d8e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d90:	4812      	ldr	r0, [pc, #72]	; (8001ddc <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d92:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001d96:	9200      	str	r2, [sp, #0]
 8001d98:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	699a      	ldr	r2, [r3, #24]
 8001d9c:	f042 0204 	orr.w	r2, r2, #4
 8001da0:	619a      	str	r2, [r3, #24]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001db0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dba:	f7fe fa87 	bl	80002cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dc2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc4:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc6:	a902      	add	r1, sp, #8
 8001dc8:	4804      	ldr	r0, [pc, #16]	; (8001ddc <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dce:	f7fe fa7d 	bl	80002cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001dd2:	b006      	add	sp, #24
 8001dd4:	bd10      	pop	{r4, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40013800 	.word	0x40013800
 8001ddc:	40010800 	.word	0x40010800

08001de0 <NMI_Handler>:
 8001de0:	4770      	bx	lr

08001de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de2:	e7fe      	b.n	8001de2 <HardFault_Handler>

08001de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de4:	e7fe      	b.n	8001de4 <MemManage_Handler>

08001de6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001de6:	e7fe      	b.n	8001de6 <BusFault_Handler>

08001de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de8:	e7fe      	b.n	8001de8 <UsageFault_Handler>

08001dea <SVC_Handler>:
 8001dea:	4770      	bx	lr

08001dec <DebugMon_Handler>:
 8001dec:	4770      	bx	lr

08001dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dee:	4770      	bx	lr

08001df0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001df0:	f7fe b9ec 	b.w	80001cc <HAL_IncTick>

08001df4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001df4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <_sbrk+0x2c>)
{
 8001df8:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001dfa:	6819      	ldr	r1, [r3, #0]
 8001dfc:	b909      	cbnz	r1, 8001e02 <_sbrk+0xe>
		heap_end = &end;
 8001dfe:	4909      	ldr	r1, [pc, #36]	; (8001e24 <_sbrk+0x30>)
 8001e00:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001e02:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001e04:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001e06:	4402      	add	r2, r0
 8001e08:	428a      	cmp	r2, r1
 8001e0a:	d906      	bls.n	8001e1a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001e0c:	f000 f858 	bl	8001ec0 <__errno>
 8001e10:	230c      	movs	r3, #12
 8001e12:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e18:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001e1a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001e1c:	bd08      	pop	{r3, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000098 	.word	0x20000098
 8001e24:	20000148 	.word	0x20000148

08001e28 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001e28:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <SystemInit+0x40>)
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	f042 0201 	orr.w	r2, r2, #1
 8001e30:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001e32:	6859      	ldr	r1, [r3, #4]
 8001e34:	4a0d      	ldr	r2, [pc, #52]	; (8001e6c <SystemInit+0x44>)
 8001e36:	400a      	ands	r2, r1
 8001e38:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001e40:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e44:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e4c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001e4e:	685a      	ldr	r2, [r3, #4]
 8001e50:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001e54:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001e56:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001e5a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001e5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <SystemInit+0x48>)
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	f8ff0000 	.word	0xf8ff0000
 8001e70:	e000ed00 	.word	0xe000ed00

08001e74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e74:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e76:	e003      	b.n	8001e80 <LoopCopyDataInit>

08001e78 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e78:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e7a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e7c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e7e:	3104      	adds	r1, #4

08001e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e80:	480a      	ldr	r0, [pc, #40]	; (8001eac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e84:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e86:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e88:	d3f6      	bcc.n	8001e78 <CopyDataInit>
  ldr r2, =_sbss
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	; (8001eb4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e8c:	e002      	b.n	8001e94 <LoopFillZerobss>

08001e8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e90:	f842 3b04 	str.w	r3, [r2], #4

08001e94 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e94:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e96:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e98:	d3f9      	bcc.n	8001e8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e9a:	f7ff ffc5 	bl	8001e28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e9e:	f000 f815 	bl	8001ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ea2:	f7ff f98d 	bl	80011c0 <main>
  bx lr
 8001ea6:	4770      	bx	lr
  ldr r3, =_sidata
 8001ea8:	080029a0 	.word	0x080029a0
  ldr r0, =_sdata
 8001eac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001eb0:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001eb4:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001eb8:	20000148 	.word	0x20000148

08001ebc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ebc:	e7fe      	b.n	8001ebc <ADC1_2_IRQHandler>
	...

08001ec0 <__errno>:
 8001ec0:	4b01      	ldr	r3, [pc, #4]	; (8001ec8 <__errno+0x8>)
 8001ec2:	6818      	ldr	r0, [r3, #0]
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	2000000c 	.word	0x2000000c

08001ecc <__libc_init_array>:
 8001ecc:	b570      	push	{r4, r5, r6, lr}
 8001ece:	2500      	movs	r5, #0
 8001ed0:	4e0c      	ldr	r6, [pc, #48]	; (8001f04 <__libc_init_array+0x38>)
 8001ed2:	4c0d      	ldr	r4, [pc, #52]	; (8001f08 <__libc_init_array+0x3c>)
 8001ed4:	1ba4      	subs	r4, r4, r6
 8001ed6:	10a4      	asrs	r4, r4, #2
 8001ed8:	42a5      	cmp	r5, r4
 8001eda:	d109      	bne.n	8001ef0 <__libc_init_array+0x24>
 8001edc:	f000 fc5e 	bl	800279c <_init>
 8001ee0:	2500      	movs	r5, #0
 8001ee2:	4e0a      	ldr	r6, [pc, #40]	; (8001f0c <__libc_init_array+0x40>)
 8001ee4:	4c0a      	ldr	r4, [pc, #40]	; (8001f10 <__libc_init_array+0x44>)
 8001ee6:	1ba4      	subs	r4, r4, r6
 8001ee8:	10a4      	asrs	r4, r4, #2
 8001eea:	42a5      	cmp	r5, r4
 8001eec:	d105      	bne.n	8001efa <__libc_init_array+0x2e>
 8001eee:	bd70      	pop	{r4, r5, r6, pc}
 8001ef0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ef4:	4798      	blx	r3
 8001ef6:	3501      	adds	r5, #1
 8001ef8:	e7ee      	b.n	8001ed8 <__libc_init_array+0xc>
 8001efa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001efe:	4798      	blx	r3
 8001f00:	3501      	adds	r5, #1
 8001f02:	e7f2      	b.n	8001eea <__libc_init_array+0x1e>
 8001f04:	08002998 	.word	0x08002998
 8001f08:	08002998 	.word	0x08002998
 8001f0c:	08002998 	.word	0x08002998
 8001f10:	0800299c 	.word	0x0800299c

08001f14 <memcpy>:
 8001f14:	b510      	push	{r4, lr}
 8001f16:	1e43      	subs	r3, r0, #1
 8001f18:	440a      	add	r2, r1
 8001f1a:	4291      	cmp	r1, r2
 8001f1c:	d100      	bne.n	8001f20 <memcpy+0xc>
 8001f1e:	bd10      	pop	{r4, pc}
 8001f20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001f24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001f28:	e7f7      	b.n	8001f1a <memcpy+0x6>

08001f2a <memset>:
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4402      	add	r2, r0
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d100      	bne.n	8001f34 <memset+0xa>
 8001f32:	4770      	bx	lr
 8001f34:	f803 1b01 	strb.w	r1, [r3], #1
 8001f38:	e7f9      	b.n	8001f2e <memset+0x4>
	...

08001f3c <sniprintf>:
 8001f3c:	b40c      	push	{r2, r3}
 8001f3e:	b530      	push	{r4, r5, lr}
 8001f40:	4b17      	ldr	r3, [pc, #92]	; (8001fa0 <sniprintf+0x64>)
 8001f42:	1e0c      	subs	r4, r1, #0
 8001f44:	b09d      	sub	sp, #116	; 0x74
 8001f46:	681d      	ldr	r5, [r3, #0]
 8001f48:	da08      	bge.n	8001f5c <sniprintf+0x20>
 8001f4a:	238b      	movs	r3, #139	; 0x8b
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f50:	602b      	str	r3, [r5, #0]
 8001f52:	b01d      	add	sp, #116	; 0x74
 8001f54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001f58:	b002      	add	sp, #8
 8001f5a:	4770      	bx	lr
 8001f5c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8001f60:	f8ad 3014 	strh.w	r3, [sp, #20]
 8001f64:	bf0c      	ite	eq
 8001f66:	4623      	moveq	r3, r4
 8001f68:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8001f6c:	9304      	str	r3, [sp, #16]
 8001f6e:	9307      	str	r3, [sp, #28]
 8001f70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f74:	9002      	str	r0, [sp, #8]
 8001f76:	9006      	str	r0, [sp, #24]
 8001f78:	f8ad 3016 	strh.w	r3, [sp, #22]
 8001f7c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8001f7e:	ab21      	add	r3, sp, #132	; 0x84
 8001f80:	a902      	add	r1, sp, #8
 8001f82:	4628      	mov	r0, r5
 8001f84:	9301      	str	r3, [sp, #4]
 8001f86:	f000 f869 	bl	800205c <_svfiprintf_r>
 8001f8a:	1c43      	adds	r3, r0, #1
 8001f8c:	bfbc      	itt	lt
 8001f8e:	238b      	movlt	r3, #139	; 0x8b
 8001f90:	602b      	strlt	r3, [r5, #0]
 8001f92:	2c00      	cmp	r4, #0
 8001f94:	d0dd      	beq.n	8001f52 <sniprintf+0x16>
 8001f96:	2200      	movs	r2, #0
 8001f98:	9b02      	ldr	r3, [sp, #8]
 8001f9a:	701a      	strb	r2, [r3, #0]
 8001f9c:	e7d9      	b.n	8001f52 <sniprintf+0x16>
 8001f9e:	bf00      	nop
 8001fa0:	2000000c 	.word	0x2000000c

08001fa4 <__ssputs_r>:
 8001fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001fa8:	688e      	ldr	r6, [r1, #8]
 8001faa:	4682      	mov	sl, r0
 8001fac:	429e      	cmp	r6, r3
 8001fae:	460c      	mov	r4, r1
 8001fb0:	4691      	mov	r9, r2
 8001fb2:	4698      	mov	r8, r3
 8001fb4:	d835      	bhi.n	8002022 <__ssputs_r+0x7e>
 8001fb6:	898a      	ldrh	r2, [r1, #12]
 8001fb8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001fbc:	d031      	beq.n	8002022 <__ssputs_r+0x7e>
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	6825      	ldr	r5, [r4, #0]
 8001fc2:	6909      	ldr	r1, [r1, #16]
 8001fc4:	1a6f      	subs	r7, r5, r1
 8001fc6:	6965      	ldr	r5, [r4, #20]
 8001fc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001fcc:	fb95 f5f3 	sdiv	r5, r5, r3
 8001fd0:	f108 0301 	add.w	r3, r8, #1
 8001fd4:	443b      	add	r3, r7
 8001fd6:	429d      	cmp	r5, r3
 8001fd8:	bf38      	it	cc
 8001fda:	461d      	movcc	r5, r3
 8001fdc:	0553      	lsls	r3, r2, #21
 8001fde:	d531      	bpl.n	8002044 <__ssputs_r+0xa0>
 8001fe0:	4629      	mov	r1, r5
 8001fe2:	f000 fb3b 	bl	800265c <_malloc_r>
 8001fe6:	4606      	mov	r6, r0
 8001fe8:	b950      	cbnz	r0, 8002000 <__ssputs_r+0x5c>
 8001fea:	230c      	movs	r3, #12
 8001fec:	f8ca 3000 	str.w	r3, [sl]
 8001ff0:	89a3      	ldrh	r3, [r4, #12]
 8001ff2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ff6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ffa:	81a3      	strh	r3, [r4, #12]
 8001ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002000:	463a      	mov	r2, r7
 8002002:	6921      	ldr	r1, [r4, #16]
 8002004:	f7ff ff86 	bl	8001f14 <memcpy>
 8002008:	89a3      	ldrh	r3, [r4, #12]
 800200a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800200e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002012:	81a3      	strh	r3, [r4, #12]
 8002014:	6126      	str	r6, [r4, #16]
 8002016:	443e      	add	r6, r7
 8002018:	6026      	str	r6, [r4, #0]
 800201a:	4646      	mov	r6, r8
 800201c:	6165      	str	r5, [r4, #20]
 800201e:	1bed      	subs	r5, r5, r7
 8002020:	60a5      	str	r5, [r4, #8]
 8002022:	4546      	cmp	r6, r8
 8002024:	bf28      	it	cs
 8002026:	4646      	movcs	r6, r8
 8002028:	4649      	mov	r1, r9
 800202a:	4632      	mov	r2, r6
 800202c:	6820      	ldr	r0, [r4, #0]
 800202e:	f000 faaf 	bl	8002590 <memmove>
 8002032:	68a3      	ldr	r3, [r4, #8]
 8002034:	2000      	movs	r0, #0
 8002036:	1b9b      	subs	r3, r3, r6
 8002038:	60a3      	str	r3, [r4, #8]
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	441e      	add	r6, r3
 800203e:	6026      	str	r6, [r4, #0]
 8002040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002044:	462a      	mov	r2, r5
 8002046:	f000 fb67 	bl	8002718 <_realloc_r>
 800204a:	4606      	mov	r6, r0
 800204c:	2800      	cmp	r0, #0
 800204e:	d1e1      	bne.n	8002014 <__ssputs_r+0x70>
 8002050:	6921      	ldr	r1, [r4, #16]
 8002052:	4650      	mov	r0, sl
 8002054:	f000 fab6 	bl	80025c4 <_free_r>
 8002058:	e7c7      	b.n	8001fea <__ssputs_r+0x46>
	...

0800205c <_svfiprintf_r>:
 800205c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002060:	b09d      	sub	sp, #116	; 0x74
 8002062:	9303      	str	r3, [sp, #12]
 8002064:	898b      	ldrh	r3, [r1, #12]
 8002066:	4680      	mov	r8, r0
 8002068:	061c      	lsls	r4, r3, #24
 800206a:	460d      	mov	r5, r1
 800206c:	4616      	mov	r6, r2
 800206e:	d50f      	bpl.n	8002090 <_svfiprintf_r+0x34>
 8002070:	690b      	ldr	r3, [r1, #16]
 8002072:	b96b      	cbnz	r3, 8002090 <_svfiprintf_r+0x34>
 8002074:	2140      	movs	r1, #64	; 0x40
 8002076:	f000 faf1 	bl	800265c <_malloc_r>
 800207a:	6028      	str	r0, [r5, #0]
 800207c:	6128      	str	r0, [r5, #16]
 800207e:	b928      	cbnz	r0, 800208c <_svfiprintf_r+0x30>
 8002080:	230c      	movs	r3, #12
 8002082:	f8c8 3000 	str.w	r3, [r8]
 8002086:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800208a:	e0c4      	b.n	8002216 <_svfiprintf_r+0x1ba>
 800208c:	2340      	movs	r3, #64	; 0x40
 800208e:	616b      	str	r3, [r5, #20]
 8002090:	2300      	movs	r3, #0
 8002092:	9309      	str	r3, [sp, #36]	; 0x24
 8002094:	2320      	movs	r3, #32
 8002096:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800209a:	2330      	movs	r3, #48	; 0x30
 800209c:	f04f 0b01 	mov.w	fp, #1
 80020a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80020a4:	4637      	mov	r7, r6
 80020a6:	463c      	mov	r4, r7
 80020a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d13c      	bne.n	800212a <_svfiprintf_r+0xce>
 80020b0:	ebb7 0a06 	subs.w	sl, r7, r6
 80020b4:	d00b      	beq.n	80020ce <_svfiprintf_r+0x72>
 80020b6:	4653      	mov	r3, sl
 80020b8:	4632      	mov	r2, r6
 80020ba:	4629      	mov	r1, r5
 80020bc:	4640      	mov	r0, r8
 80020be:	f7ff ff71 	bl	8001fa4 <__ssputs_r>
 80020c2:	3001      	adds	r0, #1
 80020c4:	f000 80a2 	beq.w	800220c <_svfiprintf_r+0x1b0>
 80020c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020ca:	4453      	add	r3, sl
 80020cc:	9309      	str	r3, [sp, #36]	; 0x24
 80020ce:	783b      	ldrb	r3, [r7, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 809b 	beq.w	800220c <_svfiprintf_r+0x1b0>
 80020d6:	2300      	movs	r3, #0
 80020d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80020dc:	9304      	str	r3, [sp, #16]
 80020de:	9307      	str	r3, [sp, #28]
 80020e0:	9205      	str	r2, [sp, #20]
 80020e2:	9306      	str	r3, [sp, #24]
 80020e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80020e8:	931a      	str	r3, [sp, #104]	; 0x68
 80020ea:	2205      	movs	r2, #5
 80020ec:	7821      	ldrb	r1, [r4, #0]
 80020ee:	4850      	ldr	r0, [pc, #320]	; (8002230 <_svfiprintf_r+0x1d4>)
 80020f0:	f000 fa40 	bl	8002574 <memchr>
 80020f4:	1c67      	adds	r7, r4, #1
 80020f6:	9b04      	ldr	r3, [sp, #16]
 80020f8:	b9d8      	cbnz	r0, 8002132 <_svfiprintf_r+0xd6>
 80020fa:	06d9      	lsls	r1, r3, #27
 80020fc:	bf44      	itt	mi
 80020fe:	2220      	movmi	r2, #32
 8002100:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002104:	071a      	lsls	r2, r3, #28
 8002106:	bf44      	itt	mi
 8002108:	222b      	movmi	r2, #43	; 0x2b
 800210a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800210e:	7822      	ldrb	r2, [r4, #0]
 8002110:	2a2a      	cmp	r2, #42	; 0x2a
 8002112:	d016      	beq.n	8002142 <_svfiprintf_r+0xe6>
 8002114:	2100      	movs	r1, #0
 8002116:	200a      	movs	r0, #10
 8002118:	9a07      	ldr	r2, [sp, #28]
 800211a:	4627      	mov	r7, r4
 800211c:	783b      	ldrb	r3, [r7, #0]
 800211e:	3401      	adds	r4, #1
 8002120:	3b30      	subs	r3, #48	; 0x30
 8002122:	2b09      	cmp	r3, #9
 8002124:	d950      	bls.n	80021c8 <_svfiprintf_r+0x16c>
 8002126:	b1c9      	cbz	r1, 800215c <_svfiprintf_r+0x100>
 8002128:	e011      	b.n	800214e <_svfiprintf_r+0xf2>
 800212a:	2b25      	cmp	r3, #37	; 0x25
 800212c:	d0c0      	beq.n	80020b0 <_svfiprintf_r+0x54>
 800212e:	4627      	mov	r7, r4
 8002130:	e7b9      	b.n	80020a6 <_svfiprintf_r+0x4a>
 8002132:	4a3f      	ldr	r2, [pc, #252]	; (8002230 <_svfiprintf_r+0x1d4>)
 8002134:	463c      	mov	r4, r7
 8002136:	1a80      	subs	r0, r0, r2
 8002138:	fa0b f000 	lsl.w	r0, fp, r0
 800213c:	4318      	orrs	r0, r3
 800213e:	9004      	str	r0, [sp, #16]
 8002140:	e7d3      	b.n	80020ea <_svfiprintf_r+0x8e>
 8002142:	9a03      	ldr	r2, [sp, #12]
 8002144:	1d11      	adds	r1, r2, #4
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	9103      	str	r1, [sp, #12]
 800214a:	2a00      	cmp	r2, #0
 800214c:	db01      	blt.n	8002152 <_svfiprintf_r+0xf6>
 800214e:	9207      	str	r2, [sp, #28]
 8002150:	e004      	b.n	800215c <_svfiprintf_r+0x100>
 8002152:	4252      	negs	r2, r2
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	9207      	str	r2, [sp, #28]
 800215a:	9304      	str	r3, [sp, #16]
 800215c:	783b      	ldrb	r3, [r7, #0]
 800215e:	2b2e      	cmp	r3, #46	; 0x2e
 8002160:	d10d      	bne.n	800217e <_svfiprintf_r+0x122>
 8002162:	787b      	ldrb	r3, [r7, #1]
 8002164:	1c79      	adds	r1, r7, #1
 8002166:	2b2a      	cmp	r3, #42	; 0x2a
 8002168:	d132      	bne.n	80021d0 <_svfiprintf_r+0x174>
 800216a:	9b03      	ldr	r3, [sp, #12]
 800216c:	3702      	adds	r7, #2
 800216e:	1d1a      	adds	r2, r3, #4
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	9203      	str	r2, [sp, #12]
 8002174:	2b00      	cmp	r3, #0
 8002176:	bfb8      	it	lt
 8002178:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800217c:	9305      	str	r3, [sp, #20]
 800217e:	4c2d      	ldr	r4, [pc, #180]	; (8002234 <_svfiprintf_r+0x1d8>)
 8002180:	2203      	movs	r2, #3
 8002182:	7839      	ldrb	r1, [r7, #0]
 8002184:	4620      	mov	r0, r4
 8002186:	f000 f9f5 	bl	8002574 <memchr>
 800218a:	b138      	cbz	r0, 800219c <_svfiprintf_r+0x140>
 800218c:	2340      	movs	r3, #64	; 0x40
 800218e:	1b00      	subs	r0, r0, r4
 8002190:	fa03 f000 	lsl.w	r0, r3, r0
 8002194:	9b04      	ldr	r3, [sp, #16]
 8002196:	3701      	adds	r7, #1
 8002198:	4303      	orrs	r3, r0
 800219a:	9304      	str	r3, [sp, #16]
 800219c:	7839      	ldrb	r1, [r7, #0]
 800219e:	2206      	movs	r2, #6
 80021a0:	4825      	ldr	r0, [pc, #148]	; (8002238 <_svfiprintf_r+0x1dc>)
 80021a2:	1c7e      	adds	r6, r7, #1
 80021a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80021a8:	f000 f9e4 	bl	8002574 <memchr>
 80021ac:	2800      	cmp	r0, #0
 80021ae:	d035      	beq.n	800221c <_svfiprintf_r+0x1c0>
 80021b0:	4b22      	ldr	r3, [pc, #136]	; (800223c <_svfiprintf_r+0x1e0>)
 80021b2:	b9fb      	cbnz	r3, 80021f4 <_svfiprintf_r+0x198>
 80021b4:	9b03      	ldr	r3, [sp, #12]
 80021b6:	3307      	adds	r3, #7
 80021b8:	f023 0307 	bic.w	r3, r3, #7
 80021bc:	3308      	adds	r3, #8
 80021be:	9303      	str	r3, [sp, #12]
 80021c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80021c2:	444b      	add	r3, r9
 80021c4:	9309      	str	r3, [sp, #36]	; 0x24
 80021c6:	e76d      	b.n	80020a4 <_svfiprintf_r+0x48>
 80021c8:	fb00 3202 	mla	r2, r0, r2, r3
 80021cc:	2101      	movs	r1, #1
 80021ce:	e7a4      	b.n	800211a <_svfiprintf_r+0xbe>
 80021d0:	2300      	movs	r3, #0
 80021d2:	240a      	movs	r4, #10
 80021d4:	4618      	mov	r0, r3
 80021d6:	9305      	str	r3, [sp, #20]
 80021d8:	460f      	mov	r7, r1
 80021da:	783a      	ldrb	r2, [r7, #0]
 80021dc:	3101      	adds	r1, #1
 80021de:	3a30      	subs	r2, #48	; 0x30
 80021e0:	2a09      	cmp	r2, #9
 80021e2:	d903      	bls.n	80021ec <_svfiprintf_r+0x190>
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0ca      	beq.n	800217e <_svfiprintf_r+0x122>
 80021e8:	9005      	str	r0, [sp, #20]
 80021ea:	e7c8      	b.n	800217e <_svfiprintf_r+0x122>
 80021ec:	fb04 2000 	mla	r0, r4, r0, r2
 80021f0:	2301      	movs	r3, #1
 80021f2:	e7f1      	b.n	80021d8 <_svfiprintf_r+0x17c>
 80021f4:	ab03      	add	r3, sp, #12
 80021f6:	9300      	str	r3, [sp, #0]
 80021f8:	462a      	mov	r2, r5
 80021fa:	4b11      	ldr	r3, [pc, #68]	; (8002240 <_svfiprintf_r+0x1e4>)
 80021fc:	a904      	add	r1, sp, #16
 80021fe:	4640      	mov	r0, r8
 8002200:	f3af 8000 	nop.w
 8002204:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8002208:	4681      	mov	r9, r0
 800220a:	d1d9      	bne.n	80021c0 <_svfiprintf_r+0x164>
 800220c:	89ab      	ldrh	r3, [r5, #12]
 800220e:	065b      	lsls	r3, r3, #25
 8002210:	f53f af39 	bmi.w	8002086 <_svfiprintf_r+0x2a>
 8002214:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002216:	b01d      	add	sp, #116	; 0x74
 8002218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800221c:	ab03      	add	r3, sp, #12
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	462a      	mov	r2, r5
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <_svfiprintf_r+0x1e4>)
 8002224:	a904      	add	r1, sp, #16
 8002226:	4640      	mov	r0, r8
 8002228:	f000 f884 	bl	8002334 <_printf_i>
 800222c:	e7ea      	b.n	8002204 <_svfiprintf_r+0x1a8>
 800222e:	bf00      	nop
 8002230:	08002962 	.word	0x08002962
 8002234:	08002968 	.word	0x08002968
 8002238:	0800296c 	.word	0x0800296c
 800223c:	00000000 	.word	0x00000000
 8002240:	08001fa5 	.word	0x08001fa5

08002244 <_printf_common>:
 8002244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002248:	4691      	mov	r9, r2
 800224a:	461f      	mov	r7, r3
 800224c:	688a      	ldr	r2, [r1, #8]
 800224e:	690b      	ldr	r3, [r1, #16]
 8002250:	4606      	mov	r6, r0
 8002252:	4293      	cmp	r3, r2
 8002254:	bfb8      	it	lt
 8002256:	4613      	movlt	r3, r2
 8002258:	f8c9 3000 	str.w	r3, [r9]
 800225c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002260:	460c      	mov	r4, r1
 8002262:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002266:	b112      	cbz	r2, 800226e <_printf_common+0x2a>
 8002268:	3301      	adds	r3, #1
 800226a:	f8c9 3000 	str.w	r3, [r9]
 800226e:	6823      	ldr	r3, [r4, #0]
 8002270:	0699      	lsls	r1, r3, #26
 8002272:	bf42      	ittt	mi
 8002274:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002278:	3302      	addmi	r3, #2
 800227a:	f8c9 3000 	strmi.w	r3, [r9]
 800227e:	6825      	ldr	r5, [r4, #0]
 8002280:	f015 0506 	ands.w	r5, r5, #6
 8002284:	d107      	bne.n	8002296 <_printf_common+0x52>
 8002286:	f104 0a19 	add.w	sl, r4, #25
 800228a:	68e3      	ldr	r3, [r4, #12]
 800228c:	f8d9 2000 	ldr.w	r2, [r9]
 8002290:	1a9b      	subs	r3, r3, r2
 8002292:	429d      	cmp	r5, r3
 8002294:	db2a      	blt.n	80022ec <_printf_common+0xa8>
 8002296:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800229a:	6822      	ldr	r2, [r4, #0]
 800229c:	3300      	adds	r3, #0
 800229e:	bf18      	it	ne
 80022a0:	2301      	movne	r3, #1
 80022a2:	0692      	lsls	r2, r2, #26
 80022a4:	d42f      	bmi.n	8002306 <_printf_common+0xc2>
 80022a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80022aa:	4639      	mov	r1, r7
 80022ac:	4630      	mov	r0, r6
 80022ae:	47c0      	blx	r8
 80022b0:	3001      	adds	r0, #1
 80022b2:	d022      	beq.n	80022fa <_printf_common+0xb6>
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	68e5      	ldr	r5, [r4, #12]
 80022b8:	f003 0306 	and.w	r3, r3, #6
 80022bc:	2b04      	cmp	r3, #4
 80022be:	bf18      	it	ne
 80022c0:	2500      	movne	r5, #0
 80022c2:	f8d9 2000 	ldr.w	r2, [r9]
 80022c6:	f04f 0900 	mov.w	r9, #0
 80022ca:	bf08      	it	eq
 80022cc:	1aad      	subeq	r5, r5, r2
 80022ce:	68a3      	ldr	r3, [r4, #8]
 80022d0:	6922      	ldr	r2, [r4, #16]
 80022d2:	bf08      	it	eq
 80022d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022d8:	4293      	cmp	r3, r2
 80022da:	bfc4      	itt	gt
 80022dc:	1a9b      	subgt	r3, r3, r2
 80022de:	18ed      	addgt	r5, r5, r3
 80022e0:	341a      	adds	r4, #26
 80022e2:	454d      	cmp	r5, r9
 80022e4:	d11b      	bne.n	800231e <_printf_common+0xda>
 80022e6:	2000      	movs	r0, #0
 80022e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022ec:	2301      	movs	r3, #1
 80022ee:	4652      	mov	r2, sl
 80022f0:	4639      	mov	r1, r7
 80022f2:	4630      	mov	r0, r6
 80022f4:	47c0      	blx	r8
 80022f6:	3001      	adds	r0, #1
 80022f8:	d103      	bne.n	8002302 <_printf_common+0xbe>
 80022fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002302:	3501      	adds	r5, #1
 8002304:	e7c1      	b.n	800228a <_printf_common+0x46>
 8002306:	2030      	movs	r0, #48	; 0x30
 8002308:	18e1      	adds	r1, r4, r3
 800230a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002314:	4422      	add	r2, r4
 8002316:	3302      	adds	r3, #2
 8002318:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800231c:	e7c3      	b.n	80022a6 <_printf_common+0x62>
 800231e:	2301      	movs	r3, #1
 8002320:	4622      	mov	r2, r4
 8002322:	4639      	mov	r1, r7
 8002324:	4630      	mov	r0, r6
 8002326:	47c0      	blx	r8
 8002328:	3001      	adds	r0, #1
 800232a:	d0e6      	beq.n	80022fa <_printf_common+0xb6>
 800232c:	f109 0901 	add.w	r9, r9, #1
 8002330:	e7d7      	b.n	80022e2 <_printf_common+0x9e>
	...

08002334 <_printf_i>:
 8002334:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002338:	4617      	mov	r7, r2
 800233a:	7e0a      	ldrb	r2, [r1, #24]
 800233c:	b085      	sub	sp, #20
 800233e:	2a6e      	cmp	r2, #110	; 0x6e
 8002340:	4698      	mov	r8, r3
 8002342:	4606      	mov	r6, r0
 8002344:	460c      	mov	r4, r1
 8002346:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002348:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800234c:	f000 80bc 	beq.w	80024c8 <_printf_i+0x194>
 8002350:	d81a      	bhi.n	8002388 <_printf_i+0x54>
 8002352:	2a63      	cmp	r2, #99	; 0x63
 8002354:	d02e      	beq.n	80023b4 <_printf_i+0x80>
 8002356:	d80a      	bhi.n	800236e <_printf_i+0x3a>
 8002358:	2a00      	cmp	r2, #0
 800235a:	f000 80c8 	beq.w	80024ee <_printf_i+0x1ba>
 800235e:	2a58      	cmp	r2, #88	; 0x58
 8002360:	f000 808a 	beq.w	8002478 <_printf_i+0x144>
 8002364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002368:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800236c:	e02a      	b.n	80023c4 <_printf_i+0x90>
 800236e:	2a64      	cmp	r2, #100	; 0x64
 8002370:	d001      	beq.n	8002376 <_printf_i+0x42>
 8002372:	2a69      	cmp	r2, #105	; 0x69
 8002374:	d1f6      	bne.n	8002364 <_printf_i+0x30>
 8002376:	6821      	ldr	r1, [r4, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800237e:	d023      	beq.n	80023c8 <_printf_i+0x94>
 8002380:	1d11      	adds	r1, r2, #4
 8002382:	6019      	str	r1, [r3, #0]
 8002384:	6813      	ldr	r3, [r2, #0]
 8002386:	e027      	b.n	80023d8 <_printf_i+0xa4>
 8002388:	2a73      	cmp	r2, #115	; 0x73
 800238a:	f000 80b4 	beq.w	80024f6 <_printf_i+0x1c2>
 800238e:	d808      	bhi.n	80023a2 <_printf_i+0x6e>
 8002390:	2a6f      	cmp	r2, #111	; 0x6f
 8002392:	d02a      	beq.n	80023ea <_printf_i+0xb6>
 8002394:	2a70      	cmp	r2, #112	; 0x70
 8002396:	d1e5      	bne.n	8002364 <_printf_i+0x30>
 8002398:	680a      	ldr	r2, [r1, #0]
 800239a:	f042 0220 	orr.w	r2, r2, #32
 800239e:	600a      	str	r2, [r1, #0]
 80023a0:	e003      	b.n	80023aa <_printf_i+0x76>
 80023a2:	2a75      	cmp	r2, #117	; 0x75
 80023a4:	d021      	beq.n	80023ea <_printf_i+0xb6>
 80023a6:	2a78      	cmp	r2, #120	; 0x78
 80023a8:	d1dc      	bne.n	8002364 <_printf_i+0x30>
 80023aa:	2278      	movs	r2, #120	; 0x78
 80023ac:	496f      	ldr	r1, [pc, #444]	; (800256c <_printf_i+0x238>)
 80023ae:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80023b2:	e064      	b.n	800247e <_printf_i+0x14a>
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80023ba:	1d11      	adds	r1, r2, #4
 80023bc:	6019      	str	r1, [r3, #0]
 80023be:	6813      	ldr	r3, [r2, #0]
 80023c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0a3      	b.n	8002510 <_printf_i+0x1dc>
 80023c8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80023cc:	f102 0104 	add.w	r1, r2, #4
 80023d0:	6019      	str	r1, [r3, #0]
 80023d2:	d0d7      	beq.n	8002384 <_printf_i+0x50>
 80023d4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	da03      	bge.n	80023e4 <_printf_i+0xb0>
 80023dc:	222d      	movs	r2, #45	; 0x2d
 80023de:	425b      	negs	r3, r3
 80023e0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80023e4:	4962      	ldr	r1, [pc, #392]	; (8002570 <_printf_i+0x23c>)
 80023e6:	220a      	movs	r2, #10
 80023e8:	e017      	b.n	800241a <_printf_i+0xe6>
 80023ea:	6820      	ldr	r0, [r4, #0]
 80023ec:	6819      	ldr	r1, [r3, #0]
 80023ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80023f2:	d003      	beq.n	80023fc <_printf_i+0xc8>
 80023f4:	1d08      	adds	r0, r1, #4
 80023f6:	6018      	str	r0, [r3, #0]
 80023f8:	680b      	ldr	r3, [r1, #0]
 80023fa:	e006      	b.n	800240a <_printf_i+0xd6>
 80023fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002400:	f101 0004 	add.w	r0, r1, #4
 8002404:	6018      	str	r0, [r3, #0]
 8002406:	d0f7      	beq.n	80023f8 <_printf_i+0xc4>
 8002408:	880b      	ldrh	r3, [r1, #0]
 800240a:	2a6f      	cmp	r2, #111	; 0x6f
 800240c:	bf14      	ite	ne
 800240e:	220a      	movne	r2, #10
 8002410:	2208      	moveq	r2, #8
 8002412:	4957      	ldr	r1, [pc, #348]	; (8002570 <_printf_i+0x23c>)
 8002414:	2000      	movs	r0, #0
 8002416:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800241a:	6865      	ldr	r5, [r4, #4]
 800241c:	2d00      	cmp	r5, #0
 800241e:	60a5      	str	r5, [r4, #8]
 8002420:	f2c0 809c 	blt.w	800255c <_printf_i+0x228>
 8002424:	6820      	ldr	r0, [r4, #0]
 8002426:	f020 0004 	bic.w	r0, r0, #4
 800242a:	6020      	str	r0, [r4, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d13f      	bne.n	80024b0 <_printf_i+0x17c>
 8002430:	2d00      	cmp	r5, #0
 8002432:	f040 8095 	bne.w	8002560 <_printf_i+0x22c>
 8002436:	4675      	mov	r5, lr
 8002438:	2a08      	cmp	r2, #8
 800243a:	d10b      	bne.n	8002454 <_printf_i+0x120>
 800243c:	6823      	ldr	r3, [r4, #0]
 800243e:	07da      	lsls	r2, r3, #31
 8002440:	d508      	bpl.n	8002454 <_printf_i+0x120>
 8002442:	6923      	ldr	r3, [r4, #16]
 8002444:	6862      	ldr	r2, [r4, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	bfde      	ittt	le
 800244a:	2330      	movle	r3, #48	; 0x30
 800244c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002450:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002454:	ebae 0305 	sub.w	r3, lr, r5
 8002458:	6123      	str	r3, [r4, #16]
 800245a:	f8cd 8000 	str.w	r8, [sp]
 800245e:	463b      	mov	r3, r7
 8002460:	aa03      	add	r2, sp, #12
 8002462:	4621      	mov	r1, r4
 8002464:	4630      	mov	r0, r6
 8002466:	f7ff feed 	bl	8002244 <_printf_common>
 800246a:	3001      	adds	r0, #1
 800246c:	d155      	bne.n	800251a <_printf_i+0x1e6>
 800246e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002472:	b005      	add	sp, #20
 8002474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002478:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800247c:	493c      	ldr	r1, [pc, #240]	; (8002570 <_printf_i+0x23c>)
 800247e:	6822      	ldr	r2, [r4, #0]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002486:	f100 0504 	add.w	r5, r0, #4
 800248a:	601d      	str	r5, [r3, #0]
 800248c:	d001      	beq.n	8002492 <_printf_i+0x15e>
 800248e:	6803      	ldr	r3, [r0, #0]
 8002490:	e002      	b.n	8002498 <_printf_i+0x164>
 8002492:	0655      	lsls	r5, r2, #25
 8002494:	d5fb      	bpl.n	800248e <_printf_i+0x15a>
 8002496:	8803      	ldrh	r3, [r0, #0]
 8002498:	07d0      	lsls	r0, r2, #31
 800249a:	bf44      	itt	mi
 800249c:	f042 0220 	orrmi.w	r2, r2, #32
 80024a0:	6022      	strmi	r2, [r4, #0]
 80024a2:	b91b      	cbnz	r3, 80024ac <_printf_i+0x178>
 80024a4:	6822      	ldr	r2, [r4, #0]
 80024a6:	f022 0220 	bic.w	r2, r2, #32
 80024aa:	6022      	str	r2, [r4, #0]
 80024ac:	2210      	movs	r2, #16
 80024ae:	e7b1      	b.n	8002414 <_printf_i+0xe0>
 80024b0:	4675      	mov	r5, lr
 80024b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80024b6:	fb02 3310 	mls	r3, r2, r0, r3
 80024ba:	5ccb      	ldrb	r3, [r1, r3]
 80024bc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80024c0:	4603      	mov	r3, r0
 80024c2:	2800      	cmp	r0, #0
 80024c4:	d1f5      	bne.n	80024b2 <_printf_i+0x17e>
 80024c6:	e7b7      	b.n	8002438 <_printf_i+0x104>
 80024c8:	6808      	ldr	r0, [r1, #0]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	f010 0f80 	tst.w	r0, #128	; 0x80
 80024d0:	6949      	ldr	r1, [r1, #20]
 80024d2:	d004      	beq.n	80024de <_printf_i+0x1aa>
 80024d4:	1d10      	adds	r0, r2, #4
 80024d6:	6018      	str	r0, [r3, #0]
 80024d8:	6813      	ldr	r3, [r2, #0]
 80024da:	6019      	str	r1, [r3, #0]
 80024dc:	e007      	b.n	80024ee <_printf_i+0x1ba>
 80024de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80024e2:	f102 0004 	add.w	r0, r2, #4
 80024e6:	6018      	str	r0, [r3, #0]
 80024e8:	6813      	ldr	r3, [r2, #0]
 80024ea:	d0f6      	beq.n	80024da <_printf_i+0x1a6>
 80024ec:	8019      	strh	r1, [r3, #0]
 80024ee:	2300      	movs	r3, #0
 80024f0:	4675      	mov	r5, lr
 80024f2:	6123      	str	r3, [r4, #16]
 80024f4:	e7b1      	b.n	800245a <_printf_i+0x126>
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	1d11      	adds	r1, r2, #4
 80024fa:	6019      	str	r1, [r3, #0]
 80024fc:	6815      	ldr	r5, [r2, #0]
 80024fe:	2100      	movs	r1, #0
 8002500:	6862      	ldr	r2, [r4, #4]
 8002502:	4628      	mov	r0, r5
 8002504:	f000 f836 	bl	8002574 <memchr>
 8002508:	b108      	cbz	r0, 800250e <_printf_i+0x1da>
 800250a:	1b40      	subs	r0, r0, r5
 800250c:	6060      	str	r0, [r4, #4]
 800250e:	6863      	ldr	r3, [r4, #4]
 8002510:	6123      	str	r3, [r4, #16]
 8002512:	2300      	movs	r3, #0
 8002514:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002518:	e79f      	b.n	800245a <_printf_i+0x126>
 800251a:	6923      	ldr	r3, [r4, #16]
 800251c:	462a      	mov	r2, r5
 800251e:	4639      	mov	r1, r7
 8002520:	4630      	mov	r0, r6
 8002522:	47c0      	blx	r8
 8002524:	3001      	adds	r0, #1
 8002526:	d0a2      	beq.n	800246e <_printf_i+0x13a>
 8002528:	6823      	ldr	r3, [r4, #0]
 800252a:	079b      	lsls	r3, r3, #30
 800252c:	d507      	bpl.n	800253e <_printf_i+0x20a>
 800252e:	2500      	movs	r5, #0
 8002530:	f104 0919 	add.w	r9, r4, #25
 8002534:	68e3      	ldr	r3, [r4, #12]
 8002536:	9a03      	ldr	r2, [sp, #12]
 8002538:	1a9b      	subs	r3, r3, r2
 800253a:	429d      	cmp	r5, r3
 800253c:	db05      	blt.n	800254a <_printf_i+0x216>
 800253e:	68e0      	ldr	r0, [r4, #12]
 8002540:	9b03      	ldr	r3, [sp, #12]
 8002542:	4298      	cmp	r0, r3
 8002544:	bfb8      	it	lt
 8002546:	4618      	movlt	r0, r3
 8002548:	e793      	b.n	8002472 <_printf_i+0x13e>
 800254a:	2301      	movs	r3, #1
 800254c:	464a      	mov	r2, r9
 800254e:	4639      	mov	r1, r7
 8002550:	4630      	mov	r0, r6
 8002552:	47c0      	blx	r8
 8002554:	3001      	adds	r0, #1
 8002556:	d08a      	beq.n	800246e <_printf_i+0x13a>
 8002558:	3501      	adds	r5, #1
 800255a:	e7eb      	b.n	8002534 <_printf_i+0x200>
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1a7      	bne.n	80024b0 <_printf_i+0x17c>
 8002560:	780b      	ldrb	r3, [r1, #0]
 8002562:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002566:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800256a:	e765      	b.n	8002438 <_printf_i+0x104>
 800256c:	08002984 	.word	0x08002984
 8002570:	08002973 	.word	0x08002973

08002574 <memchr>:
 8002574:	b510      	push	{r4, lr}
 8002576:	b2c9      	uxtb	r1, r1
 8002578:	4402      	add	r2, r0
 800257a:	4290      	cmp	r0, r2
 800257c:	4603      	mov	r3, r0
 800257e:	d101      	bne.n	8002584 <memchr+0x10>
 8002580:	2000      	movs	r0, #0
 8002582:	bd10      	pop	{r4, pc}
 8002584:	781c      	ldrb	r4, [r3, #0]
 8002586:	3001      	adds	r0, #1
 8002588:	428c      	cmp	r4, r1
 800258a:	d1f6      	bne.n	800257a <memchr+0x6>
 800258c:	4618      	mov	r0, r3
 800258e:	bd10      	pop	{r4, pc}

08002590 <memmove>:
 8002590:	4288      	cmp	r0, r1
 8002592:	b510      	push	{r4, lr}
 8002594:	eb01 0302 	add.w	r3, r1, r2
 8002598:	d803      	bhi.n	80025a2 <memmove+0x12>
 800259a:	1e42      	subs	r2, r0, #1
 800259c:	4299      	cmp	r1, r3
 800259e:	d10c      	bne.n	80025ba <memmove+0x2a>
 80025a0:	bd10      	pop	{r4, pc}
 80025a2:	4298      	cmp	r0, r3
 80025a4:	d2f9      	bcs.n	800259a <memmove+0xa>
 80025a6:	1881      	adds	r1, r0, r2
 80025a8:	1ad2      	subs	r2, r2, r3
 80025aa:	42d3      	cmn	r3, r2
 80025ac:	d100      	bne.n	80025b0 <memmove+0x20>
 80025ae:	bd10      	pop	{r4, pc}
 80025b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80025b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80025b8:	e7f7      	b.n	80025aa <memmove+0x1a>
 80025ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80025be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80025c2:	e7eb      	b.n	800259c <memmove+0xc>

080025c4 <_free_r>:
 80025c4:	b538      	push	{r3, r4, r5, lr}
 80025c6:	4605      	mov	r5, r0
 80025c8:	2900      	cmp	r1, #0
 80025ca:	d043      	beq.n	8002654 <_free_r+0x90>
 80025cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025d0:	1f0c      	subs	r4, r1, #4
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	bfb8      	it	lt
 80025d6:	18e4      	addlt	r4, r4, r3
 80025d8:	f000 f8d4 	bl	8002784 <__malloc_lock>
 80025dc:	4a1e      	ldr	r2, [pc, #120]	; (8002658 <_free_r+0x94>)
 80025de:	6813      	ldr	r3, [r2, #0]
 80025e0:	4610      	mov	r0, r2
 80025e2:	b933      	cbnz	r3, 80025f2 <_free_r+0x2e>
 80025e4:	6063      	str	r3, [r4, #4]
 80025e6:	6014      	str	r4, [r2, #0]
 80025e8:	4628      	mov	r0, r5
 80025ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025ee:	f000 b8ca 	b.w	8002786 <__malloc_unlock>
 80025f2:	42a3      	cmp	r3, r4
 80025f4:	d90b      	bls.n	800260e <_free_r+0x4a>
 80025f6:	6821      	ldr	r1, [r4, #0]
 80025f8:	1862      	adds	r2, r4, r1
 80025fa:	4293      	cmp	r3, r2
 80025fc:	bf01      	itttt	eq
 80025fe:	681a      	ldreq	r2, [r3, #0]
 8002600:	685b      	ldreq	r3, [r3, #4]
 8002602:	1852      	addeq	r2, r2, r1
 8002604:	6022      	streq	r2, [r4, #0]
 8002606:	6063      	str	r3, [r4, #4]
 8002608:	6004      	str	r4, [r0, #0]
 800260a:	e7ed      	b.n	80025e8 <_free_r+0x24>
 800260c:	4613      	mov	r3, r2
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	b10a      	cbz	r2, 8002616 <_free_r+0x52>
 8002612:	42a2      	cmp	r2, r4
 8002614:	d9fa      	bls.n	800260c <_free_r+0x48>
 8002616:	6819      	ldr	r1, [r3, #0]
 8002618:	1858      	adds	r0, r3, r1
 800261a:	42a0      	cmp	r0, r4
 800261c:	d10b      	bne.n	8002636 <_free_r+0x72>
 800261e:	6820      	ldr	r0, [r4, #0]
 8002620:	4401      	add	r1, r0
 8002622:	1858      	adds	r0, r3, r1
 8002624:	4282      	cmp	r2, r0
 8002626:	6019      	str	r1, [r3, #0]
 8002628:	d1de      	bne.n	80025e8 <_free_r+0x24>
 800262a:	6810      	ldr	r0, [r2, #0]
 800262c:	6852      	ldr	r2, [r2, #4]
 800262e:	4401      	add	r1, r0
 8002630:	6019      	str	r1, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	e7d8      	b.n	80025e8 <_free_r+0x24>
 8002636:	d902      	bls.n	800263e <_free_r+0x7a>
 8002638:	230c      	movs	r3, #12
 800263a:	602b      	str	r3, [r5, #0]
 800263c:	e7d4      	b.n	80025e8 <_free_r+0x24>
 800263e:	6820      	ldr	r0, [r4, #0]
 8002640:	1821      	adds	r1, r4, r0
 8002642:	428a      	cmp	r2, r1
 8002644:	bf01      	itttt	eq
 8002646:	6811      	ldreq	r1, [r2, #0]
 8002648:	6852      	ldreq	r2, [r2, #4]
 800264a:	1809      	addeq	r1, r1, r0
 800264c:	6021      	streq	r1, [r4, #0]
 800264e:	6062      	str	r2, [r4, #4]
 8002650:	605c      	str	r4, [r3, #4]
 8002652:	e7c9      	b.n	80025e8 <_free_r+0x24>
 8002654:	bd38      	pop	{r3, r4, r5, pc}
 8002656:	bf00      	nop
 8002658:	2000009c 	.word	0x2000009c

0800265c <_malloc_r>:
 800265c:	b570      	push	{r4, r5, r6, lr}
 800265e:	1ccd      	adds	r5, r1, #3
 8002660:	f025 0503 	bic.w	r5, r5, #3
 8002664:	3508      	adds	r5, #8
 8002666:	2d0c      	cmp	r5, #12
 8002668:	bf38      	it	cc
 800266a:	250c      	movcc	r5, #12
 800266c:	2d00      	cmp	r5, #0
 800266e:	4606      	mov	r6, r0
 8002670:	db01      	blt.n	8002676 <_malloc_r+0x1a>
 8002672:	42a9      	cmp	r1, r5
 8002674:	d903      	bls.n	800267e <_malloc_r+0x22>
 8002676:	230c      	movs	r3, #12
 8002678:	6033      	str	r3, [r6, #0]
 800267a:	2000      	movs	r0, #0
 800267c:	bd70      	pop	{r4, r5, r6, pc}
 800267e:	f000 f881 	bl	8002784 <__malloc_lock>
 8002682:	4a23      	ldr	r2, [pc, #140]	; (8002710 <_malloc_r+0xb4>)
 8002684:	6814      	ldr	r4, [r2, #0]
 8002686:	4621      	mov	r1, r4
 8002688:	b991      	cbnz	r1, 80026b0 <_malloc_r+0x54>
 800268a:	4c22      	ldr	r4, [pc, #136]	; (8002714 <_malloc_r+0xb8>)
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	b91b      	cbnz	r3, 8002698 <_malloc_r+0x3c>
 8002690:	4630      	mov	r0, r6
 8002692:	f000 f867 	bl	8002764 <_sbrk_r>
 8002696:	6020      	str	r0, [r4, #0]
 8002698:	4629      	mov	r1, r5
 800269a:	4630      	mov	r0, r6
 800269c:	f000 f862 	bl	8002764 <_sbrk_r>
 80026a0:	1c43      	adds	r3, r0, #1
 80026a2:	d126      	bne.n	80026f2 <_malloc_r+0x96>
 80026a4:	230c      	movs	r3, #12
 80026a6:	4630      	mov	r0, r6
 80026a8:	6033      	str	r3, [r6, #0]
 80026aa:	f000 f86c 	bl	8002786 <__malloc_unlock>
 80026ae:	e7e4      	b.n	800267a <_malloc_r+0x1e>
 80026b0:	680b      	ldr	r3, [r1, #0]
 80026b2:	1b5b      	subs	r3, r3, r5
 80026b4:	d41a      	bmi.n	80026ec <_malloc_r+0x90>
 80026b6:	2b0b      	cmp	r3, #11
 80026b8:	d90f      	bls.n	80026da <_malloc_r+0x7e>
 80026ba:	600b      	str	r3, [r1, #0]
 80026bc:	18cc      	adds	r4, r1, r3
 80026be:	50cd      	str	r5, [r1, r3]
 80026c0:	4630      	mov	r0, r6
 80026c2:	f000 f860 	bl	8002786 <__malloc_unlock>
 80026c6:	f104 000b 	add.w	r0, r4, #11
 80026ca:	1d23      	adds	r3, r4, #4
 80026cc:	f020 0007 	bic.w	r0, r0, #7
 80026d0:	1ac3      	subs	r3, r0, r3
 80026d2:	d01b      	beq.n	800270c <_malloc_r+0xb0>
 80026d4:	425a      	negs	r2, r3
 80026d6:	50e2      	str	r2, [r4, r3]
 80026d8:	bd70      	pop	{r4, r5, r6, pc}
 80026da:	428c      	cmp	r4, r1
 80026dc:	bf0b      	itete	eq
 80026de:	6863      	ldreq	r3, [r4, #4]
 80026e0:	684b      	ldrne	r3, [r1, #4]
 80026e2:	6013      	streq	r3, [r2, #0]
 80026e4:	6063      	strne	r3, [r4, #4]
 80026e6:	bf18      	it	ne
 80026e8:	460c      	movne	r4, r1
 80026ea:	e7e9      	b.n	80026c0 <_malloc_r+0x64>
 80026ec:	460c      	mov	r4, r1
 80026ee:	6849      	ldr	r1, [r1, #4]
 80026f0:	e7ca      	b.n	8002688 <_malloc_r+0x2c>
 80026f2:	1cc4      	adds	r4, r0, #3
 80026f4:	f024 0403 	bic.w	r4, r4, #3
 80026f8:	42a0      	cmp	r0, r4
 80026fa:	d005      	beq.n	8002708 <_malloc_r+0xac>
 80026fc:	1a21      	subs	r1, r4, r0
 80026fe:	4630      	mov	r0, r6
 8002700:	f000 f830 	bl	8002764 <_sbrk_r>
 8002704:	3001      	adds	r0, #1
 8002706:	d0cd      	beq.n	80026a4 <_malloc_r+0x48>
 8002708:	6025      	str	r5, [r4, #0]
 800270a:	e7d9      	b.n	80026c0 <_malloc_r+0x64>
 800270c:	bd70      	pop	{r4, r5, r6, pc}
 800270e:	bf00      	nop
 8002710:	2000009c 	.word	0x2000009c
 8002714:	200000a0 	.word	0x200000a0

08002718 <_realloc_r>:
 8002718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800271a:	4607      	mov	r7, r0
 800271c:	4614      	mov	r4, r2
 800271e:	460e      	mov	r6, r1
 8002720:	b921      	cbnz	r1, 800272c <_realloc_r+0x14>
 8002722:	4611      	mov	r1, r2
 8002724:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002728:	f7ff bf98 	b.w	800265c <_malloc_r>
 800272c:	b922      	cbnz	r2, 8002738 <_realloc_r+0x20>
 800272e:	f7ff ff49 	bl	80025c4 <_free_r>
 8002732:	4625      	mov	r5, r4
 8002734:	4628      	mov	r0, r5
 8002736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002738:	f000 f826 	bl	8002788 <_malloc_usable_size_r>
 800273c:	4284      	cmp	r4, r0
 800273e:	d90f      	bls.n	8002760 <_realloc_r+0x48>
 8002740:	4621      	mov	r1, r4
 8002742:	4638      	mov	r0, r7
 8002744:	f7ff ff8a 	bl	800265c <_malloc_r>
 8002748:	4605      	mov	r5, r0
 800274a:	2800      	cmp	r0, #0
 800274c:	d0f2      	beq.n	8002734 <_realloc_r+0x1c>
 800274e:	4631      	mov	r1, r6
 8002750:	4622      	mov	r2, r4
 8002752:	f7ff fbdf 	bl	8001f14 <memcpy>
 8002756:	4631      	mov	r1, r6
 8002758:	4638      	mov	r0, r7
 800275a:	f7ff ff33 	bl	80025c4 <_free_r>
 800275e:	e7e9      	b.n	8002734 <_realloc_r+0x1c>
 8002760:	4635      	mov	r5, r6
 8002762:	e7e7      	b.n	8002734 <_realloc_r+0x1c>

08002764 <_sbrk_r>:
 8002764:	b538      	push	{r3, r4, r5, lr}
 8002766:	2300      	movs	r3, #0
 8002768:	4c05      	ldr	r4, [pc, #20]	; (8002780 <_sbrk_r+0x1c>)
 800276a:	4605      	mov	r5, r0
 800276c:	4608      	mov	r0, r1
 800276e:	6023      	str	r3, [r4, #0]
 8002770:	f7ff fb40 	bl	8001df4 <_sbrk>
 8002774:	1c43      	adds	r3, r0, #1
 8002776:	d102      	bne.n	800277e <_sbrk_r+0x1a>
 8002778:	6823      	ldr	r3, [r4, #0]
 800277a:	b103      	cbz	r3, 800277e <_sbrk_r+0x1a>
 800277c:	602b      	str	r3, [r5, #0]
 800277e:	bd38      	pop	{r3, r4, r5, pc}
 8002780:	20000144 	.word	0x20000144

08002784 <__malloc_lock>:
 8002784:	4770      	bx	lr

08002786 <__malloc_unlock>:
 8002786:	4770      	bx	lr

08002788 <_malloc_usable_size_r>:
 8002788:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800278c:	2800      	cmp	r0, #0
 800278e:	f1a0 0004 	sub.w	r0, r0, #4
 8002792:	bfbc      	itt	lt
 8002794:	580b      	ldrlt	r3, [r1, r0]
 8002796:	18c0      	addlt	r0, r0, r3
 8002798:	4770      	bx	lr
	...

0800279c <_init>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	bf00      	nop
 80027a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a2:	bc08      	pop	{r3}
 80027a4:	469e      	mov	lr, r3
 80027a6:	4770      	bx	lr

080027a8 <_fini>:
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027aa:	bf00      	nop
 80027ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ae:	bc08      	pop	{r3}
 80027b0:	469e      	mov	lr, r3
 80027b2:	4770      	bx	lr
