# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab3.srcs/sources_1/imports/new/D_trigger.vhd"
vhdl xil_defaultlib  "../../../Lab3.srcs/sources_1/imports/new/SyncCountUD.vhd"
vhdl xil_defaultlib  "../../../Lab3.srcs/sim_2/imports/new/TestModule_SyncCount.vhd"

# Do not sort compile order
nosort
