Analysis & Synthesis report for Xmit
Tue Nov 22 03:06:40 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for inbuff:inbuff_comp
  7. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
  8. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated
  9. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p
 10. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p
 11. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram
 12. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 13. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 14. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 15. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
 16. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component
 17. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated
 18. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 19. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 20. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|dffpipe_id9:dffpipe15
 21. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram
 22. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 23. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
 24. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 25. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
 26. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component
 27. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated
 28. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 29. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 30. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|dffpipe_id9:dffpipe15
 31. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram
 32. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 33. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
 34. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 35. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
 36. Parameter Settings for User Entity Instance: inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
 37. Parameter Settings for User Entity Instance: FIFO_1:inbuff_priority|dcfifo:dcfifo_component
 38. Parameter Settings for User Entity Instance: FIFO_1:inbuff_stop|dcfifo:dcfifo_component
 39. Port Connectivity Checks: "FIFO_1:inbuff_stop"
 40. Port Connectivity Checks: "FIFO_1:inbuff_priority"
 41. Port Connectivity Checks: "inbuffcon:inbuffcon_comp"
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Nov 22 03:06:40 2016           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; Xmit                                        ;
; Top-level Entity Name       ; in_FSM                                      ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; in_FSM             ; Xmit               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |in_FSM|inbuff:inbuff_comp       ; inbuff.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |in_FSM|FIFO_1:inbuff_priority   ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |in_FSM|FIFO_1:inbuff_stop       ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |in_FSM|inbuffcon:inbuffcon_comp ; inbuffcon.vhd   ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+


+--------------------------------------------+
; Source assignments for inbuff:inbuff_comp  ;
+----------------+-------+------+------------+
; Assignment     ; Value ; From ; To         ;
+----------------+-------+------+------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9    ;
+----------------+-------+------+------------+


+-------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------+
; Assignment                            ; Value ; From ; To                                          ;
+---------------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                     ;
+---------------------------------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------+
; Assignment                      ; Value ; From ; To                   ;
+---------------------------------+-------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                    ;
+---------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------+
; Assignment                            ; Value ; From ; To                                        ;
+---------------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                   ;
+---------------------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------+
; Assignment                            ; Value ; From ; To                                    ;
+---------------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                               ;
+---------------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 24          ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                        ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_r6q1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 1           ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                      ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_e3q1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 1           ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                  ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_e3q1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:inbuff_stop"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data    ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                ;
; q       ; Output ; Info     ; Connecting a non-array bit to a single-element array                                ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:inbuff_priority"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data    ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                ;
; q       ; Output ; Info     ; Connecting a non-array bit to a single-element array                                ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inbuffcon:inbuffcon_comp"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 22 03:06:05 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file shift_register_4.vhd
    Info (12022): Found design unit 1: shift_register_4-SYN File: C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd Line: 56
    Info (12023): Found entity 1: shift_register_4 File: C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file xmittop.vhd
    Info (12022): Found design unit 1: xmitTop-rtl File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 26
    Info (12023): Found entity 1: xmitTop File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file in_fsm.vhd
    Info (12022): Found design unit 1: in_FSM-arch File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 26
    Info (12023): Found entity 1: in_FSM File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 5
Warning (12019): Can't analyze file -- file main_FSM.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file fifo_8.vhd
    Info (12022): Found design unit 1: fifo_8-SYN File: C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd Line: 59
    Info (12023): Found entity 1: fifo_8 File: C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd Line: 43
Warning (12019): Can't analyze file -- file input_fsm.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file out_fsm.vhd
    Info (12022): Found design unit 1: out_FSM-rtl File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 20
    Info (12023): Found entity 1: out_FSM File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer.vhd
    Info (12022): Found design unit 1: output_buffer-SYN File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 59
    Info (12023): Found entity 1: output_buffer File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file out_fsm_tester.v
    Info (12023): Found entity 1: out_FSM_tester File: C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file inbuff.vhd
    Info (12022): Found design unit 1: inbuff-SYN File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 59
    Info (12023): Found entity 1: inbuff File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file inbuffer.vhd
    Info (12022): Found design unit 1: inBuffer-arch File: C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd Line: 19
    Info (12023): Found entity 1: inBuffer File: C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inbuffcon.vhd
    Info (12022): Found design unit 1: inbuffcon-SYN File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 59
    Info (12023): Found entity 1: inbuffcon File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fifo_1.vhd
    Info (12022): Found design unit 1: fifo_1-SYN File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 59
    Info (12023): Found entity 1: FIFO_1 File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 43
Warning (10236): Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for "clock" File: C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v Line: 13
Info (12127): Elaborating entity "in_FSM" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at in_FSM.vhd(38): used explicit default value for signal "hi" because signal was never assigned a value File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(39): object "emptyc" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(39): object "empty_priority" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(39): object "empty_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(40): object "fulld" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(40): object "fullc" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(40): object "full_priority" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(40): object "full_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(50): object "last" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 50
Warning (10541): VHDL Signal Declaration warning at in_FSM.vhd(51): used implicit default value for signal "lasto" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 51
Warning (10492): VHDL Process Statement warning at in_FSM.vhd(104): signal "ctrl_ctrl_prev" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 104
Warning (10492): VHDL Process Statement warning at in_FSM.vhd(159): signal "emptyd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 159
Warning (10631): VHDL Process Statement warning at in_FSM.vhd(137): inferring latch(es) for signal or variable "outstartas", which holds its previous value in one or more paths through the process File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 137
Warning (10492): VHDL Process Statement warning at in_FSM.vhd(182): signal "outtrans" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 182
Info (10041): Inferred latch for "outstartas" at in_FSM.vhd(137) File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 137
Info (12128): Elaborating entity "inbuff" for hierarchy "inbuff:inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Info (12128): Elaborating entity "inbuffcon" for hierarchy "inbuffcon:inbuffcon_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 226
Info (12128): Elaborating entity "dcfifo" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12133): Instantiated megafunction "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf
    Info (12023): Found entity 1: dcfifo_r6q1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_r6q1" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_fu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_bcc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_46d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/altera_lite/16.0/xlit/Xmit/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 61
Info (12128): Elaborating entity "FIFO_1" for hierarchy "FIFO_1:inbuff_priority" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 239
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12133): Instantiated megafunction "FIFO_1:inbuff_priority|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e3q1.tdf
    Info (12023): Found entity 1: dcfifo_e3q1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_e3q1" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2d1.tdf
    Info (12023): Found entity 1: altsyncram_s2d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_s2d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s2d1" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/altera_lite/16.0/xlit/Xmit/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 61
Error (12002): Port "aclr" does not exist in macrofunction "wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 51
Error (12002): Port "cnt_en" does not exist in macrofunction "wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 51
Warning (12001): Port "q[9]" does not exist in entity definition of "a_graycounter_jdc".  The port's range differs between the entity definition and its actual instantiation, "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p". File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 51
Error (12002): Port "aclr" does not exist in macrofunction "rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 50
Error (12002): Port "cnt_en" does not exist in macrofunction "rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 50
Warning (12001): Port "q[9]" does not exist in entity definition of "a_graycounter_nv6".  The port's range differs between the entity definition and its actual instantiation, "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p". File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 50
Error (12002): Port "aclr" does not exist in macrofunction "wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 51
Error (12002): Port "cnt_en" does not exist in macrofunction "wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 51
Warning (12001): Port "q[9]" does not exist in entity definition of "a_graycounter_jdc".  The port's range differs between the entity definition and its actual instantiation, "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p". File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 51
Error (12002): Port "aclr" does not exist in macrofunction "rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 50
Error (12002): Port "cnt_en" does not exist in macrofunction "rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 50
Warning (12001): Port "q[9]" does not exist in entity definition of "a_graycounter_nv6".  The port's range differs between the entity definition and its actual instantiation, "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p". File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 50
Error (12002): Port "data" does not exist in macrofunction "inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error (12005): Actual width (8) of port "q" on instance "inbuff:inbuff_comp" is not compatible with the formal port width (9) declared by the instantiated entity File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error (12002): Port "rdclk" does not exist in macrofunction "inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error (12002): Port "rdempty" does not exist in macrofunction "inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error (12002): Port "rdreq" does not exist in macrofunction "inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error (12002): Port "wrclk" does not exist in macrofunction "inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error (12002): Port "wrfull" does not exist in macrofunction "inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error (12002): Port "wrreq" does not exist in macrofunction "inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 213
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 22 warnings
    Error: Peak virtual memory: 950 megabytes
    Error: Processing ended: Tue Nov 22 03:06:40 2016
    Error: Elapsed time: 00:00:35
    Error: Total CPU time (on all processors): 00:01:06


