Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 11 07:30:22 2019
| Host         : daniel-X510UAR running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file practica_wrapper_control_sets_placed.rpt
| Design       : practica_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            4 |
|     10 |            1 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           15 |
| No           | No                    | Yes                    |              22 |            8 |
| No           | Yes                   | No                     |              14 |            8 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |              25 |            9 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                        Enable Signal                       |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/picoblaze_0/U0/processor/flag_enable            | practica_i/picoblaze_0/U0/processor/I1               |                1 |              2 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/ps2_0/U0/n_next                                 | reset_0_IBUF                                         |                1 |              4 |
|  practica_i/clk_wiz/inst/clk_out1 |                                                            | practica_i/picoblaze_0/U0/processor/I1               |                3 |              6 |
|  practica_i/clk_wiz/inst/clk_out1 |                                                            | practica_i/picoblaze_0/U0/program_rom/instruction[7] |                5 |              8 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/picoblaze_0/U0/processor/spm_enable             |                                                      |                2 |              8 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/picoblaze_0/U0/processor/write_strobe_flop_3[0] |                                                      |                4 |              8 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/picoblaze_0/U0/processor/E[0]                   |                                                      |                4 |              8 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/ps2_0/U0/b_next                                 | reset_0_IBUF                                         |                3 |             10 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/PWM_0/U0/pwm_reg[10]_i_1_n_0                    | reset_0_IBUF                                         |                5 |             11 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/picoblaze_0/U0/processor/t_state_0              | practica_i/picoblaze_0/U0/processor/I1               |                3 |             12 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/picoblaze_0/U0/processor/t_state_0              |                                                      |                2 |             16 |
|  practica_i/clk_wiz/inst/clk_out1 | practica_i/picoblaze_0/U0/processor/register_enable        |                                                      |                2 |             16 |
|  practica_i/clk_wiz/inst/clk_out1 |                                                            | reset_0_IBUF                                         |                8 |             22 |
|  practica_i/clk_wiz/inst/clk_out1 |                                                            |                                                      |               15 |             61 |
+-----------------------------------+------------------------------------------------------------+------------------------------------------------------+------------------+----------------+


