

================================================================
== Vitis HLS Report for 'xFAverageGaussianMask3x3_0_0_720_1280_0_1_1_1280_s'
================================================================
* Date:           Tue Jan 24 22:05:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.764 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   927923|   927923|  9.279 ms|  9.279 ms|  927923|  927923|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |src_buf1_V_2_xfExtractPixels_1_1_0_s_fu_386  |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |src_buf2_V_2_xfExtractPixels_1_1_0_s_fu_391  |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |b2_V_xfExtractPixels_1_1_0_s_fu_396          |xfExtractPixels_1_1_0_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |     1280|     1280|         2|          1|          1|  1280|       yes|
        |- Row_Loop        |   926640|   926640|      1287|          -|          -|   720|        no|
        | + Col_Loop       |     1283|     1283|         5|          1|          1|  1280|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    246|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     26|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    413|    -|
|Register         |        -|    -|     334|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     334|    717|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+
    |                   Instance                  |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+
    |mux_32_8_1_1_U30                             |mux_32_8_1_1             |        0|   0|  0|  13|    0|
    |mux_32_8_1_1_U31                             |mux_32_8_1_1             |        0|   0|  0|  13|    0|
    |src_buf1_V_2_xfExtractPixels_1_1_0_s_fu_386  |xfExtractPixels_1_1_0_s  |        0|   0|  0|   0|    0|
    |src_buf2_V_2_xfExtractPixels_1_1_0_s_fu_391  |xfExtractPixels_1_1_0_s  |        0|   0|  0|   0|    0|
    |b2_V_xfExtractPixels_1_1_0_s_fu_396          |xfExtractPixels_1_1_0_s  |        0|   0|  0|   0|    0|
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                                        |                         |        0|   0|  0|  26|    0|
    +---------------------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_0_U  |xFAverageGaussianMask3x3_0_0_720_1280_0_1_1_1280_s_buf_V_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |buf_V_1_U  |xFAverageGaussianMask3x3_0_0_720_1280_0_1_1_1280_s_buf_V_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |buf_V_2_U  |xFAverageGaussianMask3x3_0_0_720_1280_0_1_1_1280_s_buf_V_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                            |        3|  0|   0|    0|  3840|   24|     3|        30720|
    +-----------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |A00_fu_600_p2                      |         +|   0|  0|   9|           9|           9|
    |A0_1_fu_620_p2                     |         +|   0|  0|  10|          10|          10|
    |A0_fu_743_p2                       |         +|   0|  0|   9|           9|           9|
    |add_ln48_fu_638_p2                 |         +|   0|  0|   9|           9|           9|
    |add_ln49_fu_610_p2                 |         +|   0|  0|   9|           9|           9|
    |add_ln50_1_fu_767_p2               |         +|   0|  0|  10|          10|          10|
    |add_ln50_2_fu_648_p2               |         +|   0|  0|   9|           9|           9|
    |add_ln50_3_fu_658_p2               |         +|   0|  0|  10|          10|          10|
    |add_ln50_fu_757_p2                 |         +|   0|  0|   9|           9|           9|
    |add_ln52_1_fu_803_p2               |         +|   0|  0|  12|          12|          12|
    |add_ln52_2_fu_698_p2               |         +|   0|  0|  11|          11|          11|
    |add_ln52_3_fu_708_p2               |         +|   0|  0|  12|          12|          12|
    |add_ln52_fu_793_p2                 |         +|   0|  0|  11|          11|          11|
    |col_V_11_fu_515_p2                 |         +|   0|  0|  11|          11|           1|
    |col_V_9_fu_411_p2                  |         +|   0|  0|  11|          11|           1|
    |row_V_3_fu_725_p2                  |         +|   0|  0|  10|          10|           1|
    |row_ind_V_3_fu_819_p2              |         +|   0|  0|  13|          13|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   1|           1|           1|
    |ap_block_state10_pp1_stage0_iter4  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |       and|   0|  0|   1|           1|           1|
    |ap_block_state7_pp1_stage0_iter1   |       and|   0|  0|   1|           1|           1|
    |ap_condition_176                   |       and|   0|  0|   1|           1|           1|
    |ap_condition_188                   |       and|   0|  0|   1|           1|           1|
    |ap_condition_732                   |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op89_read_state7      |       and|   0|  0|   1|           1|           1|
    |cmp_i_i338_i_fu_509_p2             |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln209_fu_428_p2               |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln870_8_fu_825_p2             |      icmp|   0|  0|   5|          13|           2|
    |icmp_ln870_9_fu_548_p2             |      icmp|   0|  0|   5|          11|           1|
    |icmp_ln870_fu_464_p2               |      icmp|   0|  0|   5|          13|           1|
    |icmp_ln878_7_fu_521_p2             |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln878_fu_417_p2               |      icmp|   0|  0|   5|          11|          11|
    |ap_block_pp1_stage0_01001          |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   1|           1|           1|
    |bottom_2_fu_486_p3                 |    select|   0|  0|   2|           1|           1|
    |mid_2_fu_478_p3                    |    select|   0|  0|   2|           1|           1|
    |row_ind_V_4_fu_831_p3              |    select|   0|  0|  13|           1|           1|
    |tp_1_fu_470_p3                     |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 246|         272|         201|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |A2_reg_363                           |   9|          2|    8|         16|
    |ap_NS_fsm                            |  33|          8|    1|          8|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |  13|          3|    1|          3|
    |ap_enable_reg_pp1_iter3              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4              |  13|          3|    1|          3|
    |ap_phi_mux_b0_V_phi_fu_304_p4        |   9|          2|    8|         16|
    |ap_phi_mux_b1_V_phi_fu_292_p4        |   9|          2|    8|         16|
    |ap_phi_mux_col_V_10_phi_fu_280_p4    |   9|          2|   11|         22|
    |ap_phi_mux_m0_V_phi_fu_329_p4        |   9|          2|    8|         16|
    |ap_phi_mux_t0_V_phi_fu_354_p4        |   9|          2|    8|         16|
    |ap_phi_mux_t1_V_phi_fu_342_p4        |   9|          2|    8|         16|
    |ap_phi_reg_pp1_iter1_buf2_V_reg_375  |   9|          2|    8|         16|
    |ap_phi_reg_pp1_iter2_buf2_V_reg_375  |   9|          2|    8|         16|
    |b0_V_reg_300                         |   9|          2|    8|         16|
    |b1_V_reg_288                         |   9|          2|    8|         16|
    |bottom_fu_114                        |  13|          3|    2|          6|
    |buf_V_0_address1                     |  17|          4|   11|         44|
    |buf_V_0_d1                           |  13|          3|    8|         24|
    |buf_V_1_address1                     |  17|          4|   11|         44|
    |buf_V_1_d1                           |  13|          3|    8|         24|
    |buf_V_2_address1                     |  13|          3|   11|         33|
    |buf_V_2_d1                           |  13|          3|    8|         24|
    |col_V_10_reg_276                     |   9|          2|   11|         22|
    |col_V_reg_241                        |   9|          2|   11|         22|
    |gaussian_mat_4209_blk_n              |   9|          2|    1|          2|
    |gaussian_mat_4209_din                |  13|          3|    8|         24|
    |gray_img_src_4207_blk_n              |   9|          2|    1|          2|
    |m0_V_reg_325                         |   9|          2|    8|         16|
    |m1_V_reg_313                         |   9|          2|    8|         16|
    |mid_fu_110                           |  13|          3|    2|          6|
    |real_start                           |   9|          2|    1|          2|
    |row_V_reg_252                        |   9|          2|   10|         20|
    |row_ind_V_reg_264                    |   9|          2|   13|         26|
    |t0_V_reg_350                         |   9|          2|    8|         16|
    |t1_V_reg_338                         |   9|          2|    8|         16|
    |tp_fu_106                            |  13|          3|    2|          6|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 413|         94|  247|        595|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |A0_1_reg_937                         |  10|   0|   10|          0|
    |A2_reg_363                           |   8|   0|   10|          2|
    |add_ln50_3_reg_942                   |  10|   0|   10|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_buf2_V_reg_375  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter2_buf2_V_reg_375  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter3_buf2_V_reg_375  |   8|   0|    8|          0|
    |b0_V_reg_300                         |   8|   0|    8|          0|
    |b1_V_reg_288                         |   8|   0|    8|          0|
    |b2_V_reg_932                         |   8|   0|    8|          0|
    |bottom_fu_114                        |   2|   0|    2|          0|
    |bottom_load_2_reg_894                |   2|   0|    2|          0|
    |cmp_i_i338_i_reg_881                 |   1|   0|    1|          0|
    |col_V_10_reg_276                     |  11|   0|   11|          0|
    |col_V_10_reg_276_pp1_iter1_reg       |  11|   0|   11|          0|
    |col_V_11_reg_885                     |  11|   0|   11|          0|
    |col_V_reg_241                        |  11|   0|   11|          0|
    |g_x_V_6_reg_957                      |   8|   0|    8|          0|
    |icmp_ln870_9_reg_918                 |   1|   0|    1|          0|
    |icmp_ln870_9_reg_918_pp1_iter3_reg   |   1|   0|    1|          0|
    |icmp_ln878_7_reg_890                 |   1|   0|    1|          0|
    |icmp_ln878_reg_844                   |   1|   0|    1|          0|
    |m0_V_reg_325                         |   8|   0|    8|          0|
    |m1_V_reg_313                         |   8|   0|    8|          0|
    |mid_fu_110                           |   2|   0|    2|          0|
    |phitmp1_reg_947                      |   8|   0|   10|          2|
    |row_V_3_reg_952                      |  10|   0|   10|          0|
    |row_V_reg_252                        |  10|   0|   10|          0|
    |row_ind_V_4_reg_962                  |  13|   0|   13|          0|
    |row_ind_V_reg_264                    |  13|   0|   13|          0|
    |src_buf1_V_2_reg_922                 |   8|   0|    8|          0|
    |src_buf2_V_2_reg_927                 |   8|   0|    8|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |t0_V_reg_350                         |   8|   0|    8|          0|
    |t1_V_reg_338                         |   8|   0|    8|          0|
    |tp_fu_106                            |   2|   0|    2|          0|
    |zext_ln534_reg_848                   |  11|   0|   64|         53|
    |icmp_ln878_7_reg_890                 |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 334|  32|  328|         57|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  xFAverageGaussianMask3x3<0, 0, 720, 1280, 0, 1, 1, 1280>|  return value|
|gray_img_src_4207_dout     |   in|    8|     ap_fifo|                                         gray_img_src_4207|       pointer|
|gray_img_src_4207_empty_n  |   in|    1|     ap_fifo|                                         gray_img_src_4207|       pointer|
|gray_img_src_4207_read     |  out|    1|     ap_fifo|                                         gray_img_src_4207|       pointer|
|gaussian_mat_4209_din      |  out|    8|     ap_fifo|                                         gaussian_mat_4209|       pointer|
|gaussian_mat_4209_full_n   |   in|    1|     ap_fifo|                                         gaussian_mat_4209|       pointer|
|gaussian_mat_4209_write    |  out|    1|     ap_fifo|                                         gaussian_mat_4209|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

