INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sdanthinne/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_4_bit
INFO: [VRFC 10-311] analyzing module full_add
