
Watch_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015dfc  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001de8  08015f40  08015f40  00025f40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08017d28  08017d28  00027d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08017d2c  08017d2c  00027d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f4  20000004  08017d30  00030004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 BLE_APP_CONTEXT 000000d0  200001f8  08017f24  000301f8  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  200002c8  08017ff4  000302c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 0000003e  20000364  0801808d  00030364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  200003a4  080180cb  000303a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000774c  200003b8  080180dc  000303b8  2**2
                  ALLOC
 11 ._user_heap_stack 00001404  20007b04  080180dc  00037b04  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000303b5  2**0
                  CONTENTS, READONLY
 13 MAPPING_TABLE 00000028  20030000  20030000  00040000  2**2
                  ALLOC
 14 MB_MEM1       000001b8  20030028  20030028  00040000  2**2
                  ALLOC
 15 MB_MEM2       00000877  200301e0  200301e0  00040000  2**2
                  ALLOC
 16 .debug_info   0005463b  00000000  00000000  000303e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_abbrev 00008c41  00000000  00000000  00084a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_aranges 00003798  00000000  00000000  0008d668  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 000033e8  00000000  00000000  00090e00  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macro  00033470  00000000  00000000  000941e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_line   00034c55  00000000  00000000  000c7658  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_str    00111e73  00000000  00000000  000fc2ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .comment      0000007b  00000000  00000000  0020e120  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000fa40  00000000  00000000  0020e19c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200003b8 	.word	0x200003b8
 800015c:	00000000 	.word	0x00000000
 8000160:	08015f24 	.word	0x08015f24

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200003bc 	.word	0x200003bc
 800017c:	08015f24 	.word	0x08015f24

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036e:	f1a4 0401 	sub.w	r4, r4, #1
 8000372:	d1e9      	bne.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8000bfc:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <LL_FLASH_GetUDN+0x14>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	1fff7580 	.word	0x1fff7580

08000c10 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8000c14:	4b03      	ldr	r3, [pc, #12]	; (8000c24 <LL_FLASH_GetDeviceID+0x14>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	b2db      	uxtb	r3, r3
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	1fff7584 	.word	0x1fff7584

08000c28 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 8000c2c:	4b03      	ldr	r3, [pc, #12]	; (8000c3c <LL_FLASH_GetSTCompanyID+0x14>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	0a1b      	lsrs	r3, r3, #8
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	1fff7584 	.word	0x1fff7584

08000c40 <APP_BLE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 8000c40:	b5b0      	push	{r4, r5, r7, lr}
 8000c42:	b08c      	sub	sp, #48	; 0x30
 8000c44:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8000c46:	4b2b      	ldr	r3, [pc, #172]	; (8000cf4 <APP_BLE_Init+0xb4>)
 8000c48:	463c      	mov	r4, r7
 8000c4a:	461d      	mov	r5, r3
 8000c4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c58:	c407      	stmia	r4!, {r0, r1, r2}
 8000c5a:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 8000c5c:	f000 f9fe 	bl	800105c <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8000c60:	2101      	movs	r1, #1
 8000c62:	2002      	movs	r0, #2
 8000c64:	f011 fb02 	bl	801226c <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  HciUserEvtProcessId = osThreadNew(HciUserEvtProcess, NULL, &HciUserEvtProcess_attr);
 8000c68:	4a23      	ldr	r2, [pc, #140]	; (8000cf8 <APP_BLE_Init+0xb8>)
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	4823      	ldr	r0, [pc, #140]	; (8000cfc <APP_BLE_Init+0xbc>)
 8000c6e:	f00d f9a5 	bl	800dfbc <osThreadNew>
 8000c72:	4602      	mov	r2, r0
 8000c74:	4b22      	ldr	r3, [pc, #136]	; (8000d00 <APP_BLE_Init+0xc0>)
 8000c76:	601a      	str	r2, [r3, #0]

  /**
   * Starts the BLE Stack on CPU2
   */
  if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 8000c78:	463b      	mov	r3, r7
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f00b fd32 	bl	800c6e4 <SHCI_C2_BLE_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <APP_BLE_Init+0x4a>
  {
    Error_Handler();
 8000c86:	f004 fa09 	bl	800509c <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8000c8a:	f000 fa0f 	bl	80010ac <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8000c8e:	f00a fcd5 	bl	800b63c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <APP_BLE_Init+0xc4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8000c9a:	4b1a      	ldr	r3, [pc, #104]	; (8000d04 <APP_BLE_Init+0xc4>)
 8000c9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ca0:	82da      	strh	r2, [r3, #22]
  /**
   * From here, all initialization are BLE application specific
   */
  AdvUpdateProcessId = osThreadNew(AdvUpdateProcess, NULL, &AdvUpdateProcess_attr);
 8000ca2:	4a19      	ldr	r2, [pc, #100]	; (8000d08 <APP_BLE_Init+0xc8>)
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	4819      	ldr	r0, [pc, #100]	; (8000d0c <APP_BLE_Init+0xcc>)
 8000ca8:	f00d f988 	bl	800dfbc <osThreadNew>
 8000cac:	4602      	mov	r2, r0
 8000cae:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <APP_BLE_Init+0xd0>)
 8000cb0:	601a      	str	r2, [r3, #0]

  /**
   * Initialize HRS Application
   */
  //P2P FIX HRSAPP_Init();
  index_con_int = 0;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <APP_BLE_Init+0xd4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 8000cb8:	4b17      	ldr	r3, [pc, #92]	; (8000d18 <APP_BLE_Init+0xd8>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	701a      	strb	r2, [r3, #0]
  P2PS_APP_Init();
 8000cbe:	f000 fca3 	bl	8001608 <P2PS_APP_Init>

  /**
   * Create timer to handle the connection state machine
   */

  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Mgr);
 8000cc2:	4b16      	ldr	r3, [pc, #88]	; (8000d1c <APP_BLE_Init+0xdc>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	4916      	ldr	r1, [pc, #88]	; (8000d20 <APP_BLE_Init+0xe0>)
 8000cc8:	2000      	movs	r0, #0
 8000cca:	f002 fc05 	bl	80034d8 <HW_TS_Create>
  /**
   * Make device discoverable
   */

  //P2P FIX lines below
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL; //AD_TYPE_16_BIT_SERV_UUID;
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <APP_BLE_Init+0xc4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;//1;
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <APP_BLE_Init+0xc4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	761a      	strb	r2, [r3, #24]
  //P2P FIX Add_Advertisment_Service_UUID(HEART_RATE_SERVICE_UUID);
  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8000cda:	4b12      	ldr	r3, [pc, #72]	; (8000d24 <APP_BLE_Init+0xe4>)
 8000cdc:	2280      	movs	r2, #128	; 0x80
 8000cde:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8000ce0:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <APP_BLE_Init+0xe8>)
 8000ce2:	22a0      	movs	r2, #160	; 0xa0
 8000ce4:	801a      	strh	r2, [r3, #0]

  /**
  * Start to Advertise to be connected by Collector
   */
   Adv_Request(APP_BLE_FAST_ADV);
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f000 fabc 	bl	8001264 <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 8000cec:	bf00      	nop
}
 8000cee:	3730      	adds	r7, #48	; 0x30
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8000cf4:	08015f94 	.word	0x08015f94
 8000cf8:	08016920 	.word	0x08016920
 8000cfc:	08001479 	.word	0x08001479
 8000d00:	20007788 	.word	0x20007788
 8000d04:	20000210 	.word	0x20000210
 8000d08:	080168fc 	.word	0x080168fc
 8000d0c:	08001451 	.word	0x08001451
 8000d10:	200078b0 	.word	0x200078b0
 8000d14:	20007795 	.word	0x20007795
 8000d18:	20007794 	.word	0x20007794
 8000d1c:	08001439 	.word	0x08001439
 8000d20:	20000291 	.word	0x20000291
 8000d24:	20000294 	.word	0x20000294
 8000d28:	20000296 	.word	0x20000296

08000d2c <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08c      	sub	sp, #48	; 0x30
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blue_aci *blue_evt;
  hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete;
  uint8_t TX_PHY, RX_PHY;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8000d34:	2342      	movs	r3, #66	; 0x42
 8000d36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  switch (event_pckt->evt)
 8000d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b3e      	cmp	r3, #62	; 0x3e
 8000d46:	d028      	beq.n	8000d9a <SVCCTL_App_Notification+0x6e>
 8000d48:	2bff      	cmp	r3, #255	; 0xff
 8000d4a:	f000 80a5 	beq.w	8000e98 <SVCCTL_App_Notification+0x16c>
 8000d4e:	2b05      	cmp	r3, #5
 8000d50:	d000      	beq.n	8000d54 <SVCCTL_App_Notification+0x28>

      default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
        break;
 8000d52:	e145      	b.n	8000fe0 <SVCCTL_App_Notification+0x2b4>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 8000d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d56:	3302      	adds	r3, #2
 8000d58:	613b      	str	r3, [r7, #16]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000d60:	b29a      	uxth	r2, r3
 8000d62:	4ba2      	ldr	r3, [pc, #648]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000d64:	8adb      	ldrh	r3, [r3, #22]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d109      	bne.n	8000d7e <SVCCTL_App_Notification+0x52>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8000d6a:	4ba0      	ldr	r3, [pc, #640]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8000d70:	4b9e      	ldr	r3, [pc, #632]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
        APP_DBG_MSG("\r\n\r** DISCONNECTION EVENT WITH CLIENT \n");
 8000d78:	489d      	ldr	r0, [pc, #628]	; (8000ff0 <SVCCTL_App_Notification+0x2c4>)
 8000d7a:	f011 ffb3 	bl	8012ce4 <puts>
      Adv_Request(APP_BLE_FAST_ADV);
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f000 fa70 	bl	8001264 <Adv_Request>
      handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8000d84:	4b9b      	ldr	r3, [pc, #620]	; (8000ff4 <SVCCTL_App_Notification+0x2c8>)
 8000d86:	2201      	movs	r2, #1
 8000d88:	701a      	strb	r2, [r3, #0]
      handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8000d8a:	4b98      	ldr	r3, [pc, #608]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000d8c:	8ada      	ldrh	r2, [r3, #22]
 8000d8e:	4b99      	ldr	r3, [pc, #612]	; (8000ff4 <SVCCTL_App_Notification+0x2c8>)
 8000d90:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&handleNotification);
 8000d92:	4898      	ldr	r0, [pc, #608]	; (8000ff4 <SVCCTL_App_Notification+0x2c8>)
 8000d94:	f000 fc24 	bl	80015e0 <P2PS_APP_Notification>
    break; /* EVT_DISCONN_COMPLETE */
 8000d98:	e122      	b.n	8000fe0 <SVCCTL_App_Notification+0x2b4>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 8000d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d9c:	3302      	adds	r3, #2
 8000d9e:	61fb      	str	r3, [r7, #28]
      switch (meta_evt->subevent)
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b03      	cmp	r3, #3
 8000da6:	d004      	beq.n	8000db2 <SVCCTL_App_Notification+0x86>
 8000da8:	2b0c      	cmp	r3, #12
 8000daa:	d006      	beq.n	8000dba <SVCCTL_App_Notification+0x8e>
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d042      	beq.n	8000e36 <SVCCTL_App_Notification+0x10a>
          break;
 8000db0:	e071      	b.n	8000e96 <SVCCTL_App_Notification+0x16a>
          APP_DBG_MSG("\r\n\r** CONNECTION UPDATE EVENT WITH CLIENT \n");
 8000db2:	4891      	ldr	r0, [pc, #580]	; (8000ff8 <SVCCTL_App_Notification+0x2cc>)
 8000db4:	f011 ff96 	bl	8012ce4 <puts>
          break;
 8000db8:	e06d      	b.n	8000e96 <SVCCTL_App_Notification+0x16a>
          APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE \n");
 8000dba:	4890      	ldr	r0, [pc, #576]	; (8000ffc <SVCCTL_App_Notification+0x2d0>)
 8000dbc:	f011 ff92 	bl	8012ce4 <puts>
          evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	61bb      	str	r3, [r7, #24]
          if (evt_le_phy_update_complete->Status == 0)
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d103      	bne.n	8000dd6 <SVCCTL_App_Notification+0xaa>
            APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE, status ok \n");
 8000dce:	488c      	ldr	r0, [pc, #560]	; (8001000 <SVCCTL_App_Notification+0x2d4>)
 8000dd0:	f011 ff88 	bl	8012ce4 <puts>
 8000dd4:	e002      	b.n	8000ddc <SVCCTL_App_Notification+0xb0>
            APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE, status nok \n");
 8000dd6:	488b      	ldr	r0, [pc, #556]	; (8001004 <SVCCTL_App_Notification+0x2d8>)
 8000dd8:	f011 ff84 	bl	8012ce4 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY);
 8000ddc:	4b83      	ldr	r3, [pc, #524]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000dde:	8adb      	ldrh	r3, [r3, #22]
 8000de0:	f107 020e 	add.w	r2, r7, #14
 8000de4:	f107 010f 	add.w	r1, r7, #15
 8000de8:	4618      	mov	r0, r3
 8000dea:	f00b fb8c 	bl	800c506 <hci_le_read_phy>
 8000dee:	4603      	mov	r3, r0
 8000df0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
          if (ret == BLE_STATUS_SUCCESS)
 8000df4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d118      	bne.n	8000e2e <SVCCTL_App_Notification+0x102>
            APP_DBG_MSG("Read_PHY success \n");
 8000dfc:	4882      	ldr	r0, [pc, #520]	; (8001008 <SVCCTL_App_Notification+0x2dc>)
 8000dfe:	f011 ff71 	bl	8012ce4 <puts>
            if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d10a      	bne.n	8000e1e <SVCCTL_App_Notification+0xf2>
 8000e08:	7bbb      	ldrb	r3, [r7, #14]
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d107      	bne.n	8000e1e <SVCCTL_App_Notification+0xf2>
              APP_DBG_MSG("PHY Param  TX= %d, RX= %d \n", TX_PHY, RX_PHY);
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
 8000e10:	4619      	mov	r1, r3
 8000e12:	7bbb      	ldrb	r3, [r7, #14]
 8000e14:	461a      	mov	r2, r3
 8000e16:	487d      	ldr	r0, [pc, #500]	; (800100c <SVCCTL_App_Notification+0x2e0>)
 8000e18:	f011 fef0 	bl	8012bfc <iprintf>
          break;
 8000e1c:	e03b      	b.n	8000e96 <SVCCTL_App_Notification+0x16a>
              APP_DBG_MSG("PHY Param  TX= %d, RX= %d \n", TX_PHY, RX_PHY);
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	4619      	mov	r1, r3
 8000e22:	7bbb      	ldrb	r3, [r7, #14]
 8000e24:	461a      	mov	r2, r3
 8000e26:	4879      	ldr	r0, [pc, #484]	; (800100c <SVCCTL_App_Notification+0x2e0>)
 8000e28:	f011 fee8 	bl	8012bfc <iprintf>
          break;
 8000e2c:	e033      	b.n	8000e96 <SVCCTL_App_Notification+0x16a>
            APP_DBG_MSG("Read conf not succeess \n");
 8000e2e:	4878      	ldr	r0, [pc, #480]	; (8001010 <SVCCTL_App_Notification+0x2e4>)
 8000e30:	f011 ff58 	bl	8012ce4 <puts>
          break;
 8000e34:	e02f      	b.n	8000e96 <SVCCTL_App_Notification+0x16a>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	617b      	str	r3, [r7, #20]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8000e3c:	4b6b      	ldr	r3, [pc, #428]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000e3e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8000e42:	4618      	mov	r0, r3
 8000e44:	f002 fbbe 	bl	80035c4 <HW_TS_Stop>
          APP_DBG_MSG("EVT_LE_CONN_COMPLETE for connection handle 0x%x\n", connection_complete_event->Connection_Handle);
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	4619      	mov	r1, r3
 8000e52:	4870      	ldr	r0, [pc, #448]	; (8001014 <SVCCTL_App_Notification+0x2e8>)
 8000e54:	f011 fed2 	bl	8012bfc <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8000e58:	4b64      	ldr	r3, [pc, #400]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000e5a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d104      	bne.n	8000e6c <SVCCTL_App_Notification+0x140>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8000e62:	4b62      	ldr	r3, [pc, #392]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000e64:	2206      	movs	r2, #6
 8000e66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8000e6a:	e003      	b.n	8000e74 <SVCCTL_App_Notification+0x148>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8000e6c:	4b5f      	ldr	r3, [pc, #380]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000e6e:	2205      	movs	r2, #5
 8000e70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete_event->Connection_Handle;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000e7a:	b29a      	uxth	r2, r3
 8000e7c:	4b5b      	ldr	r3, [pc, #364]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000e7e:	82da      	strh	r2, [r3, #22]
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8000e80:	4b5c      	ldr	r3, [pc, #368]	; (8000ff4 <SVCCTL_App_Notification+0x2c8>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8000e86:	4b59      	ldr	r3, [pc, #356]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000e88:	8ada      	ldrh	r2, [r3, #22]
 8000e8a:	4b5a      	ldr	r3, [pc, #360]	; (8000ff4 <SVCCTL_App_Notification+0x2c8>)
 8000e8c:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 8000e8e:	4859      	ldr	r0, [pc, #356]	; (8000ff4 <SVCCTL_App_Notification+0x2c8>)
 8000e90:	f000 fba6 	bl	80015e0 <P2PS_APP_Notification>
        break; /* HCI_EVT_LE_CONN_COMPLETE */
 8000e94:	bf00      	nop
    break; /* HCI_EVT_LE_META_EVENT */
 8000e96:	e0a3      	b.n	8000fe0 <SVCCTL_App_Notification+0x2b4>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 8000e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e9a:	3302      	adds	r3, #2
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
      switch (blue_evt->ecode)
 8000e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea0:	881b      	ldrh	r3, [r3, #0]
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	f240 4205 	movw	r2, #1029	; 0x405
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d04a      	beq.n	8000f42 <SVCCTL_App_Notification+0x216>
 8000eac:	f240 4205 	movw	r2, #1029	; 0x405
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	dc18      	bgt.n	8000ee6 <SVCCTL_App_Notification+0x1ba>
 8000eb4:	f240 4202 	movw	r2, #1026	; 0x402
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d033      	beq.n	8000f24 <SVCCTL_App_Notification+0x1f8>
 8000ebc:	f240 4202 	movw	r2, #1026	; 0x402
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	dc07      	bgt.n	8000ed4 <SVCCTL_App_Notification+0x1a8>
 8000ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ec8:	d028      	beq.n	8000f1c <SVCCTL_App_Notification+0x1f0>
 8000eca:	f240 4201 	movw	r2, #1025	; 0x401
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d069      	beq.n	8000fa6 <SVCCTL_App_Notification+0x27a>
      break; /* EVT_VENDOR */
 8000ed2:	e084      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
      switch (blue_evt->ecode)
 8000ed4:	f240 4203 	movw	r2, #1027	; 0x403
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d02a      	beq.n	8000f32 <SVCCTL_App_Notification+0x206>
 8000edc:	f240 4204 	movw	r2, #1028	; 0x404
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d02a      	beq.n	8000f3a <SVCCTL_App_Notification+0x20e>
      break; /* EVT_VENDOR */
 8000ee4:	e07b      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
      switch (blue_evt->ecode)
 8000ee6:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 8000eea:	d03a      	beq.n	8000f62 <SVCCTL_App_Notification+0x236>
 8000eec:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 8000ef0:	dc08      	bgt.n	8000f04 <SVCCTL_App_Notification+0x1d8>
 8000ef2:	f240 4206 	movw	r2, #1030	; 0x406
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d02f      	beq.n	8000f5a <SVCCTL_App_Notification+0x22e>
 8000efa:	f240 4207 	movw	r2, #1031	; 0x407
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d069      	beq.n	8000fd6 <SVCCTL_App_Notification+0x2aa>
      break; /* EVT_VENDOR */
 8000f02:	e06c      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
      switch (blue_evt->ecode)
 8000f04:	f240 420a 	movw	r2, #1034	; 0x40a
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d02e      	beq.n	8000f6a <SVCCTL_App_Notification+0x23e>
 8000f0c:	f240 420a 	movw	r2, #1034	; 0x40a
 8000f10:	4293      	cmp	r3, r2
 8000f12:	db2e      	blt.n	8000f72 <SVCCTL_App_Notification+0x246>
 8000f14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f18:	d05a      	beq.n	8000fd0 <SVCCTL_App_Notification+0x2a4>
      break; /* EVT_VENDOR */
 8000f1a:	e060      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_LIMITED_DISCOVERABLE \n");
 8000f1c:	483e      	ldr	r0, [pc, #248]	; (8001018 <SVCCTL_App_Notification+0x2ec>)
 8000f1e:	f011 fee1 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_LIMITED_DISCOVERABLE */
 8000f22:	e05c      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_PASS_KEY_REQUEST \n");
 8000f24:	483d      	ldr	r0, [pc, #244]	; (800101c <SVCCTL_App_Notification+0x2f0>)
 8000f26:	f011 fedd 	bl	8012ce4 <puts>
        APP_DBG_MSG("\r\n\r** aci_gap_pass_key_resp \n");
 8000f2a:	483d      	ldr	r0, [pc, #244]	; (8001020 <SVCCTL_App_Notification+0x2f4>)
 8000f2c:	f011 feda 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_PASS_KEY_REQUEST */
 8000f30:	e055      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_AUTHORIZATION_REQUEST \n");
 8000f32:	483c      	ldr	r0, [pc, #240]	; (8001024 <SVCCTL_App_Notification+0x2f8>)
 8000f34:	f011 fed6 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_AUTHORIZATION_REQUEST */
 8000f38:	e051      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED \n");
 8000f3a:	483b      	ldr	r0, [pc, #236]	; (8001028 <SVCCTL_App_Notification+0x2fc>)
 8000f3c:	f011 fed2 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED */
 8000f40:	e04d      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_BOND_LOST \n");
 8000f42:	483a      	ldr	r0, [pc, #232]	; (800102c <SVCCTL_App_Notification+0x300>)
 8000f44:	f011 fece 	bl	8012ce4 <puts>
          aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8000f48:	4b28      	ldr	r3, [pc, #160]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000f4a:	8adb      	ldrh	r3, [r3, #22]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f00a ff10 	bl	800bd72 <aci_gap_allow_rebond>
        APP_DBG_MSG("\r\n\r** Send allow rebond \n");
 8000f52:	4837      	ldr	r0, [pc, #220]	; (8001030 <SVCCTL_App_Notification+0x304>)
 8000f54:	f011 fec6 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_BOND_LOST */
 8000f58:	e041      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_DEVICE_FOUND \n");
 8000f5a:	4836      	ldr	r0, [pc, #216]	; (8001034 <SVCCTL_App_Notification+0x308>)
 8000f5c:	f011 fec2 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_DEVICE_FOUND */
 8000f60:	e03d      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
         APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_DEVICE_FOUND \n");
 8000f62:	4834      	ldr	r0, [pc, #208]	; (8001034 <SVCCTL_App_Notification+0x308>)
 8000f64:	f011 febe 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_DEVICE_FOUND */
 8000f68:	e039      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
         APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_KEYPRESS_NOTIFICATION \n");
 8000f6a:	4833      	ldr	r0, [pc, #204]	; (8001038 <SVCCTL_App_Notification+0x30c>)
 8000f6c:	f011 feba 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_KEY_PRESS_NOTIFICATION */    
 8000f70:	e035      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(blue_evt->data))->Numeric_Value);
 8000f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f74:	3302      	adds	r3, #2
          APP_DBG_MSG("numeric_value = %ld\n",
 8000f76:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	482f      	ldr	r0, [pc, #188]	; (800103c <SVCCTL_App_Notification+0x310>)
 8000f7e:	f011 fe3d 	bl	8012bfc <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(blue_evt->data))->Numeric_Value);
 8000f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f84:	3302      	adds	r3, #2
          APP_DBG_MSG("Hex_value = %lx\n",
 8000f86:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	482c      	ldr	r0, [pc, #176]	; (8001040 <SVCCTL_App_Notification+0x314>)
 8000f8e:	f011 fe35 	bl	8012bfc <iprintf>
          aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, 1); /* CONFIRM_YES = 1 */
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <SVCCTL_App_Notification+0x2c0>)
 8000f94:	8adb      	ldrh	r3, [r3, #22]
 8000f96:	2101      	movs	r1, #1
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f00a ff34 	bl	800be06 <aci_gap_numeric_comparison_value_confirm_yesno>
          APP_DBG_MSG("\r\n\r** aci_gap_numeric_comparison_value_confirm_yesno-->YES \n");
 8000f9e:	4829      	ldr	r0, [pc, #164]	; (8001044 <SVCCTL_App_Notification+0x318>)
 8000fa0:	f011 fea0 	bl	8012ce4 <puts>
          break;
 8000fa4:	e01b      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
            pairing_complete = (aci_gap_pairing_complete_event_rp0*)blue_evt->data;
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa8:	3302      	adds	r3, #2
 8000faa:	623b      	str	r3, [r7, #32]
            APP_DBG_MSG("BLE_CTRL_App_Notification: EVT_BLUE_GAP_PAIRING_CMPLT, pairing_complete->Status = %d\n",pairing_complete->Status);
 8000fac:	6a3b      	ldr	r3, [r7, #32]
 8000fae:	789b      	ldrb	r3, [r3, #2]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4825      	ldr	r0, [pc, #148]	; (8001048 <SVCCTL_App_Notification+0x31c>)
 8000fb4:	f011 fe22 	bl	8012bfc <iprintf>
            if (pairing_complete->Status == 0)
 8000fb8:	6a3b      	ldr	r3, [r7, #32]
 8000fba:	789b      	ldrb	r3, [r3, #2]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d103      	bne.n	8000fc8 <SVCCTL_App_Notification+0x29c>
              APP_DBG_MSG("\r\n\r** Pairing OK \n");
 8000fc0:	4822      	ldr	r0, [pc, #136]	; (800104c <SVCCTL_App_Notification+0x320>)
 8000fc2:	f011 fe8f 	bl	8012ce4 <puts>
           break;    
 8000fc6:	e00a      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
              APP_DBG_MSG("\r\n\r** Pairing KO \n");
 8000fc8:	4821      	ldr	r0, [pc, #132]	; (8001050 <SVCCTL_App_Notification+0x324>)
 8000fca:	f011 fe8b 	bl	8012ce4 <puts>
           break;    
 8000fce:	e006      	b.n	8000fde <SVCCTL_App_Notification+0x2b2>
          mutex = 1;
 8000fd0:	4b20      	ldr	r3, [pc, #128]	; (8001054 <SVCCTL_App_Notification+0x328>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	701a      	strb	r2, [r3, #0]
        APP_DBG_MSG("\r\n\r** EVT_BLUE_GAP_PROCEDURE_COMPLETE \n");
 8000fd6:	4820      	ldr	r0, [pc, #128]	; (8001058 <SVCCTL_App_Notification+0x32c>)
 8000fd8:	f011 fe84 	bl	8012ce4 <puts>
          break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 8000fdc:	bf00      	nop
      break; /* EVT_VENDOR */
 8000fde:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8000fe0:	2301      	movs	r3, #1
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3730      	adds	r7, #48	; 0x30
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000210 	.word	0x20000210
 8000ff0:	08015fc4 	.word	0x08015fc4
 8000ff4:	2000778c 	.word	0x2000778c
 8000ff8:	08015fec 	.word	0x08015fec
 8000ffc:	08016018 	.word	0x08016018
 8001000:	08016034 	.word	0x08016034
 8001004:	08016058 	.word	0x08016058
 8001008:	08016080 	.word	0x08016080
 800100c:	08016094 	.word	0x08016094
 8001010:	080160b0 	.word	0x080160b0
 8001014:	080160c8 	.word	0x080160c8
 8001018:	080160fc 	.word	0x080160fc
 800101c:	08016128 	.word	0x08016128
 8001020:	08016150 	.word	0x08016150
 8001024:	08016170 	.word	0x08016170
 8001028:	0801619c 	.word	0x0801619c
 800102c:	080161cc 	.word	0x080161cc
 8001030:	080161ec 	.word	0x080161ec
 8001034:	08016208 	.word	0x08016208
 8001038:	0801622c 	.word	0x0801622c
 800103c:	08016258 	.word	0x08016258
 8001040:	08016270 	.word	0x08016270
 8001044:	08016284 	.word	0x08016284
 8001048:	080162c0 	.word	0x080162c0
 800104c:	08016318 	.word	0x08016318
 8001050:	0801632c 	.word	0x0801632c
 8001054:	20007794 	.word	0x20007794
 8001058:	08016340 	.word	0x08016340

0800105c <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  MtxHciId = osMutexNew( NULL );
 8001062:	2000      	movs	r0, #0
 8001064:	f00d f974 	bl	800e350 <osMutexNew>
 8001068:	4602      	mov	r2, r0
 800106a:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <Ble_Tl_Init+0x3c>)
 800106c:	601a      	str	r2, [r3, #0]
  SemHciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	2001      	movs	r0, #1
 8001074:	f00d fab4 	bl	800e5e0 <osSemaphoreNew>
 8001078:	4602      	mov	r2, r0
 800107a:	4b08      	ldr	r3, [pc, #32]	; (800109c <Ble_Tl_Init+0x40>)
 800107c:	601a      	str	r2, [r3, #0]

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800107e:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <Ble_Tl_Init+0x44>)
 8001080:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <Ble_Tl_Init+0x48>)
 8001084:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8001086:	463b      	mov	r3, r7
 8001088:	4619      	mov	r1, r3
 800108a:	4807      	ldr	r0, [pc, #28]	; (80010a8 <Ble_Tl_Init+0x4c>)
 800108c:	f00b fb58 	bl	800c740 <hci_init>

  return;
 8001090:	bf00      	nop
}
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20007798 	.word	0x20007798
 800109c:	20007784 	.word	0x20007784
 80010a0:	20030028 	.word	0x20030028
 80010a4:	08001531 	.word	0x08001531
 80010a8:	080014f9 	.word	0x080014f9

080010ac <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void){
 80010ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ae:	b08f      	sub	sp, #60	; 0x3c
 80010b0:	af06      	add	r7, sp, #24

  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint32_t srd_bd_addr[2];
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 80010b2:	f44f 7350 	mov.w	r3, #832	; 0x340
 80010b6:	803b      	strh	r3, [r7, #0]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 80010b8:	f00b fa01 	bl	800c4be <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 80010bc:	f000 f978 	bl	80013b0 <BleGetBdAddress>
 80010c0:	61f8      	str	r0, [r7, #28]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 80010c2:	69fa      	ldr	r2, [r7, #28]
 80010c4:	2106      	movs	r1, #6
 80010c6:	2000      	movs	r0, #0
 80010c8:	f00b f939 	bl	800c33e <aci_hal_write_config_data>
                            CONFIG_DATA_PUBADDR_LEN,
                            (uint8_t*) bd_addr);

  /* BLE MAC in ADV Packet */
  manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	795a      	ldrb	r2, [r3, #5]
 80010d0:	4b5c      	ldr	r3, [pc, #368]	; (8001244 <Ble_Hci_Gap_Gatt_Init+0x198>)
 80010d2:	721a      	strb	r2, [r3, #8]
  manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	791a      	ldrb	r2, [r3, #4]
 80010d8:	4b5a      	ldr	r3, [pc, #360]	; (8001244 <Ble_Hci_Gap_Gatt_Init+0x198>)
 80010da:	725a      	strb	r2, [r3, #9]
  manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	78da      	ldrb	r2, [r3, #3]
 80010e0:	4b58      	ldr	r3, [pc, #352]	; (8001244 <Ble_Hci_Gap_Gatt_Init+0x198>)
 80010e2:	729a      	strb	r2, [r3, #10]
  manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	789a      	ldrb	r2, [r3, #2]
 80010e8:	4b56      	ldr	r3, [pc, #344]	; (8001244 <Ble_Hci_Gap_Gatt_Init+0x198>)
 80010ea:	72da      	strb	r2, [r3, #11]
  manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	785a      	ldrb	r2, [r3, #1]
 80010f0:	4b54      	ldr	r3, [pc, #336]	; (8001244 <Ble_Hci_Gap_Gatt_Init+0x198>)
 80010f2:	731a      	strb	r2, [r3, #12]
  manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	781a      	ldrb	r2, [r3, #0]
 80010f8:	4b52      	ldr	r3, [pc, #328]	; (8001244 <Ble_Hci_Gap_Gatt_Init+0x198>)
 80010fa:	735a      	strb	r2, [r3, #13]

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET,
 80010fc:	4a52      	ldr	r2, [pc, #328]	; (8001248 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 80010fe:	2110      	movs	r1, #16
 8001100:	2018      	movs	r0, #24
 8001102:	f00b f91c 	bl	800c33e <aci_hal_write_config_data>
                            (uint8_t*) BLE_CFG_IR_VALUE);

   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET,
 8001106:	4a51      	ldr	r2, [pc, #324]	; (800124c <Ble_Hci_Gap_Gatt_Init+0x1a0>)
 8001108:	2110      	movs	r1, #16
 800110a:	2008      	movs	r0, #8
 800110c:	f00b f917 	bl	800c33e <aci_hal_write_config_data>
   * Static random Address
   * The two upper bits shall be set to 1
   * The lowest 32bits is read from the UDN to differentiate between devices
   * The RNG may be used to provide a random number on each power on
   */
  srd_bd_addr[1] =  0x0000ED6E;
 8001110:	f64e 536e 	movw	r3, #60782	; 0xed6e
 8001114:	60bb      	str	r3, [r7, #8]
  srd_bd_addr[0] =  LL_FLASH_GetUDN( );
 8001116:	f7ff fd6f 	bl	8000bf8 <LL_FLASH_GetUDN>
 800111a:	4603      	mov	r3, r0
 800111c:	607b      	str	r3, [r7, #4]
  aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr );
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	461a      	mov	r2, r3
 8001122:	2106      	movs	r1, #6
 8001124:	202e      	movs	r0, #46	; 0x2e
 8001126:	f00b f90a 	bl	800c33e <aci_hal_write_config_data>

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 800112a:	4a47      	ldr	r2, [pc, #284]	; (8001248 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800112c:	2110      	movs	r1, #16
 800112e:	2018      	movs	r0, #24
 8001130:	f00b f905 	bl	800c33e <aci_hal_write_config_data>

   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 8001134:	4a45      	ldr	r2, [pc, #276]	; (800124c <Ble_Hci_Gap_Gatt_Init+0x1a0>)
 8001136:	2110      	movs	r1, #16
 8001138:	2008      	movs	r0, #8
 800113a:	f00b f900 	bl	800c33e <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800113e:	2118      	movs	r1, #24
 8001140:	2001      	movs	r0, #1
 8001142:	f00b f965 	bl	800c410 <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 8001146:	f00a feb5 	bl	800beb4 <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800114e:	7efb      	ldrb	r3, [r7, #27]
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	76fb      	strb	r3, [r7, #27]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 8001156:	7efb      	ldrb	r3, [r7, #27]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d024      	beq.n	80011a6 <Ble_Hci_Gap_Gatt_Init+0xfa>
  {
    const char *name = "DRAMSAY";
 800115c:	4b3c      	ldr	r3, [pc, #240]	; (8001250 <Ble_Hci_Gap_Gatt_Init+0x1a4>)
 800115e:	617b      	str	r3, [r7, #20]
    aci_gap_init(role, 0,
 8001160:	f107 0212 	add.w	r2, r7, #18
 8001164:	7ef8      	ldrb	r0, [r7, #27]
 8001166:	f107 030e 	add.w	r3, r7, #14
 800116a:	9301      	str	r3, [sp, #4]
 800116c:	f107 0310 	add.w	r3, r7, #16
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	4613      	mov	r3, r2
 8001174:	2207      	movs	r2, #7
 8001176:	2100      	movs	r1, #0
 8001178:	f00a fcf0 	bl	800bb5c <aci_gap_init>
                 APPBLE_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 800117c:	8a7c      	ldrh	r4, [r7, #18]
 800117e:	8a3d      	ldrh	r5, [r7, #16]
 8001180:	6978      	ldr	r0, [r7, #20]
 8001182:	f7fe fffd 	bl	8000180 <strlen>
 8001186:	4603      	mov	r3, r0
 8001188:	b2da      	uxtb	r2, r3
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	4613      	mov	r3, r2
 8001190:	2200      	movs	r2, #0
 8001192:	4629      	mov	r1, r5
 8001194:	4620      	mov	r0, r4
 8001196:	f00b f84b 	bl	800c230 <aci_gatt_update_char_value>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d002      	beq.n	80011a6 <Ble_Hci_Gap_Gatt_Init+0xfa>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
 80011a0:	482c      	ldr	r0, [pc, #176]	; (8001254 <Ble_Hci_Gap_Gatt_Init+0x1a8>)
 80011a2:	f011 fd9f 	bl	8012ce4 <puts>
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 80011a6:	8a78      	ldrh	r0, [r7, #18]
 80011a8:	89f9      	ldrh	r1, [r7, #14]
 80011aa:	463b      	mov	r3, r7
 80011ac:	9300      	str	r3, [sp, #0]
 80011ae:	2302      	movs	r3, #2
 80011b0:	2200      	movs	r2, #0
 80011b2:	f00b f83d 	bl	800c230 <aci_gatt_update_char_value>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d002      	beq.n	80011c2 <Ble_Hci_Gap_Gatt_Init+0x116>
                                gap_appearance_char_handle,
                                0,
                                2,
                                (uint8_t *)&appearance))
  {
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
 80011bc:	4826      	ldr	r0, [pc, #152]	; (8001258 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 80011be:	f011 fd91 	bl	8012ce4 <puts>
  }
  /**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 80011c2:	2202      	movs	r2, #2
 80011c4:	2102      	movs	r1, #2
 80011c6:	2000      	movs	r0, #0
 80011c8:	f00b fa05 	bl	800c5d6 <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80011cc:	4b23      	ldr	r3, [pc, #140]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f00a fbce 	bl	800b978 <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 80011dc:	4b1f      	ldr	r3, [pc, #124]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011de:	2201      	movs	r2, #1
 80011e0:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 80011e2:	4b1e      	ldr	r3, [pc, #120]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011e4:	2208      	movs	r2, #8
 80011e6:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 80011e8:	4b1c      	ldr	r3, [pc, #112]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011ea:	2210      	movs	r2, #16
 80011ec:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 80011ee:	4b1b      	ldr	r3, [pc, #108]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 80011f4:	4b19      	ldr	r3, [pc, #100]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011f6:	4a1a      	ldr	r2, [pc, #104]	; (8001260 <Ble_Hci_Gap_Gatt_Init+0x1b4>)
 80011f8:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 80011fa:	4b18      	ldr	r3, [pc, #96]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	709a      	strb	r2, [r3, #2]

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8001200:	4b16      	ldr	r3, [pc, #88]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001202:	789d      	ldrb	r5, [r3, #2]
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001206:	785e      	ldrb	r6, [r3, #1]
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800120a:	791b      	ldrb	r3, [r3, #4]
 800120c:	4a13      	ldr	r2, [pc, #76]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800120e:	7952      	ldrb	r2, [r2, #5]
 8001210:	4912      	ldr	r1, [pc, #72]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001212:	78c9      	ldrb	r1, [r1, #3]
 8001214:	4811      	ldr	r0, [pc, #68]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001216:	6880      	ldr	r0, [r0, #8]
 8001218:	2400      	movs	r4, #0
 800121a:	9404      	str	r4, [sp, #16]
 800121c:	9003      	str	r0, [sp, #12]
 800121e:	9102      	str	r1, [sp, #8]
 8001220:	9201      	str	r2, [sp, #4]
 8001222:	9300      	str	r3, [sp, #0]
 8001224:	2300      	movs	r3, #0
 8001226:	2201      	movs	r2, #1
 8001228:	4631      	mov	r1, r6
 800122a:	4628      	mov	r0, r5
 800122c:	f00a fbee 	bl	800ba0c <aci_gap_set_authentication_requirement>
                                         );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8001230:	4b0a      	ldr	r3, [pc, #40]	; (800125c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 8001232:	789b      	ldrb	r3, [r3, #2]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <Ble_Hci_Gap_Gatt_Init+0x190>
   {
     aci_gap_configure_whitelist();
 8001238:	f00a fd77 	bl	800bd2a <aci_gap_configure_whitelist>
   }
}
 800123c:	bf00      	nop
 800123e:	3724      	adds	r7, #36	; 0x24
 8001240:	46bd      	mov	sp, r7
 8001242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001244:	20000004 	.word	0x20000004
 8001248:	080168d4 	.word	0x080168d4
 800124c:	080168e4 	.word	0x080168e4
 8001250:	08016368 	.word	0x08016368
 8001254:	08016370 	.word	0x08016370
 8001258:	080163a0 	.word	0x080163a0
 800125c:	20000210 	.word	0x20000210
 8001260:	0001b207 	.word	0x0001b207

08001264 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b08c      	sub	sp, #48	; 0x30
 8001268:	af08      	add	r7, sp, #32
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800126e:	2342      	movs	r3, #66	; 0x42
 8001270:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (New_Status == APP_BLE_FAST_ADV)
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d106      	bne.n	8001286 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8001278:	4b3f      	ldr	r3, [pc, #252]	; (8001378 <Adv_Request+0x114>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800127e:	4b3f      	ldr	r3, [pc, #252]	; (800137c <Adv_Request+0x118>)
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	81bb      	strh	r3, [r7, #12]
 8001284:	e005      	b.n	8001292 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8001286:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800128a:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800128c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8001290:	81bb      	strh	r3, [r7, #12]

    /**
     * Stop the timer, it will be restarted for a new shot
     * It does not hurt if the timer was not running
     */
    HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8001292:	4b3b      	ldr	r3, [pc, #236]	; (8001380 <Adv_Request+0x11c>)
 8001294:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001298:	4618      	mov	r0, r3
 800129a:	f002 f993 	bl	80035c4 <HW_TS_Stop>

    APP_DBG_MSG("First index in %d state \n", BleApplicationContext.Device_Connection_Status);
 800129e:	4b38      	ldr	r3, [pc, #224]	; (8001380 <Adv_Request+0x11c>)
 80012a0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012a4:	4619      	mov	r1, r3
 80012a6:	4837      	ldr	r0, [pc, #220]	; (8001384 <Adv_Request+0x120>)
 80012a8:	f011 fca8 	bl	8012bfc <iprintf>

    if ((New_Status == APP_BLE_LP_ADV)
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d119      	bne.n	80012e6 <Adv_Request+0x82>
        && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 80012b2:	4b33      	ldr	r3, [pc, #204]	; (8001380 <Adv_Request+0x11c>)
 80012b4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d004      	beq.n	80012c6 <Adv_Request+0x62>
            || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 80012bc:	4b30      	ldr	r3, [pc, #192]	; (8001380 <Adv_Request+0x11c>)
 80012be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d10f      	bne.n	80012e6 <Adv_Request+0x82>
    {
      /* Connection in ADVERTISE mode have to stop the current advertising */
      ret = aci_gap_set_non_discoverable();
 80012c6:	f00a fa55 	bl	800b774 <aci_gap_set_non_discoverable>
 80012ca:	4603      	mov	r3, r0
 80012cc:	72fb      	strb	r3, [r7, #11]
      if (ret == BLE_STATUS_SUCCESS)
 80012ce:	7afb      	ldrb	r3, [r7, #11]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d103      	bne.n	80012dc <Adv_Request+0x78>
      {
        APP_DBG_MSG("Successfully Stopped Advertising \n");
 80012d4:	482c      	ldr	r0, [pc, #176]	; (8001388 <Adv_Request+0x124>)
 80012d6:	f011 fd05 	bl	8012ce4 <puts>
 80012da:	e004      	b.n	80012e6 <Adv_Request+0x82>
      }
      else
      {
        APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
 80012dc:	7afb      	ldrb	r3, [r7, #11]
 80012de:	4619      	mov	r1, r3
 80012e0:	482a      	ldr	r0, [pc, #168]	; (800138c <Adv_Request+0x128>)
 80012e2:	f011 fc8b 	bl	8012bfc <iprintf>
      }
    }

    BleApplicationContext.Device_Connection_Status = New_Status;
 80012e6:	4a26      	ldr	r2, [pc, #152]	; (8001380 <Adv_Request+0x11c>)
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 80012ee:	4b24      	ldr	r3, [pc, #144]	; (8001380 <Adv_Request+0x11c>)
 80012f0:	7e1b      	ldrb	r3, [r3, #24]
 80012f2:	89b8      	ldrh	r0, [r7, #12]
 80012f4:	89f9      	ldrh	r1, [r7, #14]
 80012f6:	2200      	movs	r2, #0
 80012f8:	9206      	str	r2, [sp, #24]
 80012fa:	2200      	movs	r2, #0
 80012fc:	9205      	str	r2, [sp, #20]
 80012fe:	4a24      	ldr	r2, [pc, #144]	; (8001390 <Adv_Request+0x12c>)
 8001300:	9204      	str	r2, [sp, #16]
 8001302:	9303      	str	r3, [sp, #12]
 8001304:	4b23      	ldr	r3, [pc, #140]	; (8001394 <Adv_Request+0x130>)
 8001306:	9302      	str	r3, [sp, #8]
 8001308:	2308      	movs	r3, #8
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	2300      	movs	r3, #0
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2300      	movs	r3, #0
 8001312:	4602      	mov	r2, r0
 8001314:	2000      	movs	r0, #0
 8001316:	f00a fa51 	bl	800b7bc <aci_gap_set_discoverable>
 800131a:	4603      	mov	r3, r0
 800131c:	72fb      	strb	r3, [r7, #11]
        BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
        0,
        0);

    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
 800131e:	491e      	ldr	r1, [pc, #120]	; (8001398 <Adv_Request+0x134>)
 8001320:	200e      	movs	r0, #14
 8001322:	f00a fca6 	bl	800bc72 <aci_gap_update_adv_data>
 8001326:	4603      	mov	r3, r0
 8001328:	72fb      	strb	r3, [r7, #11]
    if (ret == BLE_STATUS_SUCCESS)
 800132a:	7afb      	ldrb	r3, [r7, #11]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d111      	bne.n	8001354 <Adv_Request+0xf0>
    {
      if (New_Status == APP_BLE_FAST_ADV)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d10a      	bne.n	800134c <Adv_Request+0xe8>
      {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
 8001336:	4819      	ldr	r0, [pc, #100]	; (800139c <Adv_Request+0x138>)
 8001338:	f011 fcd4 	bl	8012ce4 <puts>
        /* Start Timer to STOP ADV - TIMEOUT */
        HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 800133c:	4b10      	ldr	r3, [pc, #64]	; (8001380 <Adv_Request+0x11c>)
 800133e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001342:	4917      	ldr	r1, [pc, #92]	; (80013a0 <Adv_Request+0x13c>)
 8001344:	4618      	mov	r0, r3
 8001346:	f002 f9c7 	bl	80036d8 <HW_TS_Start>
      {
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
      }
    }

  return;
 800134a:	e012      	b.n	8001372 <Adv_Request+0x10e>
        APP_DBG_MSG("Successfully Start Low Power Advertising \n");
 800134c:	4815      	ldr	r0, [pc, #84]	; (80013a4 <Adv_Request+0x140>)
 800134e:	f011 fcc9 	bl	8012ce4 <puts>
  return;
 8001352:	e00e      	b.n	8001372 <Adv_Request+0x10e>
      if (New_Status == APP_BLE_FAST_ADV)
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d105      	bne.n	8001366 <Adv_Request+0x102>
        APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
 800135a:	7afb      	ldrb	r3, [r7, #11]
 800135c:	4619      	mov	r1, r3
 800135e:	4812      	ldr	r0, [pc, #72]	; (80013a8 <Adv_Request+0x144>)
 8001360:	f011 fc4c 	bl	8012bfc <iprintf>
  return;
 8001364:	e005      	b.n	8001372 <Adv_Request+0x10e>
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
 8001366:	7afb      	ldrb	r3, [r7, #11]
 8001368:	4619      	mov	r1, r3
 800136a:	4810      	ldr	r0, [pc, #64]	; (80013ac <Adv_Request+0x148>)
 800136c:	f011 fc46 	bl	8012bfc <iprintf>
  return;
 8001370:	bf00      	nop
}
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000294 	.word	0x20000294
 800137c:	20000296 	.word	0x20000296
 8001380:	20000210 	.word	0x20000210
 8001384:	080163d0 	.word	0x080163d0
 8001388:	080163ec 	.word	0x080163ec
 800138c:	08016410 	.word	0x08016410
 8001390:	20000229 	.word	0x20000229
 8001394:	080168f4 	.word	0x080168f4
 8001398:	20000004 	.word	0x20000004
 800139c:	08016438 	.word	0x08016438
 80013a0:	0001e046 	.word	0x0001e046
 80013a4:	08016460 	.word	0x08016460
 80013a8:	0801648c 	.word	0x0801648c
 80013ac:	080164bc 	.word	0x080164bc

080013b0 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 80013b6:	f7ff fc1f 	bl	8000bf8 <LL_FLASH_GetUDN>
 80013ba:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c2:	d023      	beq.n	800140c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 80013c4:	f7ff fc30 	bl	8000c28 <LL_FLASH_GetSTCompanyID>
 80013c8:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 80013ca:	f7ff fc21 	bl	8000c10 <LL_FLASH_GetDeviceID>
 80013ce:	6078      	str	r0, [r7, #4]

    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b16      	ldr	r3, [pc, #88]	; (8001430 <BleGetBdAddress+0x80>)
 80013d6:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	0a1b      	lsrs	r3, r3, #8
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	4b14      	ldr	r3, [pc, #80]	; (8001430 <BleGetBdAddress+0x80>)
 80013e0:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)( (udn & 0x00FF0000) >> 16 );
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	0c1b      	lsrs	r3, r3, #16
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b11      	ldr	r3, [pc, #68]	; (8001430 <BleGetBdAddress+0x80>)
 80013ea:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)device_id;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	b2da      	uxtb	r2, r3
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <BleGetBdAddress+0x80>)
 80013f2:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)(company_id & 0x000000FF);;
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <BleGetBdAddress+0x80>)
 80013fa:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	0a1b      	lsrs	r3, r3, #8
 8001400:	b2da      	uxtb	r2, r3
 8001402:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <BleGetBdAddress+0x80>)
 8001404:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 8001406:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <BleGetBdAddress+0x80>)
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	e00b      	b.n	8001424 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800140c:	2000      	movs	r0, #0
 800140e:	f00c f885 	bl	800d51c <OTP_Read>
 8001412:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d002      	beq.n	8001420 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	617b      	str	r3, [r7, #20]
 800141e:	e001      	b.n	8001424 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <BleGetBdAddress+0x84>)
 8001422:	617b      	str	r3, [r7, #20]
    }

  }

  return bd_addr;
 8001424:	697b      	ldr	r3, [r7, #20]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200003d4 	.word	0x200003d4
 8001434:	080168cc 	.word	0x080168cc

08001438 <Adv_Mgr>:
  return;
}
*/

static void Adv_Mgr( void )
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  osThreadFlagsSet( AdvUpdateProcessId, 1 );
 800143c:	4b03      	ldr	r3, [pc, #12]	; (800144c <Adv_Mgr+0x14>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2101      	movs	r1, #1
 8001442:	4618      	mov	r0, r3
 8001444:	f00c fe60 	bl	800e108 <osThreadFlagsSet>

  return;
 8001448:	bf00      	nop
}
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200078b0 	.word	0x200078b0

08001450 <AdvUpdateProcess>:

static void AdvUpdateProcess(void *argument)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  UNUSED(argument);

  for(;;)
  {
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 8001458:	f04f 32ff 	mov.w	r2, #4294967295
 800145c:	2100      	movs	r1, #0
 800145e:	2001      	movs	r0, #1
 8001460:	f00c feb4 	bl	800e1cc <osThreadFlagsWait>
    Adv_Update( );
 8001464:	f000 f801 	bl	800146a <Adv_Update>
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 8001468:	e7f6      	b.n	8001458 <AdvUpdateProcess+0x8>

0800146a <Adv_Update>:
  }
}

static void Adv_Update( void )
{
 800146a:	b580      	push	{r7, lr}
 800146c:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 800146e:	2002      	movs	r0, #2
 8001470:	f7ff fef8 	bl	8001264 <Adv_Request>

  return;
 8001474:	bf00      	nop
}
 8001476:	bd80      	pop	{r7, pc}

08001478 <HciUserEvtProcess>:
  }
  return;
}

static void HciUserEvtProcess(void *argument)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  UNUSED(argument);

  for(;;)
  {
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 8001480:	f04f 32ff 	mov.w	r2, #4294967295
 8001484:	2100      	movs	r1, #0
 8001486:	2001      	movs	r0, #1
 8001488:	f00c fea0 	bl	800e1cc <osThreadFlagsWait>
    hci_user_evt_proc( );
 800148c:	f00b f974 	bl	800c778 <hci_user_evt_proc>
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 8001490:	e7f6      	b.n	8001480 <HciUserEvtProcess+0x8>
	...

08001494 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  osThreadFlagsSet( HciUserEvtProcessId, 1 );
 800149c:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <hci_notify_asynch_evt+0x1c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2101      	movs	r1, #1
 80014a2:	4618      	mov	r0, r3
 80014a4:	f00c fe30 	bl	800e108 <osThreadFlagsSet>
  return;
 80014a8:	bf00      	nop
}
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20007788 	.word	0x20007788

080014b4 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  osSemaphoreRelease( SemHciId );
 80014bc:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <hci_cmd_resp_release+0x1c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f00d f991 	bl	800e7e8 <osSemaphoreRelease>
  return;
 80014c6:	bf00      	nop
}
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20007784 	.word	0x20007784

080014d4 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  osSemaphoreAcquire( SemHciId, osWaitForever );
 80014dc:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <hci_cmd_resp_wait+0x20>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295
 80014e4:	4618      	mov	r0, r3
 80014e6:	f00d f919 	bl	800e71c <osSemaphoreAcquire>
  return;
 80014ea:	bf00      	nop
}
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20007784 	.word	0x20007784

080014f8 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	3308      	adds	r3, #8
 800150a:	4618      	mov	r0, r3
 800150c:	f00a f8e0 	bl	800b6d0 <SVCCTL_UserEvtRx>
 8001510:	4603      	mov	r3, r0
 8001512:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8001514:	7afb      	ldrb	r3, [r7, #11]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	2201      	movs	r2, #1
 800151e:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }
}
 8001520:	e002      	b.n	8001528 <BLE_UserEvtRx+0x30>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
  switch (status)
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d002      	beq.n	8001546 <BLE_StatusNot+0x16>
 8001540:	2b01      	cmp	r3, #1
 8001542:	d008      	beq.n	8001556 <BLE_StatusNot+0x26>
    case HCI_TL_CmdAvailable:
      osMutexRelease( MtxHciId );
      break;

    default:
      break;
 8001544:	e00d      	b.n	8001562 <BLE_StatusNot+0x32>
      osMutexAcquire( MtxHciId, osWaitForever );
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <BLE_StatusNot+0x3c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f04f 31ff 	mov.w	r1, #4294967295
 800154e:	4618      	mov	r0, r3
 8001550:	f00c ff98 	bl	800e484 <osMutexAcquire>
      break;
 8001554:	e005      	b.n	8001562 <BLE_StatusNot+0x32>
      osMutexRelease( MtxHciId );
 8001556:	4b05      	ldr	r3, [pc, #20]	; (800156c <BLE_StatusNot+0x3c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f00c fff0 	bl	800e540 <osMutexRelease>
      break;
 8001560:	bf00      	nop
  }
  return;
 8001562:	bf00      	nop
}
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20007798 	.word	0x20007798

08001570 <P2PS_STM_App_Notification>:
/* Private function prototypes -----------------------------------------------*/
void P2PS_APP_Context_Init(void);

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  switch(pNotification->P2P_Evt_Opcode)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d00e      	beq.n	800159e <P2PS_STM_App_Notification+0x2e>
 8001580:	2b03      	cmp	r3, #3
 8001582:	d016      	beq.n	80015b2 <P2PS_STM_App_Notification+0x42>
 8001584:	2b00      	cmp	r3, #0
 8001586:	d000      	beq.n	800158a <P2PS_STM_App_Notification+0x1a>
    case P2PS_STM_WRITE_EVT:
		osMessageQueuePut(bleRXqueueHandle, &(pNotification->DataTransfered), 0, 0);
      break;

    default:
      break;
 8001588:	e01c      	b.n	80015c4 <P2PS_STM_App_Notification+0x54>
      P2P_Server_App_Context.Notification_Status = 1;
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <P2PS_STM_App_Notification+0x5c>)
 800158c:	2201      	movs	r2, #1
 800158e:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n");
 8001590:	480f      	ldr	r0, [pc, #60]	; (80015d0 <P2PS_STM_App_Notification+0x60>)
 8001592:	f011 fba7 	bl	8012ce4 <puts>
      APP_DBG_MSG(" \n\r");
 8001596:	480f      	ldr	r0, [pc, #60]	; (80015d4 <P2PS_STM_App_Notification+0x64>)
 8001598:	f011 fb30 	bl	8012bfc <iprintf>
      break;
 800159c:	e012      	b.n	80015c4 <P2PS_STM_App_Notification+0x54>
      P2P_Server_App_Context.Notification_Status = 0;
 800159e:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <P2PS_STM_App_Notification+0x5c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 80015a4:	480c      	ldr	r0, [pc, #48]	; (80015d8 <P2PS_STM_App_Notification+0x68>)
 80015a6:	f011 fb9d 	bl	8012ce4 <puts>
      APP_DBG_MSG(" \n\r");
 80015aa:	480a      	ldr	r0, [pc, #40]	; (80015d4 <P2PS_STM_App_Notification+0x64>)
 80015ac:	f011 fb26 	bl	8012bfc <iprintf>
      break;
 80015b0:	e008      	b.n	80015c4 <P2PS_STM_App_Notification+0x54>
		osMessageQueuePut(bleRXqueueHandle, &(pNotification->DataTransfered), 0, 0);
 80015b2:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <P2PS_STM_App_Notification+0x6c>)
 80015b4:	6818      	ldr	r0, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	1d19      	adds	r1, r3, #4
 80015ba:	2300      	movs	r3, #0
 80015bc:	2200      	movs	r2, #0
 80015be:	f00d f9f1 	bl	800e9a4 <osMessageQueuePut>
      break;
 80015c2:	bf00      	nop
  }
  return;
 80015c4:	bf00      	nop
}
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000298 	.word	0x20000298
 80015d0:	08016570 	.word	0x08016570
 80015d4:	080165a4 	.word	0x080165a4
 80015d8:	080165a8 	.word	0x080165a8
 80015dc:	20007790 	.word	0x20007790

080015e0 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  switch(pNotification->P2P_Evt_Opcode)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d005      	beq.n	80015fc <P2PS_APP_Notification+0x1c>
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d000      	beq.n	80015f6 <P2PS_APP_Notification+0x16>

    case PEER_DISCON_HANDLE_EVT :
       P2PS_APP_Context_Init();
       break;
    default:
      break;
 80015f4:	e003      	b.n	80015fe <P2PS_APP_Notification+0x1e>
       P2PS_APP_Context_Init();
 80015f6:	f000 f813 	bl	8001620 <P2PS_APP_Context_Init>
       break;
 80015fa:	e000      	b.n	80015fe <P2PS_APP_Notification+0x1e>
    break;
 80015fc:	bf00      	nop
  }
  return;
 80015fe:	bf00      	nop
}
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  P2P_Server_App_Context.Notification_Status=0;
 800160c:	4b03      	ldr	r3, [pc, #12]	; (800161c <P2PS_APP_Init+0x14>)
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]
  P2PS_APP_Context_Init();
 8001612:	f000 f805 	bl	8001620 <P2PS_APP_Context_Init>
  return;
 8001616:	bf00      	nop
}
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000298 	.word	0x20000298

08001620 <P2PS_APP_Context_Init>:

void  P2PS_APP_Context_Init(void)
{
 8001620:	b490      	push	{r4, r7}
 8001622:	af00      	add	r7, sp, #0
	  //init context on app init and on reconnect events
	  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 8001624:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <P2PS_APP_Context_Init+0x40>)
 8001626:	2201      	movs	r2, #1
 8001628:	705a      	strb	r2, [r3, #1]
	  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 800162a:	4b0d      	ldr	r3, [pc, #52]	; (8001660 <P2PS_APP_Context_Init+0x40>)
 800162c:	2200      	movs	r2, #0
 800162e:	709a      	strb	r2, [r3, #2]
	  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <P2PS_APP_Context_Init+0x40>)
 8001632:	2201      	movs	r2, #1
 8001634:	70da      	strb	r2, [r3, #3]
	  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <P2PS_APP_Context_Init+0x40>)
 8001638:	2200      	movs	r2, #0
 800163a:	711a      	strb	r2, [r3, #4]
	  P2P_Server_App_Context.OTATimestamp=0x0000000000000000;
 800163c:	4a08      	ldr	r2, [pc, #32]	; (8001660 <P2PS_APP_Context_Init+0x40>)
 800163e:	f04f 0300 	mov.w	r3, #0
 8001642:	f04f 0400 	mov.w	r4, #0
 8001646:	e9c2 3402 	strd	r3, r4, [r2, #8]
	  P2P_Server_App_Context.OTA12HrFormat=0x00;
 800164a:	4b05      	ldr	r3, [pc, #20]	; (8001660 <P2PS_APP_Context_Init+0x40>)
 800164c:	2200      	movs	r2, #0
 800164e:	741a      	strb	r2, [r3, #16]
	  P2P_Server_App_Context.OTADaylightSavings=0x00;
 8001650:	4b03      	ldr	r3, [pc, #12]	; (8001660 <P2PS_APP_Context_Init+0x40>)
 8001652:	2200      	movs	r2, #0
 8001654:	745a      	strb	r2, [r3, #17]
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	bc90      	pop	{r4, r7}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	20000298 	.word	0x20000298

08001664 <P2PS_Send_Data>:

  return;
}

void P2PS_Send_Data(uint16_t data)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08c      	sub	sp, #48	; 0x30
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	80fb      	strh	r3, [r7, #6]

   if(P2P_Server_App_Context.Notification_Status){
 800166e:	4b30      	ldr	r3, [pc, #192]	; (8001730 <P2PS_Send_Data+0xcc>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d054      	beq.n	8001720 <P2PS_Send_Data+0xbc>
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : SEND TIMESTAMPED DATA \n ");
 8001676:	482f      	ldr	r0, [pc, #188]	; (8001734 <P2PS_Send_Data+0xd0>)
 8001678:	f011 fac0 	bl	8012bfc <iprintf>
    APP_DBG_MSG(" \n\r");
 800167c:	482e      	ldr	r0, [pc, #184]	; (8001738 <P2PS_Send_Data+0xd4>)
 800167e:	f011 fabd 	bl	8012bfc <iprintf>

    RTC_TimeTypeDef cTime;
	RTC_DateTypeDef cDate;

	osMutexAcquire(rtcMutexHandle, portMAX_DELAY);
 8001682:	4b2e      	ldr	r3, [pc, #184]	; (800173c <P2PS_Send_Data+0xd8>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f04f 31ff 	mov.w	r1, #4294967295
 800168a:	4618      	mov	r0, r3
 800168c:	f00c fefa 	bl	800e484 <osMutexAcquire>
	HAL_RTC_GetTime(&hrtc, &cTime, RTC_FORMAT_BCD);
 8001690:	f107 031c 	add.w	r3, r7, #28
 8001694:	2201      	movs	r2, #1
 8001696:	4619      	mov	r1, r3
 8001698:	4829      	ldr	r0, [pc, #164]	; (8001740 <P2PS_Send_Data+0xdc>)
 800169a:	f007 ffbe 	bl	800961a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &cDate, RTC_FORMAT_BCD);
 800169e:	f107 0318 	add.w	r3, r7, #24
 80016a2:	2201      	movs	r2, #1
 80016a4:	4619      	mov	r1, r3
 80016a6:	4826      	ldr	r0, [pc, #152]	; (8001740 <P2PS_Send_Data+0xdc>)
 80016a8:	f008 f8c1 	bl	800982e <HAL_RTC_GetDate>
	osMutexRelease(rtcMutexHandle);
 80016ac:	4b23      	ldr	r3, [pc, #140]	; (800173c <P2PS_Send_Data+0xd8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f00c ff45 	bl	800e540 <osMutexRelease>

	uint16_t sendval[5] = {0};
 80016b6:	f107 030c 	add.w	r3, r7, #12
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	811a      	strh	r2, [r3, #8]

	sendval[4] = (cDate.WeekDay << (8*1)) | cDate.Month;
 80016c2:	7e3b      	ldrb	r3, [r7, #24]
 80016c4:	021b      	lsls	r3, r3, #8
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	7e7b      	ldrb	r3, [r7, #25]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	4313      	orrs	r3, r2
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	82bb      	strh	r3, [r7, #20]
	sendval[3] = (cDate.Date << (8*1)) | cDate.Year;
 80016d4:	7ebb      	ldrb	r3, [r7, #26]
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	b21a      	sxth	r2, r3
 80016da:	7efb      	ldrb	r3, [r7, #27]
 80016dc:	b21b      	sxth	r3, r3
 80016de:	4313      	orrs	r3, r2
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	827b      	strh	r3, [r7, #18]

	sendval[2] = (cTime.Hours << (8*1)) | cTime.Minutes;
 80016e6:	7f3b      	ldrb	r3, [r7, #28]
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	b21a      	sxth	r2, r3
 80016ec:	7f7b      	ldrb	r3, [r7, #29]
 80016ee:	b21b      	sxth	r3, r3
 80016f0:	4313      	orrs	r3, r2
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	823b      	strh	r3, [r7, #16]
	sendval[1] = (cTime.Seconds << (8*1)) | cTime.TimeFormat;
 80016f8:	7fbb      	ldrb	r3, [r7, #30]
 80016fa:	021b      	lsls	r3, r3, #8
 80016fc:	b21a      	sxth	r2, r3
 80016fe:	7ffb      	ldrb	r3, [r7, #31]
 8001700:	b21b      	sxth	r3, r3
 8001702:	4313      	orrs	r3, r2
 8001704:	b21b      	sxth	r3, r3
 8001706:	b29b      	uxth	r3, r3
 8001708:	81fb      	strh	r3, [r7, #14]

	sendval[0] = data;
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	81bb      	strh	r3, [r7, #12]

	P2PS_STM_App_Update_Int8(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&sendval, 10);
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	220a      	movs	r2, #10
 8001714:	4619      	mov	r1, r3
 8001716:	f64f 6042 	movw	r0, #65090	; 0xfe42
 800171a:	f00b fe29 	bl	800d370 <P2PS_STM_App_Update_Int8>

   } else {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
   }

  return;
 800171e:	e003      	b.n	8001728 <P2PS_Send_Data+0xc4>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
 8001720:	4808      	ldr	r0, [pc, #32]	; (8001744 <P2PS_Send_Data+0xe0>)
 8001722:	f011 fa6b 	bl	8012bfc <iprintf>
  return;
 8001726:	bf00      	nop
}
 8001728:	3730      	adds	r7, #48	; 0x30
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000298 	.word	0x20000298
 8001734:	08016660 	.word	0x08016660
 8001738:	080165a4 	.word	0x080165a4
 800173c:	200077c0 	.word	0x200077c0
 8001740:	2000779c 	.word	0x2000779c
 8001744:	08016614 	.word	0x08016614

08001748 <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <LL_PWR_EnableBootC2+0x1c>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	4a04      	ldr	r2, [pc, #16]	; (8001764 <LL_PWR_EnableBootC2+0x1c>)
 8001752:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001756:	60d3      	str	r3, [r2, #12]
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	58000400 	.word	0x58000400

08001768 <LL_C2_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_40
  *         @arg @ref LL_EXTI_LINE_41
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8001772:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8001776:	4905      	ldr	r1, [pc, #20]	; (800178c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4313      	orrs	r3, r2
 800177c:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	58000800 	.word	0x58000800

08001790 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800179a:	6a1a      	ldr	r2, [r3, #32]
 800179c:	4904      	ldr	r1, [pc, #16]	; (80017b0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	620b      	str	r3, [r1, #32]
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	58000800 	.word	0x58000800

080017b4 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 80017bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80017cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4013      	ands	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017d8:	68fb      	ldr	r3, [r7, #12]
}
 80017da:	bf00      	nop
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80017e6:	b480      	push	{r7}
 80017e8:	b085      	sub	sp, #20
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80017ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017f2:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 80017f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8001802:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001806:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4013      	ands	r3, r2
 800180e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001810:	68fb      	ldr	r3, [r7, #12]
}
 8001812:	bf00      	nop
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	601a      	str	r2, [r3, #0]
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800183e:	b480      	push	{r7}
 8001840:	b083      	sub	sp, #12
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f043 0201 	orr.w	r2, r3, #1
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	601a      	str	r2, [r3, #0]
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	041b      	lsls	r3, r3, #16
 8001870:	43db      	mvns	r3, r3
 8001872:	401a      	ands	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	605a      	str	r2, [r3, #4]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685a      	ldr	r2, [r3, #4]
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	041b      	lsls	r3, r3, #16
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	605a      	str	r2, [r3, #4]
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685a      	ldr	r2, [r3, #4]
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	401a      	ands	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	605a      	str	r2, [r3, #4]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	609a      	str	r2, [r3, #8]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	041a      	lsls	r2, r3, #16
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	609a      	str	r2, [r3, #8]
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
 800190e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	68da      	ldr	r2, [r3, #12]
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	4013      	ands	r3, r2
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	429a      	cmp	r2, r3
 800191c:	d101      	bne.n	8001922 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8001922:	2300      	movs	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	69da      	ldr	r2, [r3, #28]
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	4013      	ands	r3, r2
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d101      	bne.n	800194c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
	...

0800195c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8001960:	2102      	movs	r1, #2
 8001962:	4819      	ldr	r0, [pc, #100]	; (80019c8 <HW_IPCC_Rx_Handler+0x6c>)
 8001964:	f7ff ffe4 	bl	8001930 <LL_C2_IPCC_IsActiveFlag_CHx>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d009      	beq.n	8001982 <HW_IPCC_Rx_Handler+0x26>
 800196e:	4b16      	ldr	r3, [pc, #88]	; (80019c8 <HW_IPCC_Rx_Handler+0x6c>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	43db      	mvns	r3, r3
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d002      	beq.n	8001982 <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 800197c:	f000 f8ea 	bl	8001b54 <HW_IPCC_SYS_EvtHandler>
 8001980:	e01f      	b.n	80019c2 <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8001982:	2101      	movs	r1, #1
 8001984:	4810      	ldr	r0, [pc, #64]	; (80019c8 <HW_IPCC_Rx_Handler+0x6c>)
 8001986:	f7ff ffd3 	bl	8001930 <LL_C2_IPCC_IsActiveFlag_CHx>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d008      	beq.n	80019a2 <HW_IPCC_Rx_Handler+0x46>
 8001990:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HW_IPCC_Rx_Handler+0x6c>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	2b00      	cmp	r3, #0
 800199a:	d102      	bne.n	80019a2 <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 800199c:	f000 f89e 	bl	8001adc <HW_IPCC_BLE_EvtHandler>
 80019a0:	e00f      	b.n	80019c2 <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80019a2:	2108      	movs	r1, #8
 80019a4:	4808      	ldr	r0, [pc, #32]	; (80019c8 <HW_IPCC_Rx_Handler+0x6c>)
 80019a6:	f7ff ffc3 	bl	8001930 <LL_C2_IPCC_IsActiveFlag_CHx>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d009      	beq.n	80019c4 <HW_IPCC_Rx_Handler+0x68>
 80019b0:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <HW_IPCC_Rx_Handler+0x6c>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 80019be:	f000 f915 	bl	8001bec <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80019c2:	bf00      	nop
 80019c4:	bf00      	nop
}
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	58000c00 	.word	0x58000c00

080019cc <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80019d0:	2102      	movs	r1, #2
 80019d2:	4822      	ldr	r0, [pc, #136]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 80019d4:	f7ff ff97 	bl	8001906 <LL_C1_IPCC_IsActiveFlag_CHx>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d109      	bne.n	80019f2 <HW_IPCC_Tx_Handler+0x26>
 80019de:	4b1f      	ldr	r3, [pc, #124]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	43db      	mvns	r3, r3
 80019e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d002      	beq.n	80019f2 <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80019ec:	f000 f8a6 	bl	8001b3c <HW_IPCC_SYS_CmdEvtHandler>
 80019f0:	e031      	b.n	8001a56 <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80019f2:	2102      	movs	r1, #2
 80019f4:	4819      	ldr	r0, [pc, #100]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 80019f6:	f7ff ff86 	bl	8001906 <LL_C1_IPCC_IsActiveFlag_CHx>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d109      	bne.n	8001a14 <HW_IPCC_Tx_Handler+0x48>
 8001a00:	4b16      	ldr	r3, [pc, #88]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d002      	beq.n	8001a14 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8001a0e:	f000 f895 	bl	8001b3c <HW_IPCC_SYS_CmdEvtHandler>
 8001a12:	e020      	b.n	8001a56 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8001a14:	2108      	movs	r1, #8
 8001a16:	4811      	ldr	r0, [pc, #68]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 8001a18:	f7ff ff75 	bl	8001906 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d109      	bne.n	8001a36 <HW_IPCC_Tx_Handler+0x6a>
 8001a22:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	43db      	mvns	r3, r3
 8001a28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d002      	beq.n	8001a36 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 8001a30:	f000 f8be 	bl	8001bb0 <HW_IPCC_MM_FreeBufHandler>
 8001a34:	e00f      	b.n	8001a56 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8001a36:	2120      	movs	r1, #32
 8001a38:	4808      	ldr	r0, [pc, #32]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 8001a3a:	f7ff ff64 	bl	8001906 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d109      	bne.n	8001a58 <HW_IPCC_Tx_Handler+0x8c>
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <HW_IPCC_Tx_Handler+0x90>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8001a52:	f000 f84f 	bl	8001af4 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
}
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	58000c00 	.word	0x58000c00

08001a60 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
    when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8001a64:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001a68:	f7ff febd 	bl	80017e6 <LL_C2_AHB3_GRP1_EnableClock>

   /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8001a6c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a70:	f7ff fe7a 	bl	8001768 <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8001a74:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a78:	f7ff fe8a 	bl	8001790 <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8001a7c:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8001a7e:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8001a80:	f7ff fe62 	bl	8001748 <LL_PWR_EnableBootC2>

  return;
 8001a84:	bf00      	nop
}
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8001a8c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001a90:	f7ff fe90 	bl	80017b4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8001a94:	4806      	ldr	r0, [pc, #24]	; (8001ab0 <HW_IPCC_Init+0x28>)
 8001a96:	f7ff fed2 	bl	800183e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8001a9a:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <HW_IPCC_Init+0x28>)
 8001a9c:	f7ff febf 	bl	800181e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001aa0:	202c      	movs	r0, #44	; 0x2c
 8001aa2:	f004 fc6f 	bl	8006384 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001aa6:	202d      	movs	r0, #45	; 0x2d
 8001aa8:	f004 fc6c 	bl	8006384 <HAL_NVIC_EnableIRQ>

  return;
 8001aac:	bf00      	nop
}
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	58000c00 	.word	0x58000c00

08001ab4 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4802      	ldr	r0, [pc, #8]	; (8001ac4 <HW_IPCC_BLE_Init+0x10>)
 8001abc:	f7ff fef4 	bl	80018a8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001ac0:	bf00      	nop
}
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	58000c00 	.word	0x58000c00

08001ac8 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8001acc:	2101      	movs	r1, #1
 8001ace:	4802      	ldr	r0, [pc, #8]	; (8001ad8 <HW_IPCC_BLE_SendCmd+0x10>)
 8001ad0:	f7ff ff0a 	bl	80018e8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001ad4:	bf00      	nop
}
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	58000c00 	.word	0x58000c00

08001adc <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8001ae0:	f00b f988 	bl	800cdf4 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	4802      	ldr	r0, [pc, #8]	; (8001af0 <HW_IPCC_BLE_EvtHandler+0x14>)
 8001ae8:	f7ff fef0 	bl	80018cc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001aec:	bf00      	nop
}
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	58000c00 	.word	0x58000c00

08001af4 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8001af8:	2120      	movs	r1, #32
 8001afa:	4803      	ldr	r0, [pc, #12]	; (8001b08 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8001afc:	f7ff fec2 	bl	8001884 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8001b00:	f00b f9a8 	bl	800ce54 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8001b04:	bf00      	nop
}
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	58000c00 	.word	0x58000c00

08001b0c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001b10:	2102      	movs	r1, #2
 8001b12:	4802      	ldr	r0, [pc, #8]	; (8001b1c <HW_IPCC_SYS_Init+0x10>)
 8001b14:	f7ff fec8 	bl	80018a8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001b18:	bf00      	nop
}
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	58000c00 	.word	0x58000c00

08001b20 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001b24:	2102      	movs	r1, #2
 8001b26:	4804      	ldr	r0, [pc, #16]	; (8001b38 <HW_IPCC_SYS_SendCmd+0x18>)
 8001b28:	f7ff fede 	bl	80018e8 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001b2c:	2102      	movs	r1, #2
 8001b2e:	4802      	ldr	r0, [pc, #8]	; (8001b38 <HW_IPCC_SYS_SendCmd+0x18>)
 8001b30:	f7ff fe95 	bl	800185e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8001b34:	bf00      	nop
}
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	58000c00 	.word	0x58000c00

08001b3c <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001b40:	2102      	movs	r1, #2
 8001b42:	4803      	ldr	r0, [pc, #12]	; (8001b50 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8001b44:	f7ff fe9e 	bl	8001884 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8001b48:	f00b f9d4 	bl	800cef4 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8001b4c:	bf00      	nop
}
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	58000c00 	.word	0x58000c00

08001b54 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8001b58:	f00b f9e2 	bl	800cf20 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001b5c:	2102      	movs	r1, #2
 8001b5e:	4802      	ldr	r0, [pc, #8]	; (8001b68 <HW_IPCC_SYS_EvtHandler+0x14>)
 8001b60:	f7ff feb4 	bl	80018cc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001b64:	bf00      	nop
}
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	58000c00 	.word	0x58000c00

08001b6c <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8001b74:	2108      	movs	r1, #8
 8001b76:	480c      	ldr	r0, [pc, #48]	; (8001ba8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001b78:	f7ff fec5 	bl	8001906 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d007      	beq.n	8001b92 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8001b82:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <HW_IPCC_MM_SendFreeBuf+0x40>)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b88:	2108      	movs	r1, #8
 8001b8a:	4807      	ldr	r0, [pc, #28]	; (8001ba8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001b8c:	f7ff fe67 	bl	800185e <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8001b90:	e006      	b.n	8001ba0 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b96:	2108      	movs	r1, #8
 8001b98:	4803      	ldr	r0, [pc, #12]	; (8001ba8 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001b9a:	f7ff fea5 	bl	80018e8 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8001b9e:	bf00      	nop
}
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	58000c00 	.word	0x58000c00
 8001bac:	200003dc 	.word	0x200003dc

08001bb0 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001bb4:	2108      	movs	r1, #8
 8001bb6:	4806      	ldr	r0, [pc, #24]	; (8001bd0 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001bb8:	f7ff fe64 	bl	8001884 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001bc2:	2108      	movs	r1, #8
 8001bc4:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001bc6:	f7ff fe8f 	bl	80018e8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001bca:	bf00      	nop
}
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	58000c00 	.word	0x58000c00
 8001bd4:	200003dc 	.word	0x200003dc

08001bd8 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001bdc:	2108      	movs	r1, #8
 8001bde:	4802      	ldr	r0, [pc, #8]	; (8001be8 <HW_IPCC_TRACES_Init+0x10>)
 8001be0:	f7ff fe62 	bl	80018a8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001be4:	bf00      	nop
}
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	58000c00 	.word	0x58000c00

08001bec <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8001bf0:	f00b fa3e 	bl	800d070 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001bf4:	2108      	movs	r1, #8
 8001bf6:	4802      	ldr	r0, [pc, #8]	; (8001c00 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8001bf8:	f7ff fe68 	bl	80018cc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001bfc:	bf00      	nop
}
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	58000c00 	.word	0x58000c00

08001c04 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001c04:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c06:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c08:	3304      	adds	r3, #4

08001c0a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c0a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c0c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001c0e:	d3f9      	bcc.n	8001c04 <CopyDataInit>
  bx lr
 8001c10:	4770      	bx	lr

08001c12 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001c12:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001c14:	3004      	adds	r0, #4

08001c16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001c16:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001c18:	d3fb      	bcc.n	8001c12 <FillZerobss>
  bx lr
 8001c1a:	4770      	bx	lr

08001c1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c1c:	480c      	ldr	r0, [pc, #48]	; (8001c50 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8001c1e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001c20:	f004 f9a6 	bl	8005f70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001c24:	480b      	ldr	r0, [pc, #44]	; (8001c54 <LoopForever+0x8>)
 8001c26:	490c      	ldr	r1, [pc, #48]	; (8001c58 <LoopForever+0xc>)
 8001c28:	4a0c      	ldr	r2, [pc, #48]	; (8001c5c <LoopForever+0x10>)
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f7ff ffed 	bl	8001c0a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001c30:	480b      	ldr	r0, [pc, #44]	; (8001c60 <LoopForever+0x14>)
 8001c32:	490c      	ldr	r1, [pc, #48]	; (8001c64 <LoopForever+0x18>)
 8001c34:	2300      	movs	r3, #0
 8001c36:	f7ff ffee 	bl	8001c16 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001c3a:	480b      	ldr	r0, [pc, #44]	; (8001c68 <LoopForever+0x1c>)
 8001c3c:	490b      	ldr	r1, [pc, #44]	; (8001c6c <LoopForever+0x20>)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f7ff ffe9 	bl	8001c16 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c44:	f010 fb46 	bl	80122d4 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001c48:	f002 f97a 	bl	8003f40 <main>

08001c4c <LoopForever>:

LoopForever:
  b LoopForever
 8001c4c:	e7fe      	b.n	8001c4c <LoopForever>
 8001c4e:	0000      	.short	0x0000
  ldr   r0, =_estack
 8001c50:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001c54:	20000004 	.word	0x20000004
 8001c58:	200001f8 	.word	0x200001f8
 8001c5c:	08017d30 	.word	0x08017d30
  INIT_BSS _sbss, _ebss
 8001c60:	200003b8 	.word	0x200003b8
 8001c64:	20007b04 	.word	0x20007b04
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001c68:	200301e0 	.word	0x200301e0
 8001c6c:	20030a57 	.word	0x20030a57

08001c70 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c70:	e7fe      	b.n	8001c70 <ADC1_IRQHandler>
	...

08001c74 <LL_EXTI_EnableIT_32_63>:
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001c7c:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <LL_EXTI_EnableIT_32_63+0x24>)
 8001c7e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001c82:	4905      	ldr	r1, [pc, #20]	; (8001c98 <LL_EXTI_EnableIT_32_63+0x24>)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	58000800 	.word	0x58000800

08001c9c <LL_AHB2_GRP1_EnableClock>:
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ca4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ca8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001caa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001cb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
}
 8001cc2:	bf00      	nop
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <LL_C2_AHB2_GRP1_EnableClock>:
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b085      	sub	sp, #20
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8001cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cda:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8001cde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8001cea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cee:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
}
 8001cfa:	bf00      	nop
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8001d0a:	f004 f9ff 	bl	800610c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8001d0e:	f004 fa03 	bl	8006118 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8001d12:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001d16:	f7ff ffad 	bl	8001c74 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8001d1a:	f00b fb85 	bl	800d428 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8001d1e:	f000 f821 	bl	8001d64 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8001d22:	f000 f8bf 	bl	8001ea4 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8001d26:	bf00      	nop
}
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8001d2c:	b5b0      	push	{r4, r5, r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <APPD_EnableCPU2+0x34>)
 8001d34:	1d3c      	adds	r4, r7, #4
 8001d36:	461d      	mov	r5, r3
 8001d38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d40:	c403      	stmia	r4!, {r0, r1}
 8001d42:	8022      	strh	r2, [r4, #0]
 8001d44:	3402      	adds	r4, #2
 8001d46:	0c13      	lsrs	r3, r2, #16
 8001d48:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8001d4a:	f00b f97f 	bl	800d04c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8001d4e:	1d3b      	adds	r3, r7, #4
 8001d50:	4618      	mov	r0, r3
 8001d52:	f00a fcde 	bl	800c712 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8001d56:	bf00      	nop
}
 8001d58:	3720      	adds	r7, #32
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	08016698 	.word	0x08016698

08001d64 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b088      	sub	sp, #32
 8001d68:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8001d6a:	1d3b      	adds	r3, r7, #4
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001d84:	2300      	movs	r3, #0
 8001d86:	77fb      	strb	r3, [r7, #31]
 8001d88:	e033      	b.n	8001df2 <APPD_SetCPU2GpioConfig+0x8e>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8001d8a:	7ffb      	ldrb	r3, [r7, #31]
 8001d8c:	4a42      	ldr	r2, [pc, #264]	; (8001e98 <APPD_SetCPU2GpioConfig+0x134>)
 8001d8e:	00db      	lsls	r3, r3, #3
 8001d90:	4413      	add	r3, r2
 8001d92:	799b      	ldrb	r3, [r3, #6]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d028      	beq.n	8001dea <APPD_SetCPU2GpioConfig+0x86>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8001d98:	7ffb      	ldrb	r3, [r7, #31]
 8001d9a:	4a3f      	ldr	r2, [pc, #252]	; (8001e98 <APPD_SetCPU2GpioConfig+0x134>)
 8001d9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001da0:	4a3e      	ldr	r2, [pc, #248]	; (8001e9c <APPD_SetCPU2GpioConfig+0x138>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d00f      	beq.n	8001dc6 <APPD_SetCPU2GpioConfig+0x62>
 8001da6:	4a3e      	ldr	r2, [pc, #248]	; (8001ea0 <APPD_SetCPU2GpioConfig+0x13c>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d015      	beq.n	8001dd8 <APPD_SetCPU2GpioConfig+0x74>
 8001dac:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001db0:	d000      	beq.n	8001db4 <APPD_SetCPU2GpioConfig+0x50>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8001db2:	e01b      	b.n	8001dec <APPD_SetCPU2GpioConfig+0x88>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8001db4:	7ffb      	ldrb	r3, [r7, #31]
 8001db6:	4a38      	ldr	r2, [pc, #224]	; (8001e98 <APPD_SetCPU2GpioConfig+0x134>)
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4413      	add	r3, r2
 8001dbc:	889a      	ldrh	r2, [r3, #4]
 8001dbe:	8bbb      	ldrh	r3, [r7, #28]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	83bb      	strh	r3, [r7, #28]
          break;
 8001dc4:	e012      	b.n	8001dec <APPD_SetCPU2GpioConfig+0x88>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001dc6:	7ffb      	ldrb	r3, [r7, #31]
 8001dc8:	4a33      	ldr	r2, [pc, #204]	; (8001e98 <APPD_SetCPU2GpioConfig+0x134>)
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	4413      	add	r3, r2
 8001dce:	889a      	ldrh	r2, [r3, #4]
 8001dd0:	8b7b      	ldrh	r3, [r7, #26]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	837b      	strh	r3, [r7, #26]
          break;
 8001dd6:	e009      	b.n	8001dec <APPD_SetCPU2GpioConfig+0x88>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8001dd8:	7ffb      	ldrb	r3, [r7, #31]
 8001dda:	4a2f      	ldr	r2, [pc, #188]	; (8001e98 <APPD_SetCPU2GpioConfig+0x134>)
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	4413      	add	r3, r2
 8001de0:	889a      	ldrh	r2, [r3, #4]
 8001de2:	8b3b      	ldrh	r3, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	833b      	strh	r3, [r7, #24]
          break;
 8001de8:	e000      	b.n	8001dec <APPD_SetCPU2GpioConfig+0x88>
      }
    }
 8001dea:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001dec:	7ffb      	ldrb	r3, [r7, #31]
 8001dee:	3301      	adds	r3, #1
 8001df0:	77fb      	strb	r3, [r7, #31]
 8001df2:	7ffb      	ldrb	r3, [r7, #31]
 8001df4:	2b21      	cmp	r3, #33	; 0x21
 8001df6:	d9c8      	bls.n	8001d8a <APPD_SetCPU2GpioConfig+0x26>
  }

  gpio_config.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e00:	2303      	movs	r3, #3
 8001e02:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8001e04:	8bbb      	ldrh	r3, [r7, #28]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d014      	beq.n	8001e34 <APPD_SetCPU2GpioConfig+0xd0>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001e0a:	8bbb      	ldrh	r3, [r7, #28]
 8001e0c:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0e:	2001      	movs	r0, #1
 8001e10:	f7ff ff44 	bl	8001c9c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8001e14:	2001      	movs	r0, #1
 8001e16:	f7ff ff5a 	bl	8001cce <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e22:	f004 fae7 	bl	80063f4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001e26:	8bbb      	ldrh	r3, [r7, #28]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e30:	f004 fc68 	bl	8006704 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8001e34:	8b7b      	ldrh	r3, [r7, #26]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d012      	beq.n	8001e60 <APPD_SetCPU2GpioConfig+0xfc>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001e3a:	8b7b      	ldrh	r3, [r7, #26]
 8001e3c:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3e:	2002      	movs	r0, #2
 8001e40:	f7ff ff2c 	bl	8001c9c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8001e44:	2002      	movs	r0, #2
 8001e46:	f7ff ff42 	bl	8001cce <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4813      	ldr	r0, [pc, #76]	; (8001e9c <APPD_SetCPU2GpioConfig+0x138>)
 8001e50:	f004 fad0 	bl	80063f4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 8001e54:	8b7b      	ldrh	r3, [r7, #26]
 8001e56:	2200      	movs	r2, #0
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4810      	ldr	r0, [pc, #64]	; (8001e9c <APPD_SetCPU2GpioConfig+0x138>)
 8001e5c:	f004 fc52 	bl	8006704 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8001e60:	8b3b      	ldrh	r3, [r7, #24]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d013      	beq.n	8001e8e <APPD_SetCPU2GpioConfig+0x12a>
  {
    gpio_config.Pin = gpioc_pin_list;
 8001e66:	8b3b      	ldrh	r3, [r7, #24]
 8001e68:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e6a:	2004      	movs	r0, #4
 8001e6c:	f7ff ff16 	bl	8001c9c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8001e70:	2004      	movs	r0, #4
 8001e72:	f7ff ff2c 	bl	8001cce <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4809      	ldr	r0, [pc, #36]	; (8001ea0 <APPD_SetCPU2GpioConfig+0x13c>)
 8001e7c:	f004 faba 	bl	80063f4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8001e80:	8b3b      	ldrh	r3, [r7, #24]
 8001e82:	2200      	movs	r2, #0
 8001e84:	4619      	mov	r1, r3
 8001e86:	4806      	ldr	r0, [pc, #24]	; (8001ea0 <APPD_SetCPU2GpioConfig+0x13c>)
 8001e88:	f004 fc3c 	bl	8006704 <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
}
 8001e90:	3720      	adds	r7, #32
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	08016944 	.word	0x08016944
 8001e9c:	48000400 	.word	0x48000400
 8001ea0:	48000800 	.word	0x48000800

08001ea4 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8001ea8:	bf00      	nop
}
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
#endif
}
#endif

/* USER CODE END DbgOutputInit */
  return;
 8001eb6:	bf00      	nop
}
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001ece:	897a      	ldrh	r2, [r7, #10]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68f9      	ldr	r1, [r7, #12]
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f001 fc93 	bl	8003800 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8001eda:	bf00      	nop
}
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001eec:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <LL_C2_PWR_SetPowerMode+0x28>)
 8001eee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ef2:	f023 0207 	bic.w	r2, r3, #7
 8001ef6:	4905      	ldr	r1, [pc, #20]	; (8001f0c <LL_C2_PWR_SetPowerMode+0x28>)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	58000400 	.word	0x58000400

08001f10 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001f18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001f22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	608b      	str	r3, [r1, #8]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <APPE_Init>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 8001f3c:	f000 f814 	bl	8001f68 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001f40:	4908      	ldr	r1, [pc, #32]	; (8001f64 <APPE_Init+0x2c>)
 8001f42:	2000      	movs	r0, #0
 8001f44:	f001 f9e2 	bl	800330c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8001f48:	f7ff fedd 	bl	8001d06 <APPD_Init>

  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	2001      	movs	r0, #1
 8001f50:	f010 f98c 	bl	801226c <UTIL_LPM_SetOffMode>

  Led_Init();
 8001f54:	f000 f8a1 	bl	800209a <Led_Init>

  Button_Init();
 8001f58:	f000 f8a6 	bl	80020a8 <Button_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001f5c:	f000 f812 	bl	8001f84 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8001f60:	bf00      	nop
}
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	2000779c 	.word	0x2000779c

08001f68 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001f6c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f70:	f7ff ffce 	bl	8001f10 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001f74:	f010 f968 	bl	8012248 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001f78:	2004      	movs	r0, #4
 8001f7a:	f7ff ffb3 	bl	8001ee4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 8001f7e:	bf00      	nop
}
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001f8a:	f00a fea9 	bl	800cce0 <TL_Init>

  MtxShciId = osMutexNew( NULL );
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f00c f9de 	bl	800e350 <osMutexNew>
 8001f94:	4602      	mov	r2, r0
 8001f96:	4b17      	ldr	r3, [pc, #92]	; (8001ff4 <appe_Tl_Init+0x70>)
 8001f98:	601a      	str	r2, [r3, #0]
  SemShciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	2001      	movs	r0, #1
 8001fa0:	f00c fb1e 	bl	800e5e0 <osSemaphoreNew>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <appe_Tl_Init+0x74>)
 8001fa8:	601a      	str	r2, [r3, #0]

  /** FreeRTOS system task creation */
  ShciUserEvtProcessId = osThreadNew(ShciUserEvtProcess, NULL, &ShciUserEvtProcess_attr);
 8001faa:	4a14      	ldr	r2, [pc, #80]	; (8001ffc <appe_Tl_Init+0x78>)
 8001fac:	2100      	movs	r1, #0
 8001fae:	4814      	ldr	r0, [pc, #80]	; (8002000 <appe_Tl_Init+0x7c>)
 8001fb0:	f00c f804 	bl	800dfbc <osThreadNew>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	4b13      	ldr	r3, [pc, #76]	; (8002004 <appe_Tl_Init+0x80>)
 8001fb8:	601a      	str	r2, [r3, #0]

  /**< System channel initialization */
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001fba:	4b13      	ldr	r3, [pc, #76]	; (8002008 <appe_Tl_Init+0x84>)
 8001fbc:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001fbe:	4b13      	ldr	r3, [pc, #76]	; (800200c <appe_Tl_Init+0x88>)
 8001fc0:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001fc2:	463b      	mov	r3, r7
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4812      	ldr	r0, [pc, #72]	; (8002010 <appe_Tl_Init+0x8c>)
 8001fc8:	f00a fd50 	bl	800ca6c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <appe_Tl_Init+0x90>)
 8001fce:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001fd0:	4b11      	ldr	r3, [pc, #68]	; (8002018 <appe_Tl_Init+0x94>)
 8001fd2:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <appe_Tl_Init+0x98>)
 8001fd6:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001fd8:	f240 533c 	movw	r3, #1340	; 0x53c
 8001fdc:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f00a ffbe 	bl	800cf64 <TL_MM_Init>

  TL_Enable();
 8001fe8:	f00a fe74 	bl	800ccd4 <TL_Enable>

  return;
 8001fec:	bf00      	nop
}
 8001fee:	3720      	adds	r7, #32
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	200078c4 	.word	0x200078c4
 8001ff8:	200078cc 	.word	0x200078cc
 8001ffc:	08016a54 	.word	0x08016a54
 8002000:	08002081 	.word	0x08002081
 8002004:	200078c8 	.word	0x200078c8
 8002008:	20030724 	.word	0x20030724
 800200c:	08002021 	.word	0x08002021
 8002010:	08002061 	.word	0x08002061
 8002014:	2003093c 	.word	0x2003093c
 8002018:	20030830 	.word	0x20030830
 800201c:	200301e8 	.word	0x200301e8

08002020 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
  switch (status)
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <APPE_SysStatusNot+0x16>
 8002030:	2b01      	cmp	r3, #1
 8002032:	d008      	beq.n	8002046 <APPE_SysStatusNot+0x26>
    case SHCI_TL_CmdAvailable:
      osMutexRelease( MtxShciId );
      break;

    default:
      break;
 8002034:	e00d      	b.n	8002052 <APPE_SysStatusNot+0x32>
      osMutexAcquire( MtxShciId, osWaitForever );
 8002036:	4b09      	ldr	r3, [pc, #36]	; (800205c <APPE_SysStatusNot+0x3c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f04f 31ff 	mov.w	r1, #4294967295
 800203e:	4618      	mov	r0, r3
 8002040:	f00c fa20 	bl	800e484 <osMutexAcquire>
      break;
 8002044:	e005      	b.n	8002052 <APPE_SysStatusNot+0x32>
      osMutexRelease( MtxShciId );
 8002046:	4b05      	ldr	r3, [pc, #20]	; (800205c <APPE_SysStatusNot+0x3c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f00c fa78 	bl	800e540 <osMutexRelease>
      break;
 8002050:	bf00      	nop
  }
  return;
 8002052:	bf00      	nop
}
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200078c4 	.word	0x200078c4

08002060 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  UNUSED(pPayload);
  /* Traces channel initialization */
  APPD_EnableCPU2( );
 8002068:	f7ff fe60 	bl	8001d2c <APPD_EnableCPU2>

  APP_BLE_Init( );
 800206c:	f7fe fde8 	bl	8000c40 <APP_BLE_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8002070:	2100      	movs	r1, #0
 8002072:	2001      	movs	r0, #1
 8002074:	f010 f8fa 	bl	801226c <UTIL_LPM_SetOffMode>
  return;
 8002078:	bf00      	nop
}
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <ShciUserEvtProcess>:
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
*************************************************************/
static void ShciUserEvtProcess(void *argument)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* USER CODE BEGIN SHCI_USER_EVT_PROCESS_1 */

    /* USER CODE END SHCI_USER_EVT_PROCESS_1 */
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002088:	f04f 32ff 	mov.w	r2, #4294967295
 800208c:	2100      	movs	r1, #0
 800208e:	2001      	movs	r0, #1
 8002090:	f00c f89c 	bl	800e1cc <osThreadFlagsWait>
     shci_user_evt_proc();
 8002094:	f00a fd06 	bl	800caa4 <shci_user_evt_proc>
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002098:	e7f6      	b.n	8002088 <ShciUserEvtProcess+0x8>

0800209a <Led_Init>:
    }
}

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Led_Init( void )
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0
  BSP_LED_Init(LED_RED);

  BSP_LED_On(LED_GREEN);
#endif

  return;
 800209e:	bf00      	nop
}
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <Button_Init>:

static void Button_Init( void )
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
#endif

  return;
 80020ac:	bf00      	nop
}
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
	...

080020b8 <shci_notify_asynch_evt>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void shci_notify_asynch_evt(void* pdata)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  osThreadFlagsSet( ShciUserEvtProcessId, 1 );
 80020c0:	4b04      	ldr	r3, [pc, #16]	; (80020d4 <shci_notify_asynch_evt+0x1c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2101      	movs	r1, #1
 80020c6:	4618      	mov	r0, r3
 80020c8:	f00c f81e 	bl	800e108 <osThreadFlagsSet>
  return;
 80020cc:	bf00      	nop
}
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	200078c8 	.word	0x200078c8

080020d8 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  osSemaphoreRelease( SemShciId );
 80020e0:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <shci_cmd_resp_release+0x1c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f00c fb7f 	bl	800e7e8 <osSemaphoreRelease>
  return;
 80020ea:	bf00      	nop
}
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	200078cc 	.word	0x200078cc

080020f8 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  osSemaphoreAcquire( SemShciId, osWaitForever );
 8002100:	4b05      	ldr	r3, [pc, #20]	; (8002118 <shci_cmd_resp_wait+0x20>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f04f 31ff 	mov.w	r1, #4294967295
 8002108:	4618      	mov	r0, r3
 800210a:	f00c fb07 	bl	800e71c <osSemaphoreAcquire>
  return;
 800210e:	bf00      	nop
}
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	200078cc 	.word	0x200078cc

0800211c <Dotstar_Init>:
} DotStar_State;


DotStar_State dotstar_state;

void Dotstar_Init(DotStar_InitHandle* dotstar_init){
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]

   dotstar_state.spiHandle = dotstar_init->spiHandle;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a23      	ldr	r2, [pc, #140]	; (80021b8 <Dotstar_Init+0x9c>)
 800212a:	6013      	str	r3, [r2, #0]
   dotstar_state.numLEDs = dotstar_init->numLEDs;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	889a      	ldrh	r2, [r3, #4]
 8002130:	4b21      	ldr	r3, [pc, #132]	; (80021b8 <Dotstar_Init+0x9c>)
 8002132:	809a      	strh	r2, [r3, #4]
   dotstar_state.brightness = 0;
 8002134:	4b20      	ldr	r3, [pc, #128]	; (80021b8 <Dotstar_Init+0x9c>)
 8002136:	2200      	movs	r2, #0
 8002138:	719a      	strb	r2, [r3, #6]
   dotstar_state.rOffset = dotstar_init->colorOrder & 3;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	799b      	ldrb	r3, [r3, #6]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	b2da      	uxtb	r2, r3
 8002144:	4b1c      	ldr	r3, [pc, #112]	; (80021b8 <Dotstar_Init+0x9c>)
 8002146:	731a      	strb	r2, [r3, #12]
   dotstar_state.gOffset = (dotstar_init->colorOrder >> 2) & 3;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	799b      	ldrb	r3, [r3, #6]
 800214c:	089b      	lsrs	r3, r3, #2
 800214e:	b2db      	uxtb	r3, r3
 8002150:	f003 0303 	and.w	r3, r3, #3
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4b18      	ldr	r3, [pc, #96]	; (80021b8 <Dotstar_Init+0x9c>)
 8002158:	735a      	strb	r2, [r3, #13]
   dotstar_state.bOffset = (dotstar_init->colorOrder >> 4) & 3;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	799b      	ldrb	r3, [r3, #6]
 800215e:	091b      	lsrs	r3, r3, #4
 8002160:	b2db      	uxtb	r3, r3
 8002162:	f003 0303 	and.w	r3, r3, #3
 8002166:	b2da      	uxtb	r2, r3
 8002168:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <Dotstar_Init+0x9c>)
 800216a:	739a      	strb	r2, [r3, #14]

   uint16_t bytes = (dotstar_state.rOffset == dotstar_state.gOffset) ?
 800216c:	4b12      	ldr	r3, [pc, #72]	; (80021b8 <Dotstar_Init+0x9c>)
 800216e:	7b1a      	ldrb	r2, [r3, #12]
 8002170:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <Dotstar_Init+0x9c>)
 8002172:	7b5b      	ldrb	r3, [r3, #13]
 8002174:	429a      	cmp	r2, r3
 8002176:	d10c      	bne.n	8002192 <Dotstar_Init+0x76>
     dotstar_state.numLEDs + ((dotstar_state.numLEDs + 3) / 4) : // MONO: 10 bits/pixel, round up to next byte
 8002178:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <Dotstar_Init+0x9c>)
 800217a:	889a      	ldrh	r2, [r3, #4]
 800217c:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <Dotstar_Init+0x9c>)
 800217e:	889b      	ldrh	r3, [r3, #4]
 8002180:	3303      	adds	r3, #3
 8002182:	2b00      	cmp	r3, #0
 8002184:	da00      	bge.n	8002188 <Dotstar_Init+0x6c>
 8002186:	3303      	adds	r3, #3
 8002188:	109b      	asrs	r3, r3, #2
 800218a:	b29b      	uxth	r3, r3
   uint16_t bytes = (dotstar_state.rOffset == dotstar_state.gOffset) ?
 800218c:	4413      	add	r3, r2
 800218e:	b29b      	uxth	r3, r3
 8002190:	e005      	b.n	800219e <Dotstar_Init+0x82>
     dotstar_state.numLEDs * 3;              // COLOR: 3 bytes/pixel
 8002192:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <Dotstar_Init+0x9c>)
 8002194:	889b      	ldrh	r3, [r3, #4]
   uint16_t bytes = (dotstar_state.rOffset == dotstar_state.gOffset) ?
 8002196:	461a      	mov	r2, r3
 8002198:	0052      	lsls	r2, r2, #1
 800219a:	4413      	add	r3, r2
 800219c:	b29b      	uxth	r3, r3
 800219e:	81fb      	strh	r3, [r7, #14]

   //dotstar_state.pixels = (uint8_t *)malloc(bytes);
   dotstar_state.pixels = (uint8_t *)pvPortMalloc(bytes);
 80021a0:	89fb      	ldrh	r3, [r7, #14]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f00c ff5c 	bl	800f060 <pvPortMalloc>
 80021a8:	4603      	mov	r3, r0
 80021aa:	461a      	mov	r2, r3
 80021ac:	4b02      	ldr	r3, [pc, #8]	; (80021b8 <Dotstar_Init+0x9c>)
 80021ae:	609a      	str	r2, [r3, #8]
}
 80021b0:	bf00      	nop
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	200078d0 	.word	0x200078d0

080021bc <ds_show>:
*/

/*!
  @brief   Transmit pixel data in RAM to DotStars.
*/
void ds_show(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0

  if(!dotstar_state.pixels) return;
 80021c2:	4b4b      	ldr	r3, [pc, #300]	; (80022f0 <ds_show+0x134>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f000 808e 	beq.w	80022e8 <ds_show+0x12c>

  uint8_t *ptr = dotstar_state.pixels, i;            // -> LED data
 80021cc:	4b48      	ldr	r3, [pc, #288]	; (80022f0 <ds_show+0x134>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	60fb      	str	r3, [r7, #12]
  uint16_t n   = dotstar_state.numLEDs;              // Counter
 80021d2:	4b47      	ldr	r3, [pc, #284]	; (80022f0 <ds_show+0x134>)
 80021d4:	889b      	ldrh	r3, [r3, #4]
 80021d6:	813b      	strh	r3, [r7, #8]
  uint16_t b16 = (uint16_t)dotstar_state.brightness; // Type-convert for fixed-point math
 80021d8:	4b45      	ldr	r3, [pc, #276]	; (80022f0 <ds_show+0x134>)
 80021da:	799b      	ldrb	r3, [r3, #6]
 80021dc:	80fb      	strh	r3, [r7, #6]
  uint8_t sendval;

    sendval = 0x00;
 80021de:	2300      	movs	r3, #0
 80021e0:	717b      	strb	r3, [r7, #5]
    for(i=0; i<4; i++) spi_out(&sendval);    // 4 byte start-frame marker
 80021e2:	2300      	movs	r3, #0
 80021e4:	72fb      	strb	r3, [r7, #11]
 80021e6:	e00a      	b.n	80021fe <ds_show+0x42>
 80021e8:	4b41      	ldr	r3, [pc, #260]	; (80022f0 <ds_show+0x134>)
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	1d79      	adds	r1, r7, #5
 80021ee:	f04f 33ff 	mov.w	r3, #4294967295
 80021f2:	2201      	movs	r2, #1
 80021f4:	f007 fccd 	bl	8009b92 <HAL_SPI_Transmit>
 80021f8:	7afb      	ldrb	r3, [r7, #11]
 80021fa:	3301      	adds	r3, #1
 80021fc:	72fb      	strb	r3, [r7, #11]
 80021fe:	7afb      	ldrb	r3, [r7, #11]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d9f1      	bls.n	80021e8 <ds_show+0x2c>

    if(dotstar_state.brightness) {                     // Scale pixel brightness on output
 8002204:	4b3a      	ldr	r3, [pc, #232]	; (80022f0 <ds_show+0x134>)
 8002206:	799b      	ldrb	r3, [r3, #6]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d02c      	beq.n	8002266 <ds_show+0xaa>
      do {                               // For each pixel...
    	sendval = 0xFF;
 800220c:	23ff      	movs	r3, #255	; 0xff
 800220e:	717b      	strb	r3, [r7, #5]
        spi_out(&sendval);                   //  Pixel start
 8002210:	4b37      	ldr	r3, [pc, #220]	; (80022f0 <ds_show+0x134>)
 8002212:	6818      	ldr	r0, [r3, #0]
 8002214:	1d79      	adds	r1, r7, #5
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
 800221a:	2201      	movs	r2, #1
 800221c:	f007 fcb9 	bl	8009b92 <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 8002220:	2300      	movs	r3, #0
 8002222:	72fb      	strb	r3, [r7, #11]
 8002224:	e015      	b.n	8002252 <ds_show+0x96>
        	sendval = (*ptr++ * b16) >> 8;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	1c5a      	adds	r2, r3, #1
 800222a:	60fa      	str	r2, [r7, #12]
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	fb03 f302 	mul.w	r3, r3, r2
 8002236:	121b      	asrs	r3, r3, #8
 8002238:	b2db      	uxtb	r3, r3
 800223a:	717b      	strb	r3, [r7, #5]
        	spi_out(&sendval); // Scale, write RGB
 800223c:	4b2c      	ldr	r3, [pc, #176]	; (80022f0 <ds_show+0x134>)
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	1d79      	adds	r1, r7, #5
 8002242:	f04f 33ff 	mov.w	r3, #4294967295
 8002246:	2201      	movs	r2, #1
 8002248:	f007 fca3 	bl	8009b92 <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 800224c:	7afb      	ldrb	r3, [r7, #11]
 800224e:	3301      	adds	r3, #1
 8002250:	72fb      	strb	r3, [r7, #11]
 8002252:	7afb      	ldrb	r3, [r7, #11]
 8002254:	2b02      	cmp	r3, #2
 8002256:	d9e6      	bls.n	8002226 <ds_show+0x6a>
        }
      } while(--n);
 8002258:	893b      	ldrh	r3, [r7, #8]
 800225a:	3b01      	subs	r3, #1
 800225c:	813b      	strh	r3, [r7, #8]
 800225e:	893b      	ldrh	r3, [r7, #8]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1d3      	bne.n	800220c <ds_show+0x50>
 8002264:	e025      	b.n	80022b2 <ds_show+0xf6>
    } else {                             // Full brightness (no scaling)
      do {                               // For each pixel...
    	sendval = 0xFF;
 8002266:	23ff      	movs	r3, #255	; 0xff
 8002268:	717b      	strb	r3, [r7, #5]
        spi_out(&sendval);                   //  Pixel start
 800226a:	4b21      	ldr	r3, [pc, #132]	; (80022f0 <ds_show+0x134>)
 800226c:	6818      	ldr	r0, [r3, #0]
 800226e:	1d79      	adds	r1, r7, #5
 8002270:	f04f 33ff 	mov.w	r3, #4294967295
 8002274:	2201      	movs	r2, #1
 8002276:	f007 fc8c 	bl	8009b92 <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 800227a:	2300      	movs	r3, #0
 800227c:	72fb      	strb	r3, [r7, #11]
 800227e:	e00f      	b.n	80022a0 <ds_show+0xe4>
        	sendval = *ptr++;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	1c5a      	adds	r2, r3, #1
 8002284:	60fa      	str	r2, [r7, #12]
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	717b      	strb	r3, [r7, #5]
        	spi_out(&sendval); // Write R,G,B
 800228a:	4b19      	ldr	r3, [pc, #100]	; (80022f0 <ds_show+0x134>)
 800228c:	6818      	ldr	r0, [r3, #0]
 800228e:	1d79      	adds	r1, r7, #5
 8002290:	f04f 33ff 	mov.w	r3, #4294967295
 8002294:	2201      	movs	r2, #1
 8002296:	f007 fc7c 	bl	8009b92 <HAL_SPI_Transmit>
        for(i=0; i<3; i++) {
 800229a:	7afb      	ldrb	r3, [r7, #11]
 800229c:	3301      	adds	r3, #1
 800229e:	72fb      	strb	r3, [r7, #11]
 80022a0:	7afb      	ldrb	r3, [r7, #11]
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d9ec      	bls.n	8002280 <ds_show+0xc4>
        }
      } while(--n);
 80022a6:	893b      	ldrh	r3, [r7, #8]
 80022a8:	3b01      	subs	r3, #1
 80022aa:	813b      	strh	r3, [r7, #8]
 80022ac:	893b      	ldrh	r3, [r7, #8]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1d9      	bne.n	8002266 <ds_show+0xaa>
    // revisions are more strict (e.g. might mandate use of end-frame
    // before start-frame marker). i.e. let's not remove this. But after
    // testing a bit more the suggestion is to use at least (numLeds+1)/2
    // high values (1) or (numLeds+15)/16 full bytes as EndFrame. For details see also:
    // https://cpldcpu.wordpress.com/2014/11/30/understanding-the-apa102-superled/
    sendval = 0xFF;
 80022b2:	23ff      	movs	r3, #255	; 0xff
 80022b4:	717b      	strb	r3, [r7, #5]
    for(i=0; i<((dotstar_state.numLEDs + 15) / 16); i++) spi_out(&sendval);
 80022b6:	2300      	movs	r3, #0
 80022b8:	72fb      	strb	r3, [r7, #11]
 80022ba:	e00a      	b.n	80022d2 <ds_show+0x116>
 80022bc:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <ds_show+0x134>)
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	1d79      	adds	r1, r7, #5
 80022c2:	f04f 33ff 	mov.w	r3, #4294967295
 80022c6:	2201      	movs	r2, #1
 80022c8:	f007 fc63 	bl	8009b92 <HAL_SPI_Transmit>
 80022cc:	7afb      	ldrb	r3, [r7, #11]
 80022ce:	3301      	adds	r3, #1
 80022d0:	72fb      	strb	r3, [r7, #11]
 80022d2:	7afa      	ldrb	r2, [r7, #11]
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <ds_show+0x134>)
 80022d6:	889b      	ldrh	r3, [r3, #4]
 80022d8:	330f      	adds	r3, #15
 80022da:	2b00      	cmp	r3, #0
 80022dc:	da00      	bge.n	80022e0 <ds_show+0x124>
 80022de:	330f      	adds	r3, #15
 80022e0:	111b      	asrs	r3, r3, #4
 80022e2:	429a      	cmp	r2, r3
 80022e4:	dbea      	blt.n	80022bc <ds_show+0x100>
 80022e6:	e000      	b.n	80022ea <ds_show+0x12e>
  if(!dotstar_state.pixels) return;
 80022e8:	bf00      	nop

}
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	200078d0 	.word	0x200078d0

080022f4 <ds_clear>:

/*!
  @brief   Fill the whole DotStar strip with 0 / black / off.
*/
void ds_clear() {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  memset(dotstar_state.pixels, 0, (dotstar_state.rOffset == dotstar_state.gOffset) ?
 80022f8:	4b0f      	ldr	r3, [pc, #60]	; (8002338 <ds_clear+0x44>)
 80022fa:	6898      	ldr	r0, [r3, #8]
 80022fc:	4b0e      	ldr	r3, [pc, #56]	; (8002338 <ds_clear+0x44>)
 80022fe:	7b1a      	ldrb	r2, [r3, #12]
 8002300:	4b0d      	ldr	r3, [pc, #52]	; (8002338 <ds_clear+0x44>)
 8002302:	7b5b      	ldrb	r3, [r3, #13]
 8002304:	429a      	cmp	r2, r3
 8002306:	d10b      	bne.n	8002320 <ds_clear+0x2c>
    dotstar_state.numLEDs + ((dotstar_state.numLEDs + 3) / 4) : // MONO: 10 bits/pixel
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <ds_clear+0x44>)
 800230a:	889b      	ldrh	r3, [r3, #4]
 800230c:	461a      	mov	r2, r3
 800230e:	4b0a      	ldr	r3, [pc, #40]	; (8002338 <ds_clear+0x44>)
 8002310:	889b      	ldrh	r3, [r3, #4]
 8002312:	3303      	adds	r3, #3
 8002314:	2b00      	cmp	r3, #0
 8002316:	da00      	bge.n	800231a <ds_clear+0x26>
 8002318:	3303      	adds	r3, #3
 800231a:	109b      	asrs	r3, r3, #2
 800231c:	4413      	add	r3, r2
 800231e:	e005      	b.n	800232c <ds_clear+0x38>
    dotstar_state.numLEDs * 3);                   // COLOR: 3 bytes/pixel
 8002320:	4b05      	ldr	r3, [pc, #20]	; (8002338 <ds_clear+0x44>)
 8002322:	889b      	ldrh	r3, [r3, #4]
 8002324:	461a      	mov	r2, r3
 8002326:	4613      	mov	r3, r2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	4413      	add	r3, r2
  memset(dotstar_state.pixels, 0, (dotstar_state.rOffset == dotstar_state.gOffset) ?
 800232c:	461a      	mov	r2, r3
 800232e:	2100      	movs	r1, #0
 8002330:	f00f ffff 	bl	8012332 <memset>
}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200078d0 	.word	0x200078d0

0800233c <ds_setPixelColor32B>:
  @param   n  Pixel index, starting from 0.
  @param   c  32-bit color value. Most significant byte is 0, second is
              red, then green, and least significant byte is blue.
              e.g. 0x00RRGGBB
*/
void ds_setPixelColor32B(uint16_t n, uint32_t c) {
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	80fb      	strh	r3, [r7, #6]
  if(n < dotstar_state.numLEDs) {
 8002348:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <ds_setPixelColor32B+0x68>)
 800234a:	889b      	ldrh	r3, [r3, #4]
 800234c:	88fa      	ldrh	r2, [r7, #6]
 800234e:	429a      	cmp	r2, r3
 8002350:	d221      	bcs.n	8002396 <ds_setPixelColor32B+0x5a>
    uint8_t *p = &dotstar_state.pixels[n * 3];
 8002352:	4b14      	ldr	r3, [pc, #80]	; (80023a4 <ds_setPixelColor32B+0x68>)
 8002354:	6899      	ldr	r1, [r3, #8]
 8002356:	88fa      	ldrh	r2, [r7, #6]
 8002358:	4613      	mov	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	4413      	add	r3, r2
 800235e:	440b      	add	r3, r1
 8002360:	60fb      	str	r3, [r7, #12]
    p[dotstar_state.rOffset] = (uint8_t)(c >> 16);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	0c1a      	lsrs	r2, r3, #16
 8002366:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <ds_setPixelColor32B+0x68>)
 8002368:	7b1b      	ldrb	r3, [r3, #12]
 800236a:	4619      	mov	r1, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	440b      	add	r3, r1
 8002370:	b2d2      	uxtb	r2, r2
 8002372:	701a      	strb	r2, [r3, #0]
    p[dotstar_state.gOffset] = (uint8_t)(c >>  8);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	0a1a      	lsrs	r2, r3, #8
 8002378:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <ds_setPixelColor32B+0x68>)
 800237a:	7b5b      	ldrb	r3, [r3, #13]
 800237c:	4619      	mov	r1, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	440b      	add	r3, r1
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	701a      	strb	r2, [r3, #0]
    p[dotstar_state.bOffset] = (uint8_t)c;
 8002386:	4b07      	ldr	r3, [pc, #28]	; (80023a4 <ds_setPixelColor32B+0x68>)
 8002388:	7b9b      	ldrb	r3, [r3, #14]
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4413      	add	r3, r2
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	701a      	strb	r2, [r3, #0]
  }
}
 8002396:	bf00      	nop
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	200078d0 	.word	0x200078d0

080023a8 <ds_fill>:
  @param   first  Index of first pixel to fill, starting from 0. Must be
                  in-bounds, no clipping is performed. 0 if unspecified.
  @param   count  Number of pixels to fill, as a positive value. Passing
                  0 or leaving unspecified will fill to end of strip.
*/
void ds_fill(uint32_t c, uint16_t first, uint16_t count) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	460b      	mov	r3, r1
 80023b2:	807b      	strh	r3, [r7, #2]
 80023b4:	4613      	mov	r3, r2
 80023b6:	803b      	strh	r3, [r7, #0]
  uint16_t i, end;

  if(first >= dotstar_state.numLEDs) {
 80023b8:	4b15      	ldr	r3, [pc, #84]	; (8002410 <ds_fill+0x68>)
 80023ba:	889b      	ldrh	r3, [r3, #4]
 80023bc:	887a      	ldrh	r2, [r7, #2]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d222      	bcs.n	8002408 <ds_fill+0x60>
    return; // If first LED is past end of strip, nothing to do
  }

  // Calculate the index ONE AFTER the last pixel to fill
  if(count == 0) {
 80023c2:	883b      	ldrh	r3, [r7, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d103      	bne.n	80023d0 <ds_fill+0x28>
    // Fill to end of strip
    end = dotstar_state.numLEDs;
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <ds_fill+0x68>)
 80023ca:	889b      	ldrh	r3, [r3, #4]
 80023cc:	81bb      	strh	r3, [r7, #12]
 80023ce:	e00b      	b.n	80023e8 <ds_fill+0x40>
  } else {
    // Ensure that the loop won't go past the last pixel
    end = first + count;
 80023d0:	887a      	ldrh	r2, [r7, #2]
 80023d2:	883b      	ldrh	r3, [r7, #0]
 80023d4:	4413      	add	r3, r2
 80023d6:	81bb      	strh	r3, [r7, #12]
    if(end > dotstar_state.numLEDs) end = dotstar_state.numLEDs;
 80023d8:	4b0d      	ldr	r3, [pc, #52]	; (8002410 <ds_fill+0x68>)
 80023da:	889b      	ldrh	r3, [r3, #4]
 80023dc:	89ba      	ldrh	r2, [r7, #12]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d902      	bls.n	80023e8 <ds_fill+0x40>
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <ds_fill+0x68>)
 80023e4:	889b      	ldrh	r3, [r3, #4]
 80023e6:	81bb      	strh	r3, [r7, #12]
  }

  for(i = first; i < end; i++) {
 80023e8:	887b      	ldrh	r3, [r7, #2]
 80023ea:	81fb      	strh	r3, [r7, #14]
 80023ec:	e007      	b.n	80023fe <ds_fill+0x56>
    ds_setPixelColor32B(i, c);
 80023ee:	89fb      	ldrh	r3, [r7, #14]
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff ffa2 	bl	800233c <ds_setPixelColor32B>
  for(i = first; i < end; i++) {
 80023f8:	89fb      	ldrh	r3, [r7, #14]
 80023fa:	3301      	adds	r3, #1
 80023fc:	81fb      	strh	r3, [r7, #14]
 80023fe:	89fa      	ldrh	r2, [r7, #14]
 8002400:	89bb      	ldrh	r3, [r7, #12]
 8002402:	429a      	cmp	r2, r3
 8002404:	d3f3      	bcc.n	80023ee <ds_fill+0x46>
 8002406:	e000      	b.n	800240a <ds_fill+0x62>
    return; // If first LED is past end of strip, nothing to do
 8002408:	bf00      	nop
  }
}
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	200078d0 	.word	0x200078d0

08002414 <ds_setBrightness>:
           is 'non destructive' -- it's applied as color data is being
           issued to the strip, not during setPixelColor(), and also
           means that getPixelColor() returns the exact value originally
           stored.
*/
void ds_setBrightness(uint8_t b) {
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	71fb      	strb	r3, [r7, #7]
  // optimizes the actual scaling math later, allowing a fast 8x8-bit
  // multiply and taking the MSB. 'brightness' is a uint8_t, adding 1
  // here may (intentionally) roll over...so 0 = max brightness (color
  // values are interpreted literally; no scaling), 1 = min brightness
  // (off), 255 = just below max brightness.
  dotstar_state.brightness = b + 1;
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	3301      	adds	r3, #1
 8002422:	b2da      	uxtb	r2, r3
 8002424:	4b03      	ldr	r3, [pc, #12]	; (8002434 <ds_setBrightness+0x20>)
 8002426:	719a      	strb	r2, [r3, #6]
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	200078d0 	.word	0x200078d0

08002438 <I2C_Write_Byte>:
//#include "stm32wbxx_hal_i2c.h"
//#include "stm32wbxx_hal.h"


void I2C_Write_Byte(uint8_t value, uint8_t Cmd)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af02      	add	r7, sp, #8
 800243e:	4603      	mov	r3, r0
 8002440:	460a      	mov	r2, r1
 8002442:	71fb      	strb	r3, [r7, #7]
 8002444:	4613      	mov	r3, r2
 8002446:	71bb      	strb	r3, [r7, #6]
  uint16_t Addr = 0x3C << 1;
 8002448:	2378      	movs	r3, #120	; 0x78
 800244a:	81fb      	strh	r3, [r7, #14]
  uint8_t Data[2];
  Data[0] = Cmd;
 800244c:	79bb      	ldrb	r3, [r7, #6]
 800244e:	733b      	strb	r3, [r7, #12]
  Data[1] = value;
 8002450:	79fb      	ldrb	r3, [r7, #7]
 8002452:	737b      	strb	r3, [r7, #13]

  HAL_I2C_Master_Transmit(&ER_OLED_I2C_PORT, Addr, Data, 2, HAL_MAX_DELAY);
 8002454:	f107 020c 	add.w	r2, r7, #12
 8002458:	89f9      	ldrh	r1, [r7, #14]
 800245a:	f04f 33ff 	mov.w	r3, #4294967295
 800245e:	9300      	str	r3, [sp, #0]
 8002460:	2302      	movs	r3, #2
 8002462:	4803      	ldr	r0, [pc, #12]	; (8002470 <I2C_Write_Byte+0x38>)
 8002464:	f004 fa32 	bl	80068cc <HAL_I2C_Master_Transmit>
}
 8002468:	bf00      	nop
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	200078ec 	.word	0x200078ec

08002474 <er_oled_begin>:

void er_oled_begin()
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
    command(0xae);//--turn off oled panel
 8002478:	2100      	movs	r1, #0
 800247a:	20ae      	movs	r0, #174	; 0xae
 800247c:	f7ff ffdc 	bl	8002438 <I2C_Write_Byte>

    command(0xd5);//--set display clock divide ratio/oscillator frequency
 8002480:	2100      	movs	r1, #0
 8002482:	20d5      	movs	r0, #213	; 0xd5
 8002484:	f7ff ffd8 	bl	8002438 <I2C_Write_Byte>
    command(0x80);//--set divide ratio
 8002488:	2100      	movs	r1, #0
 800248a:	2080      	movs	r0, #128	; 0x80
 800248c:	f7ff ffd4 	bl	8002438 <I2C_Write_Byte>

    command(0xa8);//--set multiplex ratio
 8002490:	2100      	movs	r1, #0
 8002492:	20a8      	movs	r0, #168	; 0xa8
 8002494:	f7ff ffd0 	bl	8002438 <I2C_Write_Byte>
    command(0x27);//--1/40 duty
 8002498:	2100      	movs	r1, #0
 800249a:	2027      	movs	r0, #39	; 0x27
 800249c:	f7ff ffcc 	bl	8002438 <I2C_Write_Byte>

    command(0xd3);//-set display offset
 80024a0:	2100      	movs	r1, #0
 80024a2:	20d3      	movs	r0, #211	; 0xd3
 80024a4:	f7ff ffc8 	bl	8002438 <I2C_Write_Byte>
    command(0x00);//-not offset
 80024a8:	2100      	movs	r1, #0
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7ff ffc4 	bl	8002438 <I2C_Write_Byte>

    command(0xad);//--Internal IREF Setting
 80024b0:	2100      	movs	r1, #0
 80024b2:	20ad      	movs	r0, #173	; 0xad
 80024b4:	f7ff ffc0 	bl	8002438 <I2C_Write_Byte>
    command(0x30);//--
 80024b8:	2100      	movs	r1, #0
 80024ba:	2030      	movs	r0, #48	; 0x30
 80024bc:	f7ff ffbc 	bl	8002438 <I2C_Write_Byte>

    command(0x8d);//--set Charge Pump enable/disable
 80024c0:	2100      	movs	r1, #0
 80024c2:	208d      	movs	r0, #141	; 0x8d
 80024c4:	f7ff ffb8 	bl	8002438 <I2C_Write_Byte>
    command(0x14);//--set(0x10) disable
 80024c8:	2100      	movs	r1, #0
 80024ca:	2014      	movs	r0, #20
 80024cc:	f7ff ffb4 	bl	8002438 <I2C_Write_Byte>

    command(0x40);//--set start line address
 80024d0:	2100      	movs	r1, #0
 80024d2:	2040      	movs	r0, #64	; 0x40
 80024d4:	f7ff ffb0 	bl	8002438 <I2C_Write_Byte>

    command(0xa6);//--set normal display
 80024d8:	2100      	movs	r1, #0
 80024da:	20a6      	movs	r0, #166	; 0xa6
 80024dc:	f7ff ffac 	bl	8002438 <I2C_Write_Byte>

    command(0xa4);//Disable Entire Display On
 80024e0:	2100      	movs	r1, #0
 80024e2:	20a4      	movs	r0, #164	; 0xa4
 80024e4:	f7ff ffa8 	bl	8002438 <I2C_Write_Byte>

    command(0xa1);//--set segment re-map 128 to 0
 80024e8:	2100      	movs	r1, #0
 80024ea:	20a1      	movs	r0, #161	; 0xa1
 80024ec:	f7ff ffa4 	bl	8002438 <I2C_Write_Byte>

    command(0xC8);//--Set COM Output Scan Direction 64 to 0
 80024f0:	2100      	movs	r1, #0
 80024f2:	20c8      	movs	r0, #200	; 0xc8
 80024f4:	f7ff ffa0 	bl	8002438 <I2C_Write_Byte>

    command(0xda);//--set com pins hardware configuration
 80024f8:	2100      	movs	r1, #0
 80024fa:	20da      	movs	r0, #218	; 0xda
 80024fc:	f7ff ff9c 	bl	8002438 <I2C_Write_Byte>
    command(0x12);
 8002500:	2100      	movs	r1, #0
 8002502:	2012      	movs	r0, #18
 8002504:	f7ff ff98 	bl	8002438 <I2C_Write_Byte>

    command(0x81);//--set contrast control register
 8002508:	2100      	movs	r1, #0
 800250a:	2081      	movs	r0, #129	; 0x81
 800250c:	f7ff ff94 	bl	8002438 <I2C_Write_Byte>
    command(0xaf);
 8002510:	2100      	movs	r1, #0
 8002512:	20af      	movs	r0, #175	; 0xaf
 8002514:	f7ff ff90 	bl	8002438 <I2C_Write_Byte>

    command(0xd9);//--set pre-charge period
 8002518:	2100      	movs	r1, #0
 800251a:	20d9      	movs	r0, #217	; 0xd9
 800251c:	f7ff ff8c 	bl	8002438 <I2C_Write_Byte>
    command(0x22);
 8002520:	2100      	movs	r1, #0
 8002522:	2022      	movs	r0, #34	; 0x22
 8002524:	f7ff ff88 	bl	8002438 <I2C_Write_Byte>

    command(0xdb);//--set vcomh
 8002528:	2100      	movs	r1, #0
 800252a:	20db      	movs	r0, #219	; 0xdb
 800252c:	f7ff ff84 	bl	8002438 <I2C_Write_Byte>
    command(0x20);
 8002530:	2100      	movs	r1, #0
 8002532:	2020      	movs	r0, #32
 8002534:	f7ff ff80 	bl	8002438 <I2C_Write_Byte>

    command(0xaf);//--turn on oled panel
 8002538:	2100      	movs	r1, #0
 800253a:	20af      	movs	r0, #175	; 0xaf
 800253c:	f7ff ff7c 	bl	8002438 <I2C_Write_Byte>

}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}

08002544 <er_oled_clear>:

void er_oled_clear(uint8_t* buffer)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
	int i;
	for(i = 0;i < WIDTH * HEIGHT / 8;i++)
 800254c:	2300      	movs	r3, #0
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	e007      	b.n	8002562 <er_oled_clear+0x1e>
	{
		buffer[i] = 0;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	4413      	add	r3, r2
 8002558:	2200      	movs	r2, #0
 800255a:	701a      	strb	r2, [r3, #0]
	for(i = 0;i < WIDTH * HEIGHT / 8;i++)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	3301      	adds	r3, #1
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002568:	dbf3      	blt.n	8002552 <er_oled_clear+0xe>
	}
}
 800256a:	bf00      	nop
 800256c:	3714      	adds	r7, #20
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <er_oled_pixel>:

void er_oled_pixel(int x, int y, char color, uint8_t* buffer)
{
 8002576:	b480      	push	{r7}
 8002578:	b085      	sub	sp, #20
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	603b      	str	r3, [r7, #0]
 8002582:	4613      	mov	r3, r2
 8002584:	71fb      	strb	r3, [r7, #7]
    if(x > WIDTH || y > HEIGHT)return ;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2b48      	cmp	r3, #72	; 0x48
 800258a:	dc61      	bgt.n	8002650 <er_oled_pixel+0xda>
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	2b28      	cmp	r3, #40	; 0x28
 8002590:	dc5e      	bgt.n	8002650 <er_oled_pixel+0xda>
    if(color)
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d02c      	beq.n	80025f2 <er_oled_pixel+0x7c>
        buffer[x+(y/8)*WIDTH] |= 1<<(y%8);
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	da00      	bge.n	80025a0 <er_oled_pixel+0x2a>
 800259e:	3307      	adds	r3, #7
 80025a0:	10db      	asrs	r3, r3, #3
 80025a2:	461a      	mov	r2, r3
 80025a4:	4613      	mov	r3, r2
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	4413      	add	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4619      	mov	r1, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	440b      	add	r3, r1
 80025b2:	4619      	mov	r1, r3
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	440b      	add	r3, r1
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	b259      	sxtb	r1, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	4258      	negs	r0, r3
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	f000 0007 	and.w	r0, r0, #7
 80025c8:	bf58      	it	pl
 80025ca:	4243      	negpl	r3, r0
 80025cc:	2001      	movs	r0, #1
 80025ce:	fa00 f303 	lsl.w	r3, r0, r3
 80025d2:	b25b      	sxtb	r3, r3
 80025d4:	430b      	orrs	r3, r1
 80025d6:	b259      	sxtb	r1, r3
 80025d8:	4613      	mov	r3, r2
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	4413      	add	r3, r2
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	461a      	mov	r2, r3
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	4413      	add	r3, r2
 80025e6:	461a      	mov	r2, r3
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	4413      	add	r3, r2
 80025ec:	b2ca      	uxtb	r2, r1
 80025ee:	701a      	strb	r2, [r3, #0]
 80025f0:	e02f      	b.n	8002652 <er_oled_pixel+0xdc>
    else
        buffer[x+(y/8)*WIDTH] &= ~(1<<(y%8));
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	da00      	bge.n	80025fa <er_oled_pixel+0x84>
 80025f8:	3307      	adds	r3, #7
 80025fa:	10db      	asrs	r3, r3, #3
 80025fc:	461a      	mov	r2, r3
 80025fe:	4613      	mov	r3, r2
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	4413      	add	r3, r2
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	4619      	mov	r1, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	440b      	add	r3, r1
 800260c:	4619      	mov	r1, r3
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	440b      	add	r3, r1
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	b259      	sxtb	r1, r3
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	4258      	negs	r0, r3
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	f000 0007 	and.w	r0, r0, #7
 8002622:	bf58      	it	pl
 8002624:	4243      	negpl	r3, r0
 8002626:	2001      	movs	r0, #1
 8002628:	fa00 f303 	lsl.w	r3, r0, r3
 800262c:	b25b      	sxtb	r3, r3
 800262e:	43db      	mvns	r3, r3
 8002630:	b25b      	sxtb	r3, r3
 8002632:	400b      	ands	r3, r1
 8002634:	b259      	sxtb	r1, r3
 8002636:	4613      	mov	r3, r2
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	4413      	add	r3, r2
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	461a      	mov	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4413      	add	r3, r2
 8002644:	461a      	mov	r2, r3
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	4413      	add	r3, r2
 800264a:	b2ca      	uxtb	r2, r1
 800264c:	701a      	strb	r2, [r3, #0]
 800264e:	e000      	b.n	8002652 <er_oled_pixel+0xdc>
    if(x > WIDTH || y > HEIGHT)return ;
 8002650:	bf00      	nop
}
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <er_oled_char>:
		}
	}
}

void er_oled_char(unsigned char x, unsigned char y, char acsii, char size, char mode, uint8_t* buffer)
{
 800265c:	b590      	push	{r4, r7, lr}
 800265e:	b087      	sub	sp, #28
 8002660:	af00      	add	r7, sp, #0
 8002662:	4604      	mov	r4, r0
 8002664:	4608      	mov	r0, r1
 8002666:	4611      	mov	r1, r2
 8002668:	461a      	mov	r2, r3
 800266a:	4623      	mov	r3, r4
 800266c:	71fb      	strb	r3, [r7, #7]
 800266e:	4603      	mov	r3, r0
 8002670:	71bb      	strb	r3, [r7, #6]
 8002672:	460b      	mov	r3, r1
 8002674:	717b      	strb	r3, [r7, #5]
 8002676:	4613      	mov	r3, r2
 8002678:	713b      	strb	r3, [r7, #4]
    unsigned char i, j, y0=y;
 800267a:	79bb      	ldrb	r3, [r7, #6]
 800267c:	743b      	strb	r3, [r7, #16]
    uint16_t temp;
    uint16_t position = 0x80;
 800267e:	2380      	movs	r3, #128	; 0x80
 8002680:	827b      	strh	r3, [r7, #18]
    uint8_t maxindex = 8;
 8002682:	2308      	movs	r3, #8
 8002684:	747b      	strb	r3, [r7, #17]
    unsigned char ch = acsii - ' ';
 8002686:	797b      	ldrb	r3, [r7, #5]
 8002688:	3b20      	subs	r3, #32
 800268a:	73fb      	strb	r3, [r7, #15]

    if (size == 32){
 800268c:	793b      	ldrb	r3, [r7, #4]
 800268e:	2b20      	cmp	r3, #32
 8002690:	d104      	bne.n	800269c <er_oled_char+0x40>
    	position = 0x8000;
 8002692:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002696:	827b      	strh	r3, [r7, #18]
    	maxindex =16;
 8002698:	2310      	movs	r3, #16
 800269a:	747b      	strb	r3, [r7, #17]
    }

    for(i = 0;i<size;i++) {
 800269c:	2300      	movs	r3, #0
 800269e:	75fb      	strb	r3, [r7, #23]
 80026a0:	e0b1      	b.n	8002806 <er_oled_char+0x1aa>
        if(size == 12)
 80026a2:	793b      	ldrb	r3, [r7, #4]
 80026a4:	2b0c      	cmp	r3, #12
 80026a6:	d11d      	bne.n	80026e4 <er_oled_char+0x88>
        {
            if(mode)temp = Font1206[ch][i];
 80026a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00b      	beq.n	80026c8 <er_oled_char+0x6c>
 80026b0:	7bfa      	ldrb	r2, [r7, #15]
 80026b2:	7df9      	ldrb	r1, [r7, #23]
 80026b4:	4858      	ldr	r0, [pc, #352]	; (8002818 <er_oled_char+0x1bc>)
 80026b6:	4613      	mov	r3, r2
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	4413      	add	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4403      	add	r3, r0
 80026c0:	440b      	add	r3, r1
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	82bb      	strh	r3, [r7, #20]
 80026c6:	e06c      	b.n	80027a2 <er_oled_char+0x146>
            else temp = ~Font1206[ch][i];
 80026c8:	7bfa      	ldrb	r2, [r7, #15]
 80026ca:	7df9      	ldrb	r1, [r7, #23]
 80026cc:	4852      	ldr	r0, [pc, #328]	; (8002818 <er_oled_char+0x1bc>)
 80026ce:	4613      	mov	r3, r2
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4403      	add	r3, r0
 80026d8:	440b      	add	r3, r1
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	43db      	mvns	r3, r3
 80026e0:	82bb      	strh	r3, [r7, #20]
 80026e2:	e05e      	b.n	80027a2 <er_oled_char+0x146>
        }
        else if(size == 16)
 80026e4:	793b      	ldrb	r3, [r7, #4]
 80026e6:	2b10      	cmp	r3, #16
 80026e8:	d117      	bne.n	800271a <er_oled_char+0xbe>
        {
            if(mode)temp = Font1608[ch][i];
 80026ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d008      	beq.n	8002704 <er_oled_char+0xa8>
 80026f2:	7bfa      	ldrb	r2, [r7, #15]
 80026f4:	7dfb      	ldrb	r3, [r7, #23]
 80026f6:	4949      	ldr	r1, [pc, #292]	; (800281c <er_oled_char+0x1c0>)
 80026f8:	0112      	lsls	r2, r2, #4
 80026fa:	440a      	add	r2, r1
 80026fc:	4413      	add	r3, r2
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	82bb      	strh	r3, [r7, #20]
 8002702:	e04e      	b.n	80027a2 <er_oled_char+0x146>
            else temp = ~Font1608[ch][i];
 8002704:	7bfa      	ldrb	r2, [r7, #15]
 8002706:	7dfb      	ldrb	r3, [r7, #23]
 8002708:	4944      	ldr	r1, [pc, #272]	; (800281c <er_oled_char+0x1c0>)
 800270a:	0112      	lsls	r2, r2, #4
 800270c:	440a      	add	r2, r1
 800270e:	4413      	add	r3, r2
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	82bb      	strh	r3, [r7, #20]
 8002718:	e043      	b.n	80027a2 <er_oled_char+0x146>
        }
        else {
            if(mode) {
 800271a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800271e:	2b00      	cmp	r3, #0
 8002720:	d01c      	beq.n	800275c <er_oled_char+0x100>
            	temp = Font3216[ch - 16][2*i] << 8;
 8002722:	7bfb      	ldrb	r3, [r7, #15]
 8002724:	f1a3 0210 	sub.w	r2, r3, #16
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	493c      	ldr	r1, [pc, #240]	; (8002820 <er_oled_char+0x1c4>)
 800272e:	0192      	lsls	r2, r2, #6
 8002730:	440a      	add	r2, r1
 8002732:	4413      	add	r3, r2
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	b29b      	uxth	r3, r3
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	82bb      	strh	r3, [r7, #20]
                temp |= Font3216[ch-16][2*i + 1];
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	f1a3 0210 	sub.w	r2, r3, #16
 8002742:	7dfb      	ldrb	r3, [r7, #23]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	3301      	adds	r3, #1
 8002748:	4935      	ldr	r1, [pc, #212]	; (8002820 <er_oled_char+0x1c4>)
 800274a:	0192      	lsls	r2, r2, #6
 800274c:	440a      	add	r2, r1
 800274e:	4413      	add	r3, r2
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	b29a      	uxth	r2, r3
 8002754:	8abb      	ldrh	r3, [r7, #20]
 8002756:	4313      	orrs	r3, r2
 8002758:	82bb      	strh	r3, [r7, #20]
 800275a:	e022      	b.n	80027a2 <er_oled_char+0x146>
            }
            else {
            	temp = ~Font3216[ch - 16][2*i] << 8;
 800275c:	7bfb      	ldrb	r3, [r7, #15]
 800275e:	f1a3 0210 	sub.w	r2, r3, #16
 8002762:	7dfb      	ldrb	r3, [r7, #23]
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	492e      	ldr	r1, [pc, #184]	; (8002820 <er_oled_char+0x1c4>)
 8002768:	0192      	lsls	r2, r2, #6
 800276a:	440a      	add	r2, r1
 800276c:	4413      	add	r3, r2
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	b29b      	uxth	r3, r3
 8002772:	43db      	mvns	r3, r3
 8002774:	b29b      	uxth	r3, r3
 8002776:	021b      	lsls	r3, r3, #8
 8002778:	82bb      	strh	r3, [r7, #20]
            	temp |= ~Font3216[ch - 16][2*i + 1];
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	f1a3 0210 	sub.w	r2, r3, #16
 8002780:	7dfb      	ldrb	r3, [r7, #23]
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	3301      	adds	r3, #1
 8002786:	4926      	ldr	r1, [pc, #152]	; (8002820 <er_oled_char+0x1c4>)
 8002788:	0192      	lsls	r2, r2, #6
 800278a:	440a      	add	r2, r1
 800278c:	4413      	add	r3, r2
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	b29b      	uxth	r3, r3
 8002792:	43db      	mvns	r3, r3
 8002794:	b29b      	uxth	r3, r3
 8002796:	b21a      	sxth	r2, r3
 8002798:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800279c:	4313      	orrs	r3, r2
 800279e:	b21b      	sxth	r3, r3
 80027a0:	82bb      	strh	r3, [r7, #20]
            }
        }
        for(j =0;j<maxindex;j++)
 80027a2:	2300      	movs	r3, #0
 80027a4:	75bb      	strb	r3, [r7, #22]
 80027a6:	e027      	b.n	80027f8 <er_oled_char+0x19c>
        {
            if(temp & position) er_oled_pixel(x, y, 1, buffer);
 80027a8:	8aba      	ldrh	r2, [r7, #20]
 80027aa:	8a7b      	ldrh	r3, [r7, #18]
 80027ac:	4013      	ands	r3, r2
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d006      	beq.n	80027c2 <er_oled_char+0x166>
 80027b4:	79f8      	ldrb	r0, [r7, #7]
 80027b6:	79b9      	ldrb	r1, [r7, #6]
 80027b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ba:	2201      	movs	r2, #1
 80027bc:	f7ff fedb 	bl	8002576 <er_oled_pixel>
 80027c0:	e005      	b.n	80027ce <er_oled_char+0x172>
            else er_oled_pixel(x, y, 0, buffer);
 80027c2:	79f8      	ldrb	r0, [r7, #7]
 80027c4:	79b9      	ldrb	r1, [r7, #6]
 80027c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027c8:	2200      	movs	r2, #0
 80027ca:	f7ff fed4 	bl	8002576 <er_oled_pixel>
            temp <<= 1;
 80027ce:	8abb      	ldrh	r3, [r7, #20]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	82bb      	strh	r3, [r7, #20]
            y++;
 80027d4:	79bb      	ldrb	r3, [r7, #6]
 80027d6:	3301      	adds	r3, #1
 80027d8:	71bb      	strb	r3, [r7, #6]
            if((y-y0) == size)
 80027da:	79ba      	ldrb	r2, [r7, #6]
 80027dc:	7c3b      	ldrb	r3, [r7, #16]
 80027de:	1ad2      	subs	r2, r2, r3
 80027e0:	793b      	ldrb	r3, [r7, #4]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d105      	bne.n	80027f2 <er_oled_char+0x196>
            {
                y = y0;
 80027e6:	7c3b      	ldrb	r3, [r7, #16]
 80027e8:	71bb      	strb	r3, [r7, #6]
                x++;
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	3301      	adds	r3, #1
 80027ee:	71fb      	strb	r3, [r7, #7]
                break;
 80027f0:	e006      	b.n	8002800 <er_oled_char+0x1a4>
        for(j =0;j<maxindex;j++)
 80027f2:	7dbb      	ldrb	r3, [r7, #22]
 80027f4:	3301      	adds	r3, #1
 80027f6:	75bb      	strb	r3, [r7, #22]
 80027f8:	7dba      	ldrb	r2, [r7, #22]
 80027fa:	7c7b      	ldrb	r3, [r7, #17]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d3d3      	bcc.n	80027a8 <er_oled_char+0x14c>
    for(i = 0;i<size;i++) {
 8002800:	7dfb      	ldrb	r3, [r7, #23]
 8002802:	3301      	adds	r3, #1
 8002804:	75fb      	strb	r3, [r7, #23]
 8002806:	7dfa      	ldrb	r2, [r7, #23]
 8002808:	793b      	ldrb	r3, [r7, #4]
 800280a:	429a      	cmp	r2, r3
 800280c:	f4ff af49 	bcc.w	80026a2 <er_oled_char+0x46>
            }
        }
    }
}
 8002810:	bf00      	nop
 8002812:	371c      	adds	r7, #28
 8002814:	46bd      	mov	sp, r7
 8002816:	bd90      	pop	{r4, r7, pc}
 8002818:	08016a78 	.word	0x08016a78
 800281c:	08016eec 	.word	0x08016eec
 8002820:	080174dc 	.word	0x080174dc

08002824 <er_oled_string>:

void er_oled_string(uint8_t x, uint8_t y, const char *pString, uint8_t Size, uint8_t Mode, uint8_t* buffer)
{
 8002824:	b590      	push	{r4, r7, lr}
 8002826:	b085      	sub	sp, #20
 8002828:	af02      	add	r7, sp, #8
 800282a:	603a      	str	r2, [r7, #0]
 800282c:	461a      	mov	r2, r3
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
 8002832:	460b      	mov	r3, r1
 8002834:	71bb      	strb	r3, [r7, #6]
 8002836:	4613      	mov	r3, r2
 8002838:	717b      	strb	r3, [r7, #5]
    while (*pString != '\0') {
 800283a:	e02c      	b.n	8002896 <er_oled_string+0x72>
        if (x > (WIDTH - Size / 2)) {
 800283c:	79fa      	ldrb	r2, [r7, #7]
 800283e:	797b      	ldrb	r3, [r7, #5]
 8002840:	085b      	lsrs	r3, r3, #1
 8002842:	b2db      	uxtb	r3, r3
 8002844:	f1c3 0348 	rsb	r3, r3, #72	; 0x48
 8002848:	429a      	cmp	r2, r3
 800284a:	dd0f      	ble.n	800286c <er_oled_string+0x48>
            x = 0;
 800284c:	2300      	movs	r3, #0
 800284e:	71fb      	strb	r3, [r7, #7]
            y += Size;
 8002850:	79ba      	ldrb	r2, [r7, #6]
 8002852:	797b      	ldrb	r3, [r7, #5]
 8002854:	4413      	add	r3, r2
 8002856:	71bb      	strb	r3, [r7, #6]
            if (y > (HEIGHT - Size)) {
 8002858:	79ba      	ldrb	r2, [r7, #6]
 800285a:	797b      	ldrb	r3, [r7, #5]
 800285c:	f1c3 0328 	rsb	r3, r3, #40	; 0x28
 8002860:	429a      	cmp	r2, r3
 8002862:	dd03      	ble.n	800286c <er_oled_string+0x48>
                y = x = 0;
 8002864:	2300      	movs	r3, #0
 8002866:	71fb      	strb	r3, [r7, #7]
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	71bb      	strb	r3, [r7, #6]
            }
        }

        er_oled_char(x, y, *pString, Size, Mode, buffer);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	781a      	ldrb	r2, [r3, #0]
 8002870:	797c      	ldrb	r4, [r7, #5]
 8002872:	79b9      	ldrb	r1, [r7, #6]
 8002874:	79f8      	ldrb	r0, [r7, #7]
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	9301      	str	r3, [sp, #4]
 800287a:	7e3b      	ldrb	r3, [r7, #24]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	4623      	mov	r3, r4
 8002880:	f7ff feec 	bl	800265c <er_oled_char>
        x += Size / 2;
 8002884:	797b      	ldrb	r3, [r7, #5]
 8002886:	085b      	lsrs	r3, r3, #1
 8002888:	b2da      	uxtb	r2, r3
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	4413      	add	r3, r2
 800288e:	71fb      	strb	r3, [r7, #7]
        pString++;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	3301      	adds	r3, #1
 8002894:	603b      	str	r3, [r7, #0]
    while (*pString != '\0') {
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1ce      	bne.n	800283c <er_oled_string+0x18>
    }
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd90      	pop	{r4, r7, pc}

080028a6 <er_oled_display>:
		}
	}
}

void er_oled_display(uint8_t* pBuf)
{    uint8_t page,i;
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b084      	sub	sp, #16
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
    for (page = 0; page < PAGES; page++) {
 80028ae:	2300      	movs	r3, #0
 80028b0:	73fb      	strb	r3, [r7, #15]
 80028b2:	e029      	b.n	8002908 <er_oled_display+0x62>
        command(0xB0 + page);/* set page address */
 80028b4:	7bfb      	ldrb	r3, [r7, #15]
 80028b6:	3b50      	subs	r3, #80	; 0x50
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2100      	movs	r1, #0
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff fdbb 	bl	8002438 <I2C_Write_Byte>
        command(0x0c);   /* set low column address */
 80028c2:	2100      	movs	r1, #0
 80028c4:	200c      	movs	r0, #12
 80028c6:	f7ff fdb7 	bl	8002438 <I2C_Write_Byte>
        command(0x11);  /* set high column address */
 80028ca:	2100      	movs	r1, #0
 80028cc:	2011      	movs	r0, #17
 80028ce:	f7ff fdb3 	bl	8002438 <I2C_Write_Byte>
        for(i = 0; i< WIDTH; i++ ) {
 80028d2:	2300      	movs	r3, #0
 80028d4:	73bb      	strb	r3, [r7, #14]
 80028d6:	e011      	b.n	80028fc <er_oled_display+0x56>
          data(pBuf[i+page*WIDTH]);// write data one
 80028d8:	7bb9      	ldrb	r1, [r7, #14]
 80028da:	7bfa      	ldrb	r2, [r7, #15]
 80028dc:	4613      	mov	r3, r2
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	4413      	add	r3, r2
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	440b      	add	r3, r1
 80028e6:	461a      	mov	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4413      	add	r3, r2
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2140      	movs	r1, #64	; 0x40
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff fda1 	bl	8002438 <I2C_Write_Byte>
        for(i = 0; i< WIDTH; i++ ) {
 80028f6:	7bbb      	ldrb	r3, [r7, #14]
 80028f8:	3301      	adds	r3, #1
 80028fa:	73bb      	strb	r3, [r7, #14]
 80028fc:	7bbb      	ldrb	r3, [r7, #14]
 80028fe:	2b47      	cmp	r3, #71	; 0x47
 8002900:	d9ea      	bls.n	80028d8 <er_oled_display+0x32>
    for (page = 0; page < PAGES; page++) {
 8002902:	7bfb      	ldrb	r3, [r7, #15]
 8002904:	3301      	adds	r3, #1
 8002906:	73fb      	strb	r3, [r7, #15]
 8002908:	7bfb      	ldrb	r3, [r7, #15]
 800290a:	2b04      	cmp	r3, #4
 800290c:	d9d2      	bls.n	80028b4 <er_oled_display+0xe>
        }
    }
}
 800290e:	bf00      	nop
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <er_oled_time>:

void er_oled_time(const char *pString)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b0de      	sub	sp, #376	; 0x178
 800291a:	af02      	add	r7, sp, #8
 800291c:	1d3b      	adds	r3, r7, #4
 800291e:	6018      	str	r0, [r3, #0]
	uint8_t oled_buf[WIDTH * HEIGHT / 8];

	er_oled_clear(oled_buf);
 8002920:	f107 0308 	add.w	r3, r7, #8
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fe0d 	bl	8002544 <er_oled_clear>
    er_oled_char( 0, 4, *pString++,  32, 1, oled_buf);
 800292a:	1d3b      	adds	r3, r7, #4
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	1d3a      	adds	r2, r7, #4
 8002930:	1c59      	adds	r1, r3, #1
 8002932:	6011      	str	r1, [r2, #0]
 8002934:	781a      	ldrb	r2, [r3, #0]
 8002936:	f107 0308 	add.w	r3, r7, #8
 800293a:	9301      	str	r3, [sp, #4]
 800293c:	2301      	movs	r3, #1
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	2320      	movs	r3, #32
 8002942:	2104      	movs	r1, #4
 8002944:	2000      	movs	r0, #0
 8002946:	f7ff fe89 	bl	800265c <er_oled_char>
    er_oled_char(16, 4, *pString++ , 32, 1, oled_buf);
 800294a:	1d3b      	adds	r3, r7, #4
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	1d3a      	adds	r2, r7, #4
 8002950:	1c59      	adds	r1, r3, #1
 8002952:	6011      	str	r1, [r2, #0]
 8002954:	781a      	ldrb	r2, [r3, #0]
 8002956:	f107 0308 	add.w	r3, r7, #8
 800295a:	9301      	str	r3, [sp, #4]
 800295c:	2301      	movs	r3, #1
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	2320      	movs	r3, #32
 8002962:	2104      	movs	r1, #4
 8002964:	2010      	movs	r0, #16
 8002966:	f7ff fe79 	bl	800265c <er_oled_char>
    er_oled_char(40, 4, *pString++ , 32, 1, oled_buf);
 800296a:	1d3b      	adds	r3, r7, #4
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	1d3a      	adds	r2, r7, #4
 8002970:	1c59      	adds	r1, r3, #1
 8002972:	6011      	str	r1, [r2, #0]
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	f107 0308 	add.w	r3, r7, #8
 800297a:	9301      	str	r3, [sp, #4]
 800297c:	2301      	movs	r3, #1
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2320      	movs	r3, #32
 8002982:	2104      	movs	r1, #4
 8002984:	2028      	movs	r0, #40	; 0x28
 8002986:	f7ff fe69 	bl	800265c <er_oled_char>
    er_oled_char(56, 4, *pString   , 32, 1, oled_buf);
 800298a:	1d3b      	adds	r3, r7, #4
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	781a      	ldrb	r2, [r3, #0]
 8002990:	f107 0308 	add.w	r3, r7, #8
 8002994:	9301      	str	r3, [sp, #4]
 8002996:	2301      	movs	r3, #1
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	2320      	movs	r3, #32
 800299c:	2104      	movs	r1, #4
 800299e:	2038      	movs	r0, #56	; 0x38
 80029a0:	f7ff fe5c 	bl	800265c <er_oled_char>

    er_oled_pixel(36, 12, 1, oled_buf);
 80029a4:	f107 0308 	add.w	r3, r7, #8
 80029a8:	2201      	movs	r2, #1
 80029aa:	210c      	movs	r1, #12
 80029ac:	2024      	movs	r0, #36	; 0x24
 80029ae:	f7ff fde2 	bl	8002576 <er_oled_pixel>
	er_oled_pixel(36, 13, 1, oled_buf);
 80029b2:	f107 0308 	add.w	r3, r7, #8
 80029b6:	2201      	movs	r2, #1
 80029b8:	210d      	movs	r1, #13
 80029ba:	2024      	movs	r0, #36	; 0x24
 80029bc:	f7ff fddb 	bl	8002576 <er_oled_pixel>
	er_oled_pixel(36, 14, 1, oled_buf);
 80029c0:	f107 0308 	add.w	r3, r7, #8
 80029c4:	2201      	movs	r2, #1
 80029c6:	210e      	movs	r1, #14
 80029c8:	2024      	movs	r0, #36	; 0x24
 80029ca:	f7ff fdd4 	bl	8002576 <er_oled_pixel>
	er_oled_pixel(36, 28, 1, oled_buf);
 80029ce:	f107 0308 	add.w	r3, r7, #8
 80029d2:	2201      	movs	r2, #1
 80029d4:	211c      	movs	r1, #28
 80029d6:	2024      	movs	r0, #36	; 0x24
 80029d8:	f7ff fdcd 	bl	8002576 <er_oled_pixel>
	er_oled_pixel(36, 27, 1, oled_buf);
 80029dc:	f107 0308 	add.w	r3, r7, #8
 80029e0:	2201      	movs	r2, #1
 80029e2:	211b      	movs	r1, #27
 80029e4:	2024      	movs	r0, #36	; 0x24
 80029e6:	f7ff fdc6 	bl	8002576 <er_oled_pixel>
	er_oled_pixel(36, 26, 1, oled_buf);
 80029ea:	f107 0308 	add.w	r3, r7, #8
 80029ee:	2201      	movs	r2, #1
 80029f0:	211a      	movs	r1, #26
 80029f2:	2024      	movs	r0, #36	; 0x24
 80029f4:	f7ff fdbf 	bl	8002576 <er_oled_pixel>

	er_oled_display(oled_buf);
 80029f8:	f107 0308 	add.w	r3, r7, #8
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff ff52 	bl	80028a6 <er_oled_display>
}
 8002a02:	bf00      	nop
 8002a04:	f507 77b8 	add.w	r7, r7, #368	; 0x170
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <er_oled_print_2digit>:

void er_oled_print_2digit(int value){
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b0e0      	sub	sp, #384	; 0x180
 8002a10:	af02      	add	r7, sp, #8
 8002a12:	1d3b      	adds	r3, r7, #4
 8002a14:	6018      	str	r0, [r3, #0]
  uint8_t oled_buf[WIDTH * HEIGHT / 8] = {0};
 8002a16:	f107 030c 	add.w	r3, r7, #12
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002a20:	461a      	mov	r2, r3
 8002a22:	2100      	movs	r1, #0
 8002a24:	f00f fc85 	bl	8012332 <memset>
  char c = (char) ( ((int) '0') + (value % 10));
 8002a28:	1d3b      	adds	r3, r7, #4
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	4b1e      	ldr	r3, [pc, #120]	; (8002aa8 <er_oled_print_2digit+0x9c>)
 8002a2e:	fb83 1302 	smull	r1, r3, r3, r2
 8002a32:	1099      	asrs	r1, r3, #2
 8002a34:	17d3      	asrs	r3, r2, #31
 8002a36:	1ac9      	subs	r1, r1, r3
 8002a38:	460b      	mov	r3, r1
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	1ad1      	subs	r1, r2, r3
 8002a42:	b2cb      	uxtb	r3, r1
 8002a44:	3330      	adds	r3, #48	; 0x30
 8002a46:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  char d = (char) ( ((int) '0') + (value / 10));
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a16      	ldr	r2, [pc, #88]	; (8002aa8 <er_oled_print_2digit+0x9c>)
 8002a50:	fb82 1203 	smull	r1, r2, r2, r3
 8002a54:	1092      	asrs	r2, r2, #2
 8002a56:	17db      	asrs	r3, r3, #31
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	3330      	adds	r3, #48	; 0x30
 8002a5e:	f887 3176 	strb.w	r3, [r7, #374]	; 0x176
  er_oled_char(27, 14, d, 12, 1, oled_buf);
 8002a62:	f897 2176 	ldrb.w	r2, [r7, #374]	; 0x176
 8002a66:	f107 030c 	add.w	r3, r7, #12
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	230c      	movs	r3, #12
 8002a72:	210e      	movs	r1, #14
 8002a74:	201b      	movs	r0, #27
 8002a76:	f7ff fdf1 	bl	800265c <er_oled_char>
  er_oled_char(36, 14, c, 12, 1, oled_buf);
 8002a7a:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
 8002a7e:	f107 030c 	add.w	r3, r7, #12
 8002a82:	9301      	str	r3, [sp, #4]
 8002a84:	2301      	movs	r3, #1
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	230c      	movs	r3, #12
 8002a8a:	210e      	movs	r1, #14
 8002a8c:	2024      	movs	r0, #36	; 0x24
 8002a8e:	f7ff fde5 	bl	800265c <er_oled_char>
  er_oled_display(oled_buf);
 8002a92:	f107 030c 	add.w	r3, r7, #12
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff ff05 	bl	80028a6 <er_oled_display>

}
 8002a9c:	bf00      	nop
 8002a9e:	f507 77bc 	add.w	r7, r7, #376	; 0x178
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	66666667 	.word	0x66666667

08002aac <vPortSuppressTicksAndSleep>:
 *
 * @param: xExpectedIdleTime is given in number of FreeRTOS Ticks
 * @retval: None
 */
void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]

    /* Exit with interrUpts enabled. */
    __enable_irq();
  }
#endif
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_EXTI_EnableIT_0_31>:
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002ac8:	4b06      	ldr	r3, [pc, #24]	; (8002ae4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002aca:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002ace:	4905      	ldr	r1, [pc, #20]	; (8002ae4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	58000800 	.word	0x58000800

08002ae8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002af0:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	4904      	ldr	r1, [pc, #16]	; (8002b08 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	600b      	str	r3, [r1, #0]
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	58000800 	.word	0x58000800

08002b0c <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b12:	4b0d      	ldr	r3, [pc, #52]	; (8002b48 <ReadRtcSsrValue+0x3c>)
 8002b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <ReadRtcSsrValue+0x3c>)
 8002b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8002b22:	e005      	b.n	8002b30 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002b28:	4b07      	ldr	r3, [pc, #28]	; (8002b48 <ReadRtcSsrValue+0x3c>)
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d1f5      	bne.n	8002b24 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8002b38:	683b      	ldr	r3, [r7, #0]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40002800 	.word	0x40002800

08002b4c <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	460a      	mov	r2, r1
 8002b56:	71fb      	strb	r3, [r7, #7]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8002b5c:	79ba      	ldrb	r2, [r7, #6]
 8002b5e:	491d      	ldr	r1, [pc, #116]	; (8002bd4 <LinkTimerAfter+0x88>)
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	440b      	add	r3, r1
 8002b6a:	3315      	adds	r3, #21
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
 8002b72:	2b06      	cmp	r3, #6
 8002b74:	d009      	beq.n	8002b8a <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8002b76:	7bfa      	ldrb	r2, [r7, #15]
 8002b78:	4916      	ldr	r1, [pc, #88]	; (8002bd4 <LinkTimerAfter+0x88>)
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	4413      	add	r3, r2
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	440b      	add	r3, r1
 8002b84:	3314      	adds	r3, #20
 8002b86:	79fa      	ldrb	r2, [r7, #7]
 8002b88:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8002b8a:	79fa      	ldrb	r2, [r7, #7]
 8002b8c:	4911      	ldr	r1, [pc, #68]	; (8002bd4 <LinkTimerAfter+0x88>)
 8002b8e:	4613      	mov	r3, r2
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	4413      	add	r3, r2
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	440b      	add	r3, r1
 8002b98:	3315      	adds	r3, #21
 8002b9a:	7bfa      	ldrb	r2, [r7, #15]
 8002b9c:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002b9e:	79fa      	ldrb	r2, [r7, #7]
 8002ba0:	490c      	ldr	r1, [pc, #48]	; (8002bd4 <LinkTimerAfter+0x88>)
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	4413      	add	r3, r2
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	440b      	add	r3, r1
 8002bac:	3314      	adds	r3, #20
 8002bae:	79ba      	ldrb	r2, [r7, #6]
 8002bb0:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8002bb2:	79ba      	ldrb	r2, [r7, #6]
 8002bb4:	4907      	ldr	r1, [pc, #28]	; (8002bd4 <LinkTimerAfter+0x88>)
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	4413      	add	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	440b      	add	r3, r1
 8002bc0:	3315      	adds	r3, #21
 8002bc2:	79fa      	ldrb	r2, [r7, #7]
 8002bc4:	701a      	strb	r2, [r3, #0]

  return;
 8002bc6:	bf00      	nop
}
 8002bc8:	3714      	adds	r7, #20
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	200002c8 	.word	0x200002c8

08002bd8 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	460a      	mov	r2, r1
 8002be2:	71fb      	strb	r3, [r7, #7]
 8002be4:	4613      	mov	r3, r2
 8002be6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8002be8:	4b29      	ldr	r3, [pc, #164]	; (8002c90 <LinkTimerBefore+0xb8>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	79ba      	ldrb	r2, [r7, #6]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d032      	beq.n	8002c5a <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8002bf4:	79ba      	ldrb	r2, [r7, #6]
 8002bf6:	4927      	ldr	r1, [pc, #156]	; (8002c94 <LinkTimerBefore+0xbc>)
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	4413      	add	r3, r2
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	440b      	add	r3, r1
 8002c02:	3314      	adds	r3, #20
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8002c08:	7bfa      	ldrb	r2, [r7, #15]
 8002c0a:	4922      	ldr	r1, [pc, #136]	; (8002c94 <LinkTimerBefore+0xbc>)
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	4413      	add	r3, r2
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	440b      	add	r3, r1
 8002c16:	3315      	adds	r3, #21
 8002c18:	79fa      	ldrb	r2, [r7, #7]
 8002c1a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002c1c:	79fa      	ldrb	r2, [r7, #7]
 8002c1e:	491d      	ldr	r1, [pc, #116]	; (8002c94 <LinkTimerBefore+0xbc>)
 8002c20:	4613      	mov	r3, r2
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	4413      	add	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	440b      	add	r3, r1
 8002c2a:	3315      	adds	r3, #21
 8002c2c:	79ba      	ldrb	r2, [r7, #6]
 8002c2e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8002c30:	79fa      	ldrb	r2, [r7, #7]
 8002c32:	4918      	ldr	r1, [pc, #96]	; (8002c94 <LinkTimerBefore+0xbc>)
 8002c34:	4613      	mov	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	4413      	add	r3, r2
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	440b      	add	r3, r1
 8002c3e:	3314      	adds	r3, #20
 8002c40:	7bfa      	ldrb	r2, [r7, #15]
 8002c42:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002c44:	79ba      	ldrb	r2, [r7, #6]
 8002c46:	4913      	ldr	r1, [pc, #76]	; (8002c94 <LinkTimerBefore+0xbc>)
 8002c48:	4613      	mov	r3, r2
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	4413      	add	r3, r2
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	440b      	add	r3, r1
 8002c52:	3314      	adds	r3, #20
 8002c54:	79fa      	ldrb	r2, [r7, #7]
 8002c56:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8002c58:	e014      	b.n	8002c84 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8002c5a:	79fa      	ldrb	r2, [r7, #7]
 8002c5c:	490d      	ldr	r1, [pc, #52]	; (8002c94 <LinkTimerBefore+0xbc>)
 8002c5e:	4613      	mov	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	4413      	add	r3, r2
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	440b      	add	r3, r1
 8002c68:	3315      	adds	r3, #21
 8002c6a:	79ba      	ldrb	r2, [r7, #6]
 8002c6c:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002c6e:	79ba      	ldrb	r2, [r7, #6]
 8002c70:	4908      	ldr	r1, [pc, #32]	; (8002c94 <LinkTimerBefore+0xbc>)
 8002c72:	4613      	mov	r3, r2
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	4413      	add	r3, r2
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	440b      	add	r3, r1
 8002c7c:	3314      	adds	r3, #20
 8002c7e:	79fa      	ldrb	r2, [r7, #7]
 8002c80:	701a      	strb	r2, [r3, #0]
  return;
 8002c82:	bf00      	nop
}
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	20000358 	.word	0x20000358
 8002c94:	200002c8 	.word	0x200002c8

08002c98 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002ca2:	4b4e      	ldr	r3, [pc, #312]	; (8002ddc <linkTimer+0x144>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2b06      	cmp	r3, #6
 8002caa:	d118      	bne.n	8002cde <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002cac:	4b4b      	ldr	r3, [pc, #300]	; (8002ddc <linkTimer+0x144>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	4b4b      	ldr	r3, [pc, #300]	; (8002de0 <linkTimer+0x148>)
 8002cb4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8002cb6:	4a49      	ldr	r2, [pc, #292]	; (8002ddc <linkTimer+0x144>)
 8002cb8:	79fb      	ldrb	r3, [r7, #7]
 8002cba:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002cbc:	79fa      	ldrb	r2, [r7, #7]
 8002cbe:	4949      	ldr	r1, [pc, #292]	; (8002de4 <linkTimer+0x14c>)
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	4413      	add	r3, r2
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	440b      	add	r3, r1
 8002cca:	3315      	adds	r3, #21
 8002ccc:	2206      	movs	r2, #6
 8002cce:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002cd0:	4b45      	ldr	r3, [pc, #276]	; (8002de8 <linkTimer+0x150>)
 8002cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd6:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	81fb      	strh	r3, [r7, #14]
 8002cdc:	e078      	b.n	8002dd0 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8002cde:	f000 f909 	bl	8002ef4 <ReturnTimeElapsed>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8002ce6:	79fa      	ldrb	r2, [r7, #7]
 8002ce8:	493e      	ldr	r1, [pc, #248]	; (8002de4 <linkTimer+0x14c>)
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	440b      	add	r3, r1
 8002cf4:	3308      	adds	r3, #8
 8002cf6:	6819      	ldr	r1, [r3, #0]
 8002cf8:	89fb      	ldrh	r3, [r7, #14]
 8002cfa:	79fa      	ldrb	r2, [r7, #7]
 8002cfc:	4419      	add	r1, r3
 8002cfe:	4839      	ldr	r0, [pc, #228]	; (8002de4 <linkTimer+0x14c>)
 8002d00:	4613      	mov	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	4413      	add	r3, r2
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4403      	add	r3, r0
 8002d0a:	3308      	adds	r3, #8
 8002d0c:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8002d0e:	79fa      	ldrb	r2, [r7, #7]
 8002d10:	4934      	ldr	r1, [pc, #208]	; (8002de4 <linkTimer+0x14c>)
 8002d12:	4613      	mov	r3, r2
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	4413      	add	r3, r2
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	440b      	add	r3, r1
 8002d1c:	3308      	adds	r3, #8
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8002d22:	4b2e      	ldr	r3, [pc, #184]	; (8002ddc <linkTimer+0x144>)
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4a2e      	ldr	r2, [pc, #184]	; (8002de4 <linkTimer+0x14c>)
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	440b      	add	r3, r1
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	4413      	add	r3, r2
 8002d36:	3308      	adds	r3, #8
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d337      	bcc.n	8002db0 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8002d40:	4b26      	ldr	r3, [pc, #152]	; (8002ddc <linkTimer+0x144>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8002d46:	7b7a      	ldrb	r2, [r7, #13]
 8002d48:	4926      	ldr	r1, [pc, #152]	; (8002de4 <linkTimer+0x14c>)
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	4413      	add	r3, r2
 8002d50:	00db      	lsls	r3, r3, #3
 8002d52:	440b      	add	r3, r1
 8002d54:	3315      	adds	r3, #21
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002d5a:	e013      	b.n	8002d84 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8002d5c:	7b7a      	ldrb	r2, [r7, #13]
 8002d5e:	4921      	ldr	r1, [pc, #132]	; (8002de4 <linkTimer+0x14c>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	440b      	add	r3, r1
 8002d6a:	3315      	adds	r3, #21
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8002d70:	7b7a      	ldrb	r2, [r7, #13]
 8002d72:	491c      	ldr	r1, [pc, #112]	; (8002de4 <linkTimer+0x14c>)
 8002d74:	4613      	mov	r3, r2
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	4413      	add	r3, r2
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	440b      	add	r3, r1
 8002d7e:	3315      	adds	r3, #21
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002d84:	7b3b      	ldrb	r3, [r7, #12]
 8002d86:	2b06      	cmp	r3, #6
 8002d88:	d00b      	beq.n	8002da2 <linkTimer+0x10a>
 8002d8a:	7b3a      	ldrb	r2, [r7, #12]
 8002d8c:	4915      	ldr	r1, [pc, #84]	; (8002de4 <linkTimer+0x14c>)
 8002d8e:	4613      	mov	r3, r2
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	4413      	add	r3, r2
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	440b      	add	r3, r1
 8002d98:	3308      	adds	r3, #8
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d2dc      	bcs.n	8002d5c <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002da2:	7b7a      	ldrb	r2, [r7, #13]
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	4611      	mov	r1, r2
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff fecf 	bl	8002b4c <LinkTimerAfter>
 8002dae:	e00f      	b.n	8002dd0 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8002db0:	4b0a      	ldr	r3, [pc, #40]	; (8002ddc <linkTimer+0x144>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	4611      	mov	r1, r2
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff ff0c 	bl	8002bd8 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8002dc0:	4b06      	ldr	r3, [pc, #24]	; (8002ddc <linkTimer+0x144>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <linkTimer+0x148>)
 8002dc8:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8002dca:	4a04      	ldr	r2, [pc, #16]	; (8002ddc <linkTimer+0x144>)
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8002dd0:	89fb      	ldrh	r3, [r7, #14]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20000358 	.word	0x20000358
 8002de0:	20000359 	.word	0x20000359
 8002de4:	200002c8 	.word	0x200002c8
 8002de8:	2000035c 	.word	0x2000035c

08002dec <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	460a      	mov	r2, r1
 8002df6:	71fb      	strb	r3, [r7, #7]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002dfc:	4b39      	ldr	r3, [pc, #228]	; (8002ee4 <UnlinkTimer+0xf8>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	79fa      	ldrb	r2, [r7, #7]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d111      	bne.n	8002e2c <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002e08:	4b36      	ldr	r3, [pc, #216]	; (8002ee4 <UnlinkTimer+0xf8>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	b2da      	uxtb	r2, r3
 8002e0e:	4b36      	ldr	r3, [pc, #216]	; (8002ee8 <UnlinkTimer+0xfc>)
 8002e10:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8002e12:	79fa      	ldrb	r2, [r7, #7]
 8002e14:	4935      	ldr	r1, [pc, #212]	; (8002eec <UnlinkTimer+0x100>)
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	440b      	add	r3, r1
 8002e20:	3315      	adds	r3, #21
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	4b2f      	ldr	r3, [pc, #188]	; (8002ee4 <UnlinkTimer+0xf8>)
 8002e28:	701a      	strb	r2, [r3, #0]
 8002e2a:	e03e      	b.n	8002eaa <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002e2c:	79fa      	ldrb	r2, [r7, #7]
 8002e2e:	492f      	ldr	r1, [pc, #188]	; (8002eec <UnlinkTimer+0x100>)
 8002e30:	4613      	mov	r3, r2
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	4413      	add	r3, r2
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	440b      	add	r3, r1
 8002e3a:	3314      	adds	r3, #20
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8002e40:	79fa      	ldrb	r2, [r7, #7]
 8002e42:	492a      	ldr	r1, [pc, #168]	; (8002eec <UnlinkTimer+0x100>)
 8002e44:	4613      	mov	r3, r2
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	4413      	add	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	440b      	add	r3, r1
 8002e4e:	3315      	adds	r3, #21
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002e54:	79f9      	ldrb	r1, [r7, #7]
 8002e56:	7bfa      	ldrb	r2, [r7, #15]
 8002e58:	4824      	ldr	r0, [pc, #144]	; (8002eec <UnlinkTimer+0x100>)
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	440b      	add	r3, r1
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	4403      	add	r3, r0
 8002e64:	3315      	adds	r3, #21
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	b2d8      	uxtb	r0, r3
 8002e6a:	4920      	ldr	r1, [pc, #128]	; (8002eec <UnlinkTimer+0x100>)
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	4413      	add	r3, r2
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	440b      	add	r3, r1
 8002e76:	3315      	adds	r3, #21
 8002e78:	4602      	mov	r2, r0
 8002e7a:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002e7c:	7bbb      	ldrb	r3, [r7, #14]
 8002e7e:	2b06      	cmp	r3, #6
 8002e80:	d013      	beq.n	8002eaa <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002e82:	79f9      	ldrb	r1, [r7, #7]
 8002e84:	7bba      	ldrb	r2, [r7, #14]
 8002e86:	4819      	ldr	r0, [pc, #100]	; (8002eec <UnlinkTimer+0x100>)
 8002e88:	460b      	mov	r3, r1
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	440b      	add	r3, r1
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	4403      	add	r3, r0
 8002e92:	3314      	adds	r3, #20
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	b2d8      	uxtb	r0, r3
 8002e98:	4914      	ldr	r1, [pc, #80]	; (8002eec <UnlinkTimer+0x100>)
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4413      	add	r3, r2
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	440b      	add	r3, r1
 8002ea4:	3314      	adds	r3, #20
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8002eaa:	79fa      	ldrb	r2, [r7, #7]
 8002eac:	490f      	ldr	r1, [pc, #60]	; (8002eec <UnlinkTimer+0x100>)
 8002eae:	4613      	mov	r3, r2
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4413      	add	r3, r2
 8002eb4:	00db      	lsls	r3, r3, #3
 8002eb6:	440b      	add	r3, r1
 8002eb8:	330c      	adds	r3, #12
 8002eba:	2201      	movs	r2, #1
 8002ebc:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8002ebe:	4b09      	ldr	r3, [pc, #36]	; (8002ee4 <UnlinkTimer+0xf8>)
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b06      	cmp	r3, #6
 8002ec6:	d107      	bne.n	8002ed8 <UnlinkTimer+0xec>
 8002ec8:	79bb      	ldrb	r3, [r7, #6]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d104      	bne.n	8002ed8 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002ece:	4b08      	ldr	r3, [pc, #32]	; (8002ef0 <UnlinkTimer+0x104>)
 8002ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed4:	601a      	str	r2, [r3, #0]
  }

  return;
 8002ed6:	bf00      	nop
 8002ed8:	bf00      	nop
}
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr
 8002ee4:	20000358 	.word	0x20000358
 8002ee8:	20000359 	.word	0x20000359
 8002eec:	200002c8 	.word	0x200002c8
 8002ef0:	2000035c 	.word	0x2000035c

08002ef4 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8002efa:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <ReturnTimeElapsed+0x70>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f02:	d026      	beq.n	8002f52 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002f04:	f7ff fe02 	bl	8002b0c <ReadRtcSsrValue>
 8002f08:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8002f0a:	4b16      	ldr	r3, [pc, #88]	; (8002f64 <ReturnTimeElapsed+0x70>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d805      	bhi.n	8002f20 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002f14:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <ReturnTimeElapsed+0x70>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	607b      	str	r3, [r7, #4]
 8002f1e:	e00a      	b.n	8002f36 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <ReturnTimeElapsed+0x74>)
 8002f22:	881b      	ldrh	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002f2c:	4b0d      	ldr	r3, [pc, #52]	; (8002f64 <ReturnTimeElapsed+0x70>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	4413      	add	r3, r2
 8002f34:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002f36:	4b0d      	ldr	r3, [pc, #52]	; (8002f6c <ReturnTimeElapsed+0x78>)
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	fb02 f303 	mul.w	r3, r2, r3
 8002f42:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002f44:	4b0a      	ldr	r3, [pc, #40]	; (8002f70 <ReturnTimeElapsed+0x7c>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	40d3      	lsrs	r3, r2
 8002f4e:	607b      	str	r3, [r7, #4]
 8002f50:	e001      	b.n	8002f56 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	b29b      	uxth	r3, r3
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	2000035c 	.word	0x2000035c
 8002f68:	200003e6 	.word	0x200003e6
 8002f6c:	200003e5 	.word	0x200003e5
 8002f70:	200003e4 	.word	0x200003e4

08002f74 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d108      	bne.n	8002f96 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002f84:	f7ff fdc2 	bl	8002b0c <ReadRtcSsrValue>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	4b24      	ldr	r3, [pc, #144]	; (800301c <RestartWakeupCounter+0xa8>)
 8002f8c:	601a      	str	r2, [r3, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002f8e:	2003      	movs	r0, #3
 8002f90:	f003 fa14 	bl	80063bc <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002f94:	e03e      	b.n	8003014 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8002f96:	88fb      	ldrh	r3, [r7, #6]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d803      	bhi.n	8002fa4 <RestartWakeupCounter+0x30>
 8002f9c:	4b20      	ldr	r3, [pc, #128]	; (8003020 <RestartWakeupCounter+0xac>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d002      	beq.n	8002faa <RestartWakeupCounter+0x36>
      Value -= 1;
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8002faa:	bf00      	nop
 8002fac:	4b1d      	ldr	r3, [pc, #116]	; (8003024 <RestartWakeupCounter+0xb0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0f7      	beq.n	8002fac <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002fbc:	4b19      	ldr	r3, [pc, #100]	; (8003024 <RestartWakeupCounter+0xb0>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	4b17      	ldr	r3, [pc, #92]	; (8003024 <RestartWakeupCounter+0xb0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002fd0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002fd2:	4b15      	ldr	r3, [pc, #84]	; (8003028 <RestartWakeupCounter+0xb4>)
 8002fd4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002fd8:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002fda:	2003      	movs	r0, #3
 8002fdc:	f003 f9fc 	bl	80063d8 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <RestartWakeupCounter+0xb8>)
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	041b      	lsls	r3, r3, #16
 8002fe8:	88fa      	ldrh	r2, [r7, #6]
 8002fea:	4910      	ldr	r1, [pc, #64]	; (800302c <RestartWakeupCounter+0xb8>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002ff0:	f7ff fd8c 	bl	8002b0c <ReadRtcSsrValue>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b09      	ldr	r3, [pc, #36]	; (800301c <RestartWakeupCounter+0xa8>)
 8002ff8:	601a      	str	r2, [r3, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <RestartWakeupCounter+0xb0>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	4b08      	ldr	r3, [pc, #32]	; (8003024 <RestartWakeupCounter+0xb0>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800300c:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 800300e:	f3af 8000 	nop.w
  return ;
 8003012:	bf00      	nop
}
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	2000035c 	.word	0x2000035c
 8003020:	200003e4 	.word	0x200003e4
 8003024:	200003e0 	.word	0x200003e0
 8003028:	58000800 	.word	0x58000800
 800302c:	40002800 	.word	0x40002800

08003030 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8003036:	4b47      	ldr	r3, [pc, #284]	; (8003154 <RescheduleTimerList+0x124>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003042:	d108      	bne.n	8003056 <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8003044:	bf00      	nop
 8003046:	4b44      	ldr	r3, [pc, #272]	; (8003158 <RescheduleTimerList+0x128>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f003 0304 	and.w	r3, r3, #4
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1f7      	bne.n	8003046 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8003056:	4b40      	ldr	r3, [pc, #256]	; (8003158 <RescheduleTimerList+0x128>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	4b3e      	ldr	r3, [pc, #248]	; (8003158 <RescheduleTimerList+0x128>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003068:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 800306a:	4b3c      	ldr	r3, [pc, #240]	; (800315c <RescheduleTimerList+0x12c>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8003070:	7bfa      	ldrb	r2, [r7, #15]
 8003072:	493b      	ldr	r1, [pc, #236]	; (8003160 <RescheduleTimerList+0x130>)
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	440b      	add	r3, r1
 800307e:	3308      	adds	r3, #8
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8003084:	f7ff ff36 	bl	8002ef4 <ReturnTimeElapsed>
 8003088:	4603      	mov	r3, r0
 800308a:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	429a      	cmp	r2, r3
 8003092:	d205      	bcs.n	80030a0 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8003098:	4b32      	ldr	r3, [pc, #200]	; (8003164 <RescheduleTimerList+0x134>)
 800309a:	2201      	movs	r2, #1
 800309c:	701a      	strb	r2, [r3, #0]
 800309e:	e04d      	b.n	800313c <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80030a0:	88fb      	ldrh	r3, [r7, #6]
 80030a2:	4a31      	ldr	r2, [pc, #196]	; (8003168 <RescheduleTimerList+0x138>)
 80030a4:	8812      	ldrh	r2, [r2, #0]
 80030a6:	b292      	uxth	r2, r2
 80030a8:	4413      	add	r3, r2
 80030aa:	461a      	mov	r2, r3
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d906      	bls.n	80030c0 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 80030b2:	4b2d      	ldr	r3, [pc, #180]	; (8003168 <RescheduleTimerList+0x138>)
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 80030b8:	4b2a      	ldr	r3, [pc, #168]	; (8003164 <RescheduleTimerList+0x134>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	701a      	strb	r2, [r3, #0]
 80030be:	e03d      	b.n	800313c <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	88fb      	ldrh	r3, [r7, #6]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80030ca:	4b26      	ldr	r3, [pc, #152]	; (8003164 <RescheduleTimerList+0x134>)
 80030cc:	2201      	movs	r2, #1
 80030ce:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80030d0:	e034      	b.n	800313c <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80030d2:	7bfa      	ldrb	r2, [r7, #15]
 80030d4:	4922      	ldr	r1, [pc, #136]	; (8003160 <RescheduleTimerList+0x130>)
 80030d6:	4613      	mov	r3, r2
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	4413      	add	r3, r2
 80030dc:	00db      	lsls	r3, r3, #3
 80030de:	440b      	add	r3, r1
 80030e0:	3308      	adds	r3, #8
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d20a      	bcs.n	8003100 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 80030ea:	7bfa      	ldrb	r2, [r7, #15]
 80030ec:	491c      	ldr	r1, [pc, #112]	; (8003160 <RescheduleTimerList+0x130>)
 80030ee:	4613      	mov	r3, r2
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	4413      	add	r3, r2
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	440b      	add	r3, r1
 80030f8:	3308      	adds	r3, #8
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	e013      	b.n	8003128 <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8003100:	7bfa      	ldrb	r2, [r7, #15]
 8003102:	4917      	ldr	r1, [pc, #92]	; (8003160 <RescheduleTimerList+0x130>)
 8003104:	4613      	mov	r3, r2
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	4413      	add	r3, r2
 800310a:	00db      	lsls	r3, r3, #3
 800310c:	440b      	add	r3, r1
 800310e:	3308      	adds	r3, #8
 8003110:	6819      	ldr	r1, [r3, #0]
 8003112:	88fb      	ldrh	r3, [r7, #6]
 8003114:	7bfa      	ldrb	r2, [r7, #15]
 8003116:	1ac9      	subs	r1, r1, r3
 8003118:	4811      	ldr	r0, [pc, #68]	; (8003160 <RescheduleTimerList+0x130>)
 800311a:	4613      	mov	r3, r2
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	4413      	add	r3, r2
 8003120:	00db      	lsls	r3, r3, #3
 8003122:	4403      	add	r3, r0
 8003124:	3308      	adds	r3, #8
 8003126:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8003128:	7bfa      	ldrb	r2, [r7, #15]
 800312a:	490d      	ldr	r1, [pc, #52]	; (8003160 <RescheduleTimerList+0x130>)
 800312c:	4613      	mov	r3, r2
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	4413      	add	r3, r2
 8003132:	00db      	lsls	r3, r3, #3
 8003134:	440b      	add	r3, r1
 8003136:	3315      	adds	r3, #21
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800313c:	7bfb      	ldrb	r3, [r7, #15]
 800313e:	2b06      	cmp	r3, #6
 8003140:	d1c7      	bne.n	80030d2 <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8003142:	89bb      	ldrh	r3, [r7, #12]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff ff15 	bl	8002f74 <RestartWakeupCounter>

  return ;
 800314a:	bf00      	nop
}
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40002800 	.word	0x40002800
 8003158:	200003e0 	.word	0x200003e0
 800315c:	20000358 	.word	0x20000358
 8003160:	200002c8 	.word	0x200002c8
 8003164:	20000360 	.word	0x20000360
 8003168:	200003e8 	.word	0x200003e8

0800316c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08a      	sub	sp, #40	; 0x28
 8003170:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003172:	f3ef 8310 	mrs	r3, PRIMASK
 8003176:	617b      	str	r3, [r7, #20]
  return(result);
 8003178:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800317c:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800317e:	4b5e      	ldr	r3, [pc, #376]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	22ca      	movs	r2, #202	; 0xca
 8003186:	625a      	str	r2, [r3, #36]	; 0x24
 8003188:	4b5b      	ldr	r3, [pc, #364]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	2253      	movs	r2, #83	; 0x53
 8003190:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8003192:	4b59      	ldr	r3, [pc, #356]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	4b57      	ldr	r3, [pc, #348]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031a4:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 80031a6:	4b55      	ldr	r3, [pc, #340]	; (80032fc <HW_TS_RTC_Wakeup_Handler+0x190>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 80031ae:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80031b2:	4953      	ldr	r1, [pc, #332]	; (8003300 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80031b4:	4613      	mov	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	440b      	add	r3, r1
 80031be:	330c      	adds	r3, #12
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d170      	bne.n	80032aa <HW_TS_RTC_Wakeup_Handler+0x13e>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 80031c8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80031cc:	494c      	ldr	r1, [pc, #304]	; (8003300 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80031ce:	4613      	mov	r3, r2
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	4413      	add	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	440b      	add	r3, r1
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 80031dc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80031e0:	4947      	ldr	r1, [pc, #284]	; (8003300 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80031e2:	4613      	mov	r3, r2
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	4413      	add	r3, r2
 80031e8:	00db      	lsls	r3, r3, #3
 80031ea:	440b      	add	r3, r1
 80031ec:	3310      	adds	r3, #16
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 80031f2:	4b44      	ldr	r3, [pc, #272]	; (8003304 <HW_TS_RTC_Wakeup_Handler+0x198>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d04e      	beq.n	800329a <HW_TS_RTC_Wakeup_Handler+0x12e>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 80031fc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003200:	493f      	ldr	r1, [pc, #252]	; (8003300 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8003202:	4613      	mov	r3, r2
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	4413      	add	r3, r2
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	440b      	add	r3, r1
 800320c:	330d      	adds	r3, #13
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b01      	cmp	r3, #1
 8003214:	d125      	bne.n	8003262 <HW_TS_RTC_Wakeup_Handler+0xf6>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8003216:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800321a:	2101      	movs	r1, #1
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fde5 	bl	8002dec <UnlinkTimer>
 8003222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003224:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	f383 8810 	msr	PRIMASK, r3
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800322c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003230:	4933      	ldr	r1, [pc, #204]	; (8003300 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8003232:	4613      	mov	r3, r2
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	4413      	add	r3, r2
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	440b      	add	r3, r1
 800323c:	3304      	adds	r3, #4
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003244:	4611      	mov	r1, r2
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fa46 	bl	80036d8 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800324c:	4b2a      	ldr	r3, [pc, #168]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	22ca      	movs	r2, #202	; 0xca
 8003254:	625a      	str	r2, [r3, #36]	; 0x24
 8003256:	4b28      	ldr	r3, [pc, #160]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2253      	movs	r2, #83	; 0x53
 800325e:	625a      	str	r2, [r3, #36]	; 0x24
 8003260:	e013      	b.n	800328a <HW_TS_RTC_Wakeup_Handler+0x11e>
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	60fb      	str	r3, [r7, #12]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f383 8810 	msr	PRIMASK, r3
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800326c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003270:	4618      	mov	r0, r3
 8003272:	f000 f9a7 	bl	80035c4 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8003276:	4b20      	ldr	r3, [pc, #128]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	22ca      	movs	r2, #202	; 0xca
 800327e:	625a      	str	r2, [r3, #36]	; 0x24
 8003280:	4b1d      	ldr	r3, [pc, #116]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2253      	movs	r2, #83	; 0x53
 8003288:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 800328a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800328e:	69fa      	ldr	r2, [r7, #28]
 8003290:	4619      	mov	r1, r3
 8003292:	69b8      	ldr	r0, [r7, #24]
 8003294:	f000 faa6 	bl	80037e4 <HW_TS_RTC_Int_AppNot>
 8003298:	e024      	b.n	80032e4 <HW_TS_RTC_Wakeup_Handler+0x178>
    }
    else
    {
      RescheduleTimerList();
 800329a:	f7ff fec9 	bl	8003030 <RescheduleTimerList>
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	60bb      	str	r3, [r7, #8]
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	f383 8810 	msr	PRIMASK, r3
 80032a8:	e01c      	b.n	80032e4 <HW_TS_RTC_Wakeup_Handler+0x178>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 80032aa:	bf00      	nop
 80032ac:	4b12      	ldr	r3, [pc, #72]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f7      	beq.n	80032ac <HW_TS_RTC_Wakeup_Handler+0x140>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80032bc:	4b0e      	ldr	r3, [pc, #56]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	4b0c      	ldr	r3, [pc, #48]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80032d0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80032d2:	4b0d      	ldr	r3, [pc, #52]	; (8003308 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 80032d4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80032d8:	60da      	str	r2, [r3, #12]
 80032da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032dc:	607b      	str	r3, [r7, #4]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f383 8810 	msr	PRIMASK, r3
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80032e4:	4b04      	ldr	r3, [pc, #16]	; (80032f8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	22ff      	movs	r2, #255	; 0xff
 80032ec:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 80032ee:	bf00      	nop
}
 80032f0:	3728      	adds	r7, #40	; 0x28
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	200003e0 	.word	0x200003e0
 80032fc:	20000358 	.word	0x20000358
 8003300:	200002c8 	.word	0x200002c8
 8003304:	20000360 	.word	0x20000360
 8003308:	58000800 	.word	0x58000800

0800330c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b088      	sub	sp, #32
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	6039      	str	r1, [r7, #0]
 8003316:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8003318:	4a64      	ldr	r2, [pc, #400]	; (80034ac <HW_TS_Init+0x1a0>)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800331e:	4b63      	ldr	r3, [pc, #396]	; (80034ac <HW_TS_Init+0x1a0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	22ca      	movs	r2, #202	; 0xca
 8003326:	625a      	str	r2, [r3, #36]	; 0x24
 8003328:	4b60      	ldr	r3, [pc, #384]	; (80034ac <HW_TS_Init+0x1a0>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2253      	movs	r2, #83	; 0x53
 8003330:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003332:	4b5f      	ldr	r3, [pc, #380]	; (80034b0 <HW_TS_Init+0x1a4>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	4a5e      	ldr	r2, [pc, #376]	; (80034b0 <HW_TS_Init+0x1a4>)
 8003338:	f043 0320 	orr.w	r3, r3, #32
 800333c:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 800333e:	4b5c      	ldr	r3, [pc, #368]	; (80034b0 <HW_TS_Init+0x1a4>)
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	b2db      	uxtb	r3, r3
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	b2db      	uxtb	r3, r3
 800334a:	f1c3 0304 	rsb	r3, r3, #4
 800334e:	b2da      	uxtb	r2, r3
 8003350:	4b58      	ldr	r3, [pc, #352]	; (80034b4 <HW_TS_Init+0x1a8>)
 8003352:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8003354:	4b56      	ldr	r3, [pc, #344]	; (80034b0 <HW_TS_Init+0x1a4>)
 8003356:	691b      	ldr	r3, [r3, #16]
 8003358:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800335c:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8003360:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	fa92 f2a2 	rbit	r2, r2
 8003368:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	2a00      	cmp	r2, #0
 8003372:	d101      	bne.n	8003378 <HW_TS_Init+0x6c>
  {
    return 32U;
 8003374:	2220      	movs	r2, #32
 8003376:	e003      	b.n	8003380 <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	fab2 f282 	clz	r2, r2
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	40d3      	lsrs	r3, r2
 8003382:	b2db      	uxtb	r3, r3
 8003384:	3301      	adds	r3, #1
 8003386:	b2da      	uxtb	r2, r3
 8003388:	4b4b      	ldr	r3, [pc, #300]	; (80034b8 <HW_TS_Init+0x1ac>)
 800338a:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800338c:	4b48      	ldr	r3, [pc, #288]	; (80034b0 <HW_TS_Init+0x1a4>)
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	b29b      	uxth	r3, r3
 8003392:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003396:	b29b      	uxth	r3, r3
 8003398:	3301      	adds	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	4b47      	ldr	r3, [pc, #284]	; (80034bc <HW_TS_Init+0x1b0>)
 800339e:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80033a0:	4b46      	ldr	r3, [pc, #280]	; (80034bc <HW_TS_Init+0x1b0>)
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	3b01      	subs	r3, #1
 80033a6:	4a44      	ldr	r2, [pc, #272]	; (80034b8 <HW_TS_Init+0x1ac>)
 80033a8:	7812      	ldrb	r2, [r2, #0]
 80033aa:	fb02 f303 	mul.w	r3, r2, r3
 80033ae:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80033b2:	4a40      	ldr	r2, [pc, #256]	; (80034b4 <HW_TS_Init+0x1a8>)
 80033b4:	7812      	ldrb	r2, [r2, #0]
 80033b6:	40d3      	lsrs	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d904      	bls.n	80033ce <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80033c4:	4b3e      	ldr	r3, [pc, #248]	; (80034c0 <HW_TS_Init+0x1b4>)
 80033c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033ca:	801a      	strh	r2, [r3, #0]
 80033cc:	e003      	b.n	80033d6 <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	4b3b      	ldr	r3, [pc, #236]	; (80034c0 <HW_TS_Init+0x1b4>)
 80033d4:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80033d6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80033da:	f7ff fb85 	bl	8002ae8 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80033de:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80033e2:	f7ff fb6d 	bl	8002ac0 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d143      	bne.n	8003474 <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80033ec:	4b35      	ldr	r3, [pc, #212]	; (80034c4 <HW_TS_Init+0x1b8>)
 80033ee:	2201      	movs	r2, #1
 80033f0:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80033f2:	4b35      	ldr	r3, [pc, #212]	; (80034c8 <HW_TS_Init+0x1bc>)
 80033f4:	f04f 32ff 	mov.w	r2, #4294967295
 80033f8:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80033fa:	2300      	movs	r3, #0
 80033fc:	77fb      	strb	r3, [r7, #31]
 80033fe:	e00c      	b.n	800341a <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8003400:	7ffa      	ldrb	r2, [r7, #31]
 8003402:	4932      	ldr	r1, [pc, #200]	; (80034cc <HW_TS_Init+0x1c0>)
 8003404:	4613      	mov	r3, r2
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	4413      	add	r3, r2
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	440b      	add	r3, r1
 800340e:	330c      	adds	r3, #12
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8003414:	7ffb      	ldrb	r3, [r7, #31]
 8003416:	3301      	adds	r3, #1
 8003418:	77fb      	strb	r3, [r7, #31]
 800341a:	7ffb      	ldrb	r3, [r7, #31]
 800341c:	2b05      	cmp	r3, #5
 800341e:	d9ef      	bls.n	8003400 <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8003420:	4b2b      	ldr	r3, [pc, #172]	; (80034d0 <HW_TS_Init+0x1c4>)
 8003422:	2206      	movs	r2, #6
 8003424:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 8003426:	4b21      	ldr	r3, [pc, #132]	; (80034ac <HW_TS_Init+0x1a0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689a      	ldr	r2, [r3, #8]
 800342e:	4b1f      	ldr	r3, [pc, #124]	; (80034ac <HW_TS_Init+0x1a0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003438:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 800343a:	4b1c      	ldr	r3, [pc, #112]	; (80034ac <HW_TS_Init+0x1a0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	b2da      	uxtb	r2, r3
 8003444:	4b19      	ldr	r3, [pc, #100]	; (80034ac <HW_TS_Init+0x1a0>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800344e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8003450:	4b20      	ldr	r3, [pc, #128]	; (80034d4 <HW_TS_Init+0x1c8>)
 8003452:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003456:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8003458:	2003      	movs	r0, #3
 800345a:	f002 ffbd 	bl	80063d8 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 800345e:	4b13      	ldr	r3, [pc, #76]	; (80034ac <HW_TS_Init+0x1a0>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	4b11      	ldr	r3, [pc, #68]	; (80034ac <HW_TS_Init+0x1a0>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003470:	609a      	str	r2, [r3, #8]
 8003472:	e00a      	b.n	800348a <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 8003474:	4b0d      	ldr	r3, [pc, #52]	; (80034ac <HW_TS_Init+0x1a0>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8003484:	2003      	movs	r0, #3
 8003486:	f002 ff99 	bl	80063bc <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 800348a:	4b08      	ldr	r3, [pc, #32]	; (80034ac <HW_TS_Init+0x1a0>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	22ff      	movs	r2, #255	; 0xff
 8003492:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8003494:	2200      	movs	r2, #0
 8003496:	2106      	movs	r1, #6
 8003498:	2003      	movs	r0, #3
 800349a:	f002 ff59 	bl	8006350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800349e:	2003      	movs	r0, #3
 80034a0:	f002 ff70 	bl	8006384 <HAL_NVIC_EnableIRQ>

  return;
 80034a4:	bf00      	nop
}
 80034a6:	3720      	adds	r7, #32
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	200003e0 	.word	0x200003e0
 80034b0:	40002800 	.word	0x40002800
 80034b4:	200003e4 	.word	0x200003e4
 80034b8:	200003e5 	.word	0x200003e5
 80034bc:	200003e6 	.word	0x200003e6
 80034c0:	200003e8 	.word	0x200003e8
 80034c4:	20000360 	.word	0x20000360
 80034c8:	2000035c 	.word	0x2000035c
 80034cc:	200002c8 	.word	0x200002c8
 80034d0:	20000358 	.word	0x20000358
 80034d4:	58000800 	.word	0x58000800

080034d8 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 80034d8:	b480      	push	{r7}
 80034da:	b08b      	sub	sp, #44	; 0x2c
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	603b      	str	r3, [r7, #0]
 80034e4:	4613      	mov	r3, r2
 80034e6:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034ee:	f3ef 8310 	mrs	r3, PRIMASK
 80034f2:	61fb      	str	r3, [r7, #28]
  return(result);
 80034f4:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80034f6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80034f8:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 80034fa:	e004      	b.n	8003506 <HW_TS_Create+0x2e>
  {
    loop++;
 80034fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003500:	3301      	adds	r3, #1
 8003502:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8003506:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800350a:	2b05      	cmp	r3, #5
 800350c:	d80c      	bhi.n	8003528 <HW_TS_Create+0x50>
 800350e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003512:	492b      	ldr	r1, [pc, #172]	; (80035c0 <HW_TS_Create+0xe8>)
 8003514:	4613      	mov	r3, r2
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	4413      	add	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	440b      	add	r3, r1
 800351e:	330c      	adds	r3, #12
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1e9      	bne.n	80034fc <HW_TS_Create+0x24>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8003528:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800352c:	2b06      	cmp	r3, #6
 800352e:	d037      	beq.n	80035a0 <HW_TS_Create+0xc8>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8003530:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003534:	4922      	ldr	r1, [pc, #136]	; (80035c0 <HW_TS_Create+0xe8>)
 8003536:	4613      	mov	r3, r2
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	4413      	add	r3, r2
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	440b      	add	r3, r1
 8003540:	330c      	adds	r3, #12
 8003542:	2201      	movs	r2, #1
 8003544:	701a      	strb	r2, [r3, #0]
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8003550:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003554:	491a      	ldr	r1, [pc, #104]	; (80035c0 <HW_TS_Create+0xe8>)
 8003556:	4613      	mov	r3, r2
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	4413      	add	r3, r2
 800355c:	00db      	lsls	r3, r3, #3
 800355e:	440b      	add	r3, r1
 8003560:	3310      	adds	r3, #16
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8003566:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800356a:	4915      	ldr	r1, [pc, #84]	; (80035c0 <HW_TS_Create+0xe8>)
 800356c:	4613      	mov	r3, r2
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	4413      	add	r3, r2
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	440b      	add	r3, r1
 8003576:	330d      	adds	r3, #13
 8003578:	79fa      	ldrb	r2, [r7, #7]
 800357a:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 800357c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003580:	490f      	ldr	r1, [pc, #60]	; (80035c0 <HW_TS_Create+0xe8>)
 8003582:	4613      	mov	r3, r2
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	4413      	add	r3, r2
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	440b      	add	r3, r1
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003596:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8003598:	2300      	movs	r3, #0
 800359a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800359e:	e007      	b.n	80035b0 <HW_TS_Create+0xd8>
 80035a0:	6a3b      	ldr	r3, [r7, #32]
 80035a2:	617b      	str	r3, [r7, #20]
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	f383 8810 	msr	PRIMASK, r3
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 80035aa:	2301      	movs	r3, #1
 80035ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 80035b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	372c      	adds	r7, #44	; 0x2c
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	200002c8 	.word	0x200002c8

080035c4 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	4603      	mov	r3, r0
 80035cc:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035ce:	f3ef 8310 	mrs	r3, PRIMASK
 80035d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80035d4:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80035d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80035d8:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80035da:	2003      	movs	r0, #3
 80035dc:	f002 fee0 	bl	80063a0 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80035e0:	4b37      	ldr	r3, [pc, #220]	; (80036c0 <HW_TS_Stop+0xfc>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	22ca      	movs	r2, #202	; 0xca
 80035e8:	625a      	str	r2, [r3, #36]	; 0x24
 80035ea:	4b35      	ldr	r3, [pc, #212]	; (80036c0 <HW_TS_Stop+0xfc>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2253      	movs	r2, #83	; 0x53
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80035f4:	79fa      	ldrb	r2, [r7, #7]
 80035f6:	4933      	ldr	r1, [pc, #204]	; (80036c4 <HW_TS_Stop+0x100>)
 80035f8:	4613      	mov	r3, r2
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	4413      	add	r3, r2
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	440b      	add	r3, r1
 8003602:	330c      	adds	r3, #12
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d148      	bne.n	800369e <HW_TS_Stop+0xda>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800360c:	79fb      	ldrb	r3, [r7, #7]
 800360e:	2100      	movs	r1, #0
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff fbeb 	bl	8002dec <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8003616:	4b2c      	ldr	r3, [pc, #176]	; (80036c8 <HW_TS_Stop+0x104>)
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800361c:	7cfb      	ldrb	r3, [r7, #19]
 800361e:	2b06      	cmp	r3, #6
 8003620:	d135      	bne.n	800368e <HW_TS_Stop+0xca>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8003622:	4b2a      	ldr	r3, [pc, #168]	; (80036cc <HW_TS_Stop+0x108>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800362a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800362e:	d108      	bne.n	8003642 <HW_TS_Stop+0x7e>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8003630:	bf00      	nop
 8003632:	4b23      	ldr	r3, [pc, #140]	; (80036c0 <HW_TS_Stop+0xfc>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1f7      	bne.n	8003632 <HW_TS_Stop+0x6e>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8003642:	4b1f      	ldr	r3, [pc, #124]	; (80036c0 <HW_TS_Stop+0xfc>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	4b1d      	ldr	r3, [pc, #116]	; (80036c0 <HW_TS_Stop+0xfc>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003654:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8003656:	bf00      	nop
 8003658:	4b19      	ldr	r3, [pc, #100]	; (80036c0 <HW_TS_Stop+0xfc>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0f7      	beq.n	8003658 <HW_TS_Stop+0x94>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8003668:	4b15      	ldr	r3, [pc, #84]	; (80036c0 <HW_TS_Stop+0xfc>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	b2da      	uxtb	r2, r3
 8003672:	4b13      	ldr	r3, [pc, #76]	; (80036c0 <HW_TS_Stop+0xfc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800367c:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800367e:	4b14      	ldr	r3, [pc, #80]	; (80036d0 <HW_TS_Stop+0x10c>)
 8003680:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003684:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8003686:	2003      	movs	r0, #3
 8003688:	f002 fea6 	bl	80063d8 <HAL_NVIC_ClearPendingIRQ>
 800368c:	e007      	b.n	800369e <HW_TS_Stop+0xda>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800368e:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <HW_TS_Stop+0x110>)
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	7cfa      	ldrb	r2, [r7, #19]
 8003696:	429a      	cmp	r2, r3
 8003698:	d001      	beq.n	800369e <HW_TS_Stop+0xda>
    {
      RescheduleTimerList();
 800369a:	f7ff fcc9 	bl	8003030 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 800369e:	4b08      	ldr	r3, [pc, #32]	; (80036c0 <HW_TS_Stop+0xfc>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	22ff      	movs	r2, #255	; 0xff
 80036a6:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80036a8:	2003      	movs	r0, #3
 80036aa:	f002 fe6b 	bl	8006384 <HAL_NVIC_EnableIRQ>
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80036b8:	bf00      	nop
}
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	200003e0 	.word	0x200003e0
 80036c4:	200002c8 	.word	0x200002c8
 80036c8:	20000358 	.word	0x20000358
 80036cc:	40002800 	.word	0x40002800
 80036d0:	58000800 	.word	0x58000800
 80036d4:	20000359 	.word	0x20000359

080036d8 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	6039      	str	r1, [r7, #0]
 80036e2:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80036e4:	79fa      	ldrb	r2, [r7, #7]
 80036e6:	493b      	ldr	r1, [pc, #236]	; (80037d4 <HW_TS_Start+0xfc>)
 80036e8:	4613      	mov	r3, r2
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	4413      	add	r3, r2
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	440b      	add	r3, r1
 80036f2:	330c      	adds	r3, #12
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d103      	bne.n	8003704 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff ff60 	bl	80035c4 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003704:	f3ef 8310 	mrs	r3, PRIMASK
 8003708:	60fb      	str	r3, [r7, #12]
  return(result);
 800370a:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800370c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800370e:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8003710:	2003      	movs	r0, #3
 8003712:	f002 fe45 	bl	80063a0 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8003716:	4b30      	ldr	r3, [pc, #192]	; (80037d8 <HW_TS_Start+0x100>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	22ca      	movs	r2, #202	; 0xca
 800371e:	625a      	str	r2, [r3, #36]	; 0x24
 8003720:	4b2d      	ldr	r3, [pc, #180]	; (80037d8 <HW_TS_Start+0x100>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2253      	movs	r2, #83	; 0x53
 8003728:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800372a:	79fa      	ldrb	r2, [r7, #7]
 800372c:	4929      	ldr	r1, [pc, #164]	; (80037d4 <HW_TS_Start+0xfc>)
 800372e:	4613      	mov	r3, r2
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	4413      	add	r3, r2
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	440b      	add	r3, r1
 8003738:	330c      	adds	r3, #12
 800373a:	2202      	movs	r2, #2
 800373c:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800373e:	79fa      	ldrb	r2, [r7, #7]
 8003740:	4924      	ldr	r1, [pc, #144]	; (80037d4 <HW_TS_Start+0xfc>)
 8003742:	4613      	mov	r3, r2
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	4413      	add	r3, r2
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	440b      	add	r3, r1
 800374c:	3308      	adds	r3, #8
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8003752:	79fa      	ldrb	r2, [r7, #7]
 8003754:	491f      	ldr	r1, [pc, #124]	; (80037d4 <HW_TS_Start+0xfc>)
 8003756:	4613      	mov	r3, r2
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	440b      	add	r3, r1
 8003760:	3304      	adds	r3, #4
 8003762:	683a      	ldr	r2, [r7, #0]
 8003764:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	4618      	mov	r0, r3
 800376a:	f7ff fa95 	bl	8002c98 <linkTimer>
 800376e:	4603      	mov	r3, r0
 8003770:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8003772:	4b1a      	ldr	r3, [pc, #104]	; (80037dc <HW_TS_Start+0x104>)
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8003778:	4b19      	ldr	r3, [pc, #100]	; (80037e0 <HW_TS_Start+0x108>)
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	b2db      	uxtb	r3, r3
 800377e:	7c7a      	ldrb	r2, [r7, #17]
 8003780:	429a      	cmp	r2, r3
 8003782:	d002      	beq.n	800378a <HW_TS_Start+0xb2>
  {
    RescheduleTimerList();
 8003784:	f7ff fc54 	bl	8003030 <RescheduleTimerList>
 8003788:	e013      	b.n	80037b2 <HW_TS_Start+0xda>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 800378a:	79fa      	ldrb	r2, [r7, #7]
 800378c:	4911      	ldr	r1, [pc, #68]	; (80037d4 <HW_TS_Start+0xfc>)
 800378e:	4613      	mov	r3, r2
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	4413      	add	r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	440b      	add	r3, r1
 8003798:	3308      	adds	r3, #8
 800379a:	6819      	ldr	r1, [r3, #0]
 800379c:	8a7b      	ldrh	r3, [r7, #18]
 800379e:	79fa      	ldrb	r2, [r7, #7]
 80037a0:	1ac9      	subs	r1, r1, r3
 80037a2:	480c      	ldr	r0, [pc, #48]	; (80037d4 <HW_TS_Start+0xfc>)
 80037a4:	4613      	mov	r3, r2
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	4413      	add	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4403      	add	r3, r0
 80037ae:	3308      	adds	r3, #8
 80037b0:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80037b2:	4b09      	ldr	r3, [pc, #36]	; (80037d8 <HW_TS_Start+0x100>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	22ff      	movs	r2, #255	; 0xff
 80037ba:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80037bc:	2003      	movs	r0, #3
 80037be:	f002 fde1 	bl	8006384 <HAL_NVIC_EnableIRQ>
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80037cc:	bf00      	nop
}
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	200002c8 	.word	0x200002c8
 80037d8:	200003e0 	.word	0x200003e0
 80037dc:	20000358 	.word	0x20000358
 80037e0:	20000359 	.word	0x20000359

080037e4 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	460b      	mov	r3, r1
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4798      	blx	r3

  return;
 80037f6:	bf00      	nop
}
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	607b      	str	r3, [r7, #4]
 800380a:	4603      	mov	r3, r0
 800380c:	73fb      	strb	r3, [r7, #15]
 800380e:	4613      	mov	r3, r2
 8003810:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	75bb      	strb	r3, [r7, #22]
    hw_status_t hw_status = hw_uart_ok;
 8003816:	2300      	movs	r3, #0
 8003818:	75fb      	strb	r3, [r7, #23]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 800381a:	bf00      	nop
    }

    switch (hal_status)
 800381c:	7dbb      	ldrb	r3, [r7, #22]
 800381e:	2b03      	cmp	r3, #3
 8003820:	d816      	bhi.n	8003850 <HW_UART_Transmit_DMA+0x50>
 8003822:	a201      	add	r2, pc, #4	; (adr r2, 8003828 <HW_UART_Transmit_DMA+0x28>)
 8003824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003828:	08003839 	.word	0x08003839
 800382c:	0800383f 	.word	0x0800383f
 8003830:	08003845 	.word	0x08003845
 8003834:	0800384b 	.word	0x0800384b
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8003838:	2300      	movs	r3, #0
 800383a:	75fb      	strb	r3, [r7, #23]
            break;
 800383c:	e009      	b.n	8003852 <HW_UART_Transmit_DMA+0x52>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 800383e:	2301      	movs	r3, #1
 8003840:	75fb      	strb	r3, [r7, #23]
            break;
 8003842:	e006      	b.n	8003852 <HW_UART_Transmit_DMA+0x52>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8003844:	2302      	movs	r3, #2
 8003846:	75fb      	strb	r3, [r7, #23]
            break;
 8003848:	e003      	b.n	8003852 <HW_UART_Transmit_DMA+0x52>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800384a:	2303      	movs	r3, #3
 800384c:	75fb      	strb	r3, [r7, #23]
            break;
 800384e:	e000      	b.n	8003852 <HW_UART_Transmit_DMA+0x52>

        default:
            break;
 8003850:	bf00      	nop
    }

    return hw_status;
 8003852:	7dfb      	ldrb	r3, [r7, #23]
}
 8003854:	4618      	mov	r0, r3
 8003856:	371c      	adds	r7, #28
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <_angle_correction>:





int _angle_correction(int measured_angle){
 8003860:	b480      	push	{r7}
 8003862:	b089      	sub	sp, #36	; 0x24
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  //given a measured angle, get back a warped angle interpolated from measured corrections
  int i=0;
 8003868:	2300      	movs	r3, #0
 800386a:	61fb      	str	r3, [r7, #28]
  while(measured_angle > MAP_ANGLE_MEASURED[i+1]) i++;
 800386c:	e002      	b.n	8003874 <_angle_correction+0x14>
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3301      	adds	r3, #1
 8003872:	61fb      	str	r3, [r7, #28]
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	3301      	adds	r3, #1
 8003878:	4a1f      	ldr	r2, [pc, #124]	; (80038f8 <_angle_correction+0x98>)
 800387a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	429a      	cmp	r2, r3
 8003882:	dcf4      	bgt.n	800386e <_angle_correction+0xe>

  int low_m = MAP_ANGLE_MEASURED[i];
 8003884:	4a1c      	ldr	r2, [pc, #112]	; (80038f8 <_angle_correction+0x98>)
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800388c:	61bb      	str	r3, [r7, #24]
  int high_m = MAP_ANGLE_MEASURED[i+1];
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	3301      	adds	r3, #1
 8003892:	4a19      	ldr	r2, [pc, #100]	; (80038f8 <_angle_correction+0x98>)
 8003894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003898:	617b      	str	r3, [r7, #20]
  int low_r = MAP_ANGLE_REAL[i];
 800389a:	4a18      	ldr	r2, [pc, #96]	; (80038fc <_angle_correction+0x9c>)
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a2:	613b      	str	r3, [r7, #16]
  int high_r = MAP_ANGLE_REAL[i+1];
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	3301      	adds	r3, #1
 80038a8:	4a14      	ldr	r2, [pc, #80]	; (80038fc <_angle_correction+0x9c>)
 80038aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ae:	60fb      	str	r3, [r7, #12]

  int scaled = (int)((high_r-low_r)*(measured_angle-low_m)/(float)(high_m-low_m));
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	6879      	ldr	r1, [r7, #4]
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	1a8a      	subs	r2, r1, r2
 80038bc:	fb02 f303 	mul.w	r3, r2, r3
 80038c0:	ee07 3a90 	vmov	s15, r3
 80038c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	ee07 3a90 	vmov	s15, r3
 80038d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038de:	ee17 3a90 	vmov	r3, s15
 80038e2:	60bb      	str	r3, [r7, #8]
  return (low_r + scaled);
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	4413      	add	r3, r2
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3724      	adds	r7, #36	; 0x24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	080177c0 	.word	0x080177c0
 80038fc:	0801779c 	.word	0x0801779c

08003900 <_get_pad_angle>:


int _get_pad_angle(int p1, int p2){
 8003900:	b590      	push	{r4, r7, lr}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
    //return angle from 0 to 120 degrees between two pads given their two values
    if (p1 == 0) return 120;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <_get_pad_angle+0x14>
 8003910:	2378      	movs	r3, #120	; 0x78
 8003912:	e02c      	b.n	800396e <_get_pad_angle+0x6e>
    if (p2 == 0) return 0;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <_get_pad_angle+0x1e>
 800391a:	2300      	movs	r3, #0
 800391c:	e027      	b.n	800396e <_get_pad_angle+0x6e>
    return round(((float)(p2)/(float)(p1+p2))*120.0);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	ee07 3a90 	vmov	s15, r3
 8003924:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	4413      	add	r3, r2
 800392e:	ee07 3a90 	vmov	s15, r3
 8003932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003936:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800393a:	ee16 0a90 	vmov	r0, s13
 800393e:	f7fc fddb 	bl	80004f8 <__aeabi_f2d>
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	4b0c      	ldr	r3, [pc, #48]	; (8003978 <_get_pad_angle+0x78>)
 8003948:	f7fc fe2e 	bl	80005a8 <__aeabi_dmul>
 800394c:	4603      	mov	r3, r0
 800394e:	460c      	mov	r4, r1
 8003950:	ec44 3b17 	vmov	d7, r3, r4
 8003954:	eeb0 0a47 	vmov.f32	s0, s14
 8003958:	eef0 0a67 	vmov.f32	s1, s15
 800395c:	f011 fa42 	bl	8014de4 <round>
 8003960:	ec54 3b10 	vmov	r3, r4, d0
 8003964:	4618      	mov	r0, r3
 8003966:	4621      	mov	r1, r4
 8003968:	f7fd f8ce 	bl	8000b08 <__aeabi_d2iz>
 800396c:	4603      	mov	r3, r0
}
 800396e:	4618      	mov	r0, r3
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	bd90      	pop	{r4, r7, pc}
 8003976:	bf00      	nop
 8003978:	405e0000 	.word	0x405e0000

0800397c <_get_angle>:


int _get_angle(int* c) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b08a      	sub	sp, #40	; 0x28
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  //c[0] is proximity
  //60 min on clock, so 6 deg resolution
  //3 pads.  take top 2 values, map linearly to 120 degree slice.
  int angle = ANGLE_OFFSET;
 8003984:	2300      	movs	r3, #0
 8003986:	627b      	str	r3, [r7, #36]	; 0x24
  int warped_angle;

  if (c[1] > c[3] && c[2] > c[3]) { //first third, between 1 and 2
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	3304      	adds	r3, #4
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	330c      	adds	r3, #12
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	429a      	cmp	r2, r3
 8003996:	dd20      	ble.n	80039da <_get_angle+0x5e>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	3308      	adds	r3, #8
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	330c      	adds	r3, #12
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	dd18      	ble.n	80039da <_get_angle+0x5e>
    int pos1 = c[1]-c[3];
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3304      	adds	r3, #4
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	330c      	adds	r3, #12
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	623b      	str	r3, [r7, #32]
    int pos2 = c[2]-c[3];
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3308      	adds	r3, #8
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	330c      	adds	r3, #12
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	61fb      	str	r3, [r7, #28]
    angle += _get_pad_angle(pos1, pos2);
 80039c8:	69f9      	ldr	r1, [r7, #28]
 80039ca:	6a38      	ldr	r0, [r7, #32]
 80039cc:	f7ff ff98 	bl	8003900 <_get_pad_angle>
 80039d0:	4602      	mov	r2, r0
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	4413      	add	r3, r2
 80039d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (c[1] > c[3] && c[2] > c[3]) { //first third, between 1 and 2
 80039d8:	e042      	b.n	8003a60 <_get_angle+0xe4>
  }

  else if (c[2] > c[1] && c[3] > c[1]) { //second third, between 2 and 3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	3308      	adds	r3, #8
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3304      	adds	r3, #4
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	dd21      	ble.n	8003a2e <_get_angle+0xb2>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	330c      	adds	r3, #12
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3304      	adds	r3, #4
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	dd19      	ble.n	8003a2e <_get_angle+0xb2>
    int pos1 = c[2]-c[1];
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	3308      	adds	r3, #8
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3304      	adds	r3, #4
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	61bb      	str	r3, [r7, #24]
    int pos2 = c[3]-c[1];
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	330c      	adds	r3, #12
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3304      	adds	r3, #4
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	617b      	str	r3, [r7, #20]
    angle += _get_pad_angle(pos1, pos2) + 120;
 8003a1a:	6979      	ldr	r1, [r7, #20]
 8003a1c:	69b8      	ldr	r0, [r7, #24]
 8003a1e:	f7ff ff6f 	bl	8003900 <_get_pad_angle>
 8003a22:	4603      	mov	r3, r0
 8003a24:	3378      	adds	r3, #120	; 0x78
 8003a26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a28:	4413      	add	r3, r2
 8003a2a:	627b      	str	r3, [r7, #36]	; 0x24
  else if (c[2] > c[1] && c[3] > c[1]) { //second third, between 2 and 3
 8003a2c:	e018      	b.n	8003a60 <_get_angle+0xe4>
  }

  else { //third third, between 3 and 1
    int pos1 = c[3]-c[2];
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	330c      	adds	r3, #12
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3308      	adds	r3, #8
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	613b      	str	r3, [r7, #16]
    int pos2 = c[1]-c[2];
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3304      	adds	r3, #4
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3308      	adds	r3, #8
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	60fb      	str	r3, [r7, #12]
    angle += _get_pad_angle(pos1, pos2) + 240;
 8003a4e:	68f9      	ldr	r1, [r7, #12]
 8003a50:	6938      	ldr	r0, [r7, #16]
 8003a52:	f7ff ff55 	bl	8003900 <_get_pad_angle>
 8003a56:	4603      	mov	r3, r0
 8003a58:	33f0      	adds	r3, #240	; 0xf0
 8003a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a5c:	4413      	add	r3, r2
 8003a5e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  angle %= 360;
 8003a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a62:	4a0b      	ldr	r2, [pc, #44]	; (8003a90 <_get_angle+0x114>)
 8003a64:	fb82 1203 	smull	r1, r2, r2, r3
 8003a68:	441a      	add	r2, r3
 8003a6a:	1211      	asrs	r1, r2, #8
 8003a6c:	17da      	asrs	r2, r3, #31
 8003a6e:	1a8a      	subs	r2, r1, r2
 8003a70:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8003a74:	fb01 f202 	mul.w	r2, r1, r2
 8003a78:	1a9b      	subs	r3, r3, r2
 8003a7a:	627b      	str	r3, [r7, #36]	; 0x24
  warped_angle = _angle_correction(angle);
 8003a7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003a7e:	f7ff feef 	bl	8003860 <_angle_correction>
 8003a82:	60b8      	str	r0, [r7, #8]

  return warped_angle;
 8003a84:	68bb      	ldr	r3, [r7, #8]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3728      	adds	r7, #40	; 0x28
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	b60b60b7 	.word	0xb60b60b7

08003a94 <_get_min>:


int _get_min(int* c) {
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
	int angle = _get_angle(c);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f7ff ff6d 	bl	800397c <_get_angle>
 8003aa2:	60f8      	str	r0, [r7, #12]
	return angle/6;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4a04      	ldr	r2, [pc, #16]	; (8003ab8 <_get_min+0x24>)
 8003aa8:	fb82 1203 	smull	r1, r2, r2, r3
 8003aac:	17db      	asrs	r3, r3, #31
 8003aae:	1ad3      	subs	r3, r2, r3
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	2aaaaaab 	.word	0x2aaaaaab

08003abc <_get_min_if_pressed>:


int _get_min_if_pressed(int* c){
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
	//return -1 if not pressed, otherwise return a logical minute value
	if (c[0] <= IQS_TOUCH_THRESH) return -1;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b0a      	cmp	r3, #10
 8003aca:	dc02      	bgt.n	8003ad2 <_get_min_if_pressed+0x16>
 8003acc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad0:	e003      	b.n	8003ada <_get_min_if_pressed+0x1e>
	else return _get_min(c);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f7ff ffde 	bl	8003a94 <_get_min>
 8003ad8:	4603      	mov	r3, r0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <iqs263_poll_raw>:


void iqs263_poll_raw(int* coords){
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b086      	sub	sp, #24
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]

  //uint16_t coords[4];

  uint8_t coords_raw[8];

  iqs263_read(0x06, coords_raw, 8);
 8003aea:	f107 030c 	add.w	r3, r7, #12
 8003aee:	2208      	movs	r2, #8
 8003af0:	4619      	mov	r1, r3
 8003af2:	2006      	movs	r0, #6
 8003af4:	f000 f888 	bl	8003c08 <iqs263_read>

  for (int i=0; i<4; i++){
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	e019      	b.n	8003b32 <iqs263_poll_raw+0x50>
	  coords[i] = (coords_raw[2*i+1] << 8) | (coords_raw[2*i] & 0xFF);
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	3301      	adds	r3, #1
 8003b04:	f107 0218 	add.w	r2, r7, #24
 8003b08:	4413      	add	r3, r2
 8003b0a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003b0e:	021a      	lsls	r2, r3, #8
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	f107 0118 	add.w	r1, r7, #24
 8003b18:	440b      	add	r3, r1
 8003b1a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	440b      	add	r3, r1
 8003b28:	4302      	orrs	r2, r0
 8003b2a:	601a      	str	r2, [r3, #0]
  for (int i=0; i<4; i++){
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	dde2      	ble.n	8003afe <iqs263_poll_raw+0x1c>
  }
  //c[0] is proximity

}
 8003b38:	bf00      	nop
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <setup_iqs263>:


HAL_StatusTypeDef setup_iqs263() {
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af04      	add	r7, sp, #16

	uint8_t c;
	HAL_StatusTypeDef resp = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	71fb      	strb	r3, [r7, #7]
	uint8_t out_data[5] = {0x00, 0x00, 0x00, 0x00, 0x00};
 8003b4a:	463b      	mov	r3, r7
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]
 8003b50:	711a      	strb	r2, [r3, #4]

	//check product num
	while (resp == HAL_ERROR){
 8003b52:	e00e      	b.n	8003b72 <setup_iqs263+0x32>
		resp = HAL_I2C_Mem_Read(&IQS_I2C_PORT, IQS_ADDR, 0x00, sizeof(uint8_t), &c, sizeof(uint8_t), HAL_MAX_DELAY);
 8003b54:	f04f 33ff 	mov.w	r3, #4294967295
 8003b58:	9302      	str	r3, [sp, #8]
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	9301      	str	r3, [sp, #4]
 8003b5e:	1dbb      	adds	r3, r7, #6
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	2301      	movs	r3, #1
 8003b64:	2200      	movs	r2, #0
 8003b66:	2188      	movs	r1, #136	; 0x88
 8003b68:	4826      	ldr	r0, [pc, #152]	; (8003c04 <setup_iqs263+0xc4>)
 8003b6a:	f003 f9ad 	bl	8006ec8 <HAL_I2C_Mem_Read>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003b72:	79fb      	ldrb	r3, [r7, #7]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d0ed      	beq.n	8003b54 <setup_iqs263+0x14>
	}

	if (c != 0x3C) {
 8003b78:	79bb      	ldrb	r3, [r7, #6]
 8003b7a:	2b3c      	cmp	r3, #60	; 0x3c
 8003b7c:	d001      	beq.n	8003b82 <setup_iqs263+0x42>
	  //ERROR - should read product code 0x3C
	  return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e03c      	b.n	8003bfc <setup_iqs263+0xbc>
	}

	HAL_Delay(100);
 8003b82:	2064      	movs	r0, #100	; 0x64
 8003b84:	f001 fa53 	bl	800502e <HAL_Delay>


	//now write and read 0x0E to address 0x0D
	out_data[0] = 0x0E;
 8003b88:	230e      	movs	r3, #14
 8003b8a:	703b      	strb	r3, [r7, #0]

	resp = HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003b90:	e00e      	b.n	8003bb0 <setup_iqs263+0x70>
		  resp = HAL_I2C_Mem_Write(&IQS_I2C_PORT, IQS_ADDR, 0x0D, 1, out_data, 1, HAL_MAX_DELAY);
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295
 8003b96:	9302      	str	r3, [sp, #8]
 8003b98:	2301      	movs	r3, #1
 8003b9a:	9301      	str	r3, [sp, #4]
 8003b9c:	463b      	mov	r3, r7
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	220d      	movs	r2, #13
 8003ba4:	2188      	movs	r1, #136	; 0x88
 8003ba6:	4817      	ldr	r0, [pc, #92]	; (8003c04 <setup_iqs263+0xc4>)
 8003ba8:	f003 f87a 	bl	8006ca0 <HAL_I2C_Mem_Write>
 8003bac:	4603      	mov	r3, r0
 8003bae:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d0ed      	beq.n	8003b92 <setup_iqs263+0x52>
	}
	HAL_Delay(100);
 8003bb6:	2064      	movs	r0, #100	; 0x64
 8003bb8:	f001 fa39 	bl	800502e <HAL_Delay>
	}

	HAL_Delay(50);
	*/

	out_data[0]=0x00;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	703b      	strb	r3, [r7, #0]
	//time average filter coef in bits 5:4 (00 is slowest, 11 is fastest), counts filtering for noise in bits 1:0 (00 is no filter, 11 is slowest).
	out_data[1]=0b00001001;
 8003bc0:	2309      	movs	r3, #9
 8003bc2:	707b      	strb	r3, [r7, #1]
	//lets go into Low Power mode if we have a prolonged state.	Wake on  movement on CH3
	out_data[2]=0x00;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	70bb      	strb	r3, [r7, #2]
	//out_data[2]=0b10001000;
	//lets disable turbo and only sample at fixed period 40Hz (given 2MHz clock)
	//out_data[3]=0x00;
	out_data[3]=0b00000110;
 8003bc8:	2306      	movs	r3, #6
 8003bca:	70fb      	strb	r3, [r7, #3]
	out_data[4]=0x00;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	713b      	strb	r3, [r7, #4]

	resp = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003bd4:	e00e      	b.n	8003bf4 <setup_iqs263+0xb4>
		  resp = HAL_I2C_Mem_Write(&IQS_I2C_PORT, IQS_ADDR, 0x09, 1, out_data, 5, HAL_MAX_DELAY);
 8003bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bda:	9302      	str	r3, [sp, #8]
 8003bdc:	2305      	movs	r3, #5
 8003bde:	9301      	str	r3, [sp, #4]
 8003be0:	463b      	mov	r3, r7
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	2301      	movs	r3, #1
 8003be6:	2209      	movs	r2, #9
 8003be8:	2188      	movs	r1, #136	; 0x88
 8003bea:	4806      	ldr	r0, [pc, #24]	; (8003c04 <setup_iqs263+0xc4>)
 8003bec:	f003 f858 	bl	8006ca0 <HAL_I2C_Mem_Write>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d0ed      	beq.n	8003bd6 <setup_iqs263+0x96>
	while (resp == HAL_ERROR){
	    resp = HAL_I2C_Mem_Read(&IQS_I2C_PORT, IQS_ADDR, 0x09, 1, readback, 5, HAL_MAX_DELAY);
	}
	*/

    return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	200078ec 	.word	0x200078ec

08003c08 <iqs263_read>:

  return HAL_OK;

}

HAL_StatusTypeDef iqs263_read(uint8_t addr, uint8_t* buf, uint8_t size) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af04      	add	r7, sp, #16
 8003c0e:	4603      	mov	r3, r0
 8003c10:	6039      	str	r1, [r7, #0]
 8003c12:	71fb      	strb	r3, [r7, #7]
 8003c14:	4613      	mov	r3, r2
 8003c16:	71bb      	strb	r3, [r7, #6]


  const uint16_t max_tries = 300;
 8003c18:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003c1c:	817b      	strh	r3, [r7, #10]
  uint16_t current_tries = 0;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	81fb      	strh	r3, [r7, #14]

  HAL_StatusTypeDef resp = HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	737b      	strb	r3, [r7, #13]

  while (resp == HAL_ERROR && current_tries < max_tries){
 8003c26:	e014      	b.n	8003c52 <iqs263_read+0x4a>
    resp = HAL_I2C_Mem_Read(&IQS_I2C_PORT, IQS_ADDR, addr, 1, buf, size, HAL_MAX_DELAY);
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	b299      	uxth	r1, r3
 8003c2c:	79bb      	ldrb	r3, [r7, #6]
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	f04f 32ff 	mov.w	r2, #4294967295
 8003c34:	9202      	str	r2, [sp, #8]
 8003c36:	9301      	str	r3, [sp, #4]
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	9300      	str	r3, [sp, #0]
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	460a      	mov	r2, r1
 8003c40:	2188      	movs	r1, #136	; 0x88
 8003c42:	480d      	ldr	r0, [pc, #52]	; (8003c78 <iqs263_read+0x70>)
 8003c44:	f003 f940 	bl	8006ec8 <HAL_I2C_Mem_Read>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	737b      	strb	r3, [r7, #13]
    current_tries++;
 8003c4c:	89fb      	ldrh	r3, [r7, #14]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	81fb      	strh	r3, [r7, #14]
  while (resp == HAL_ERROR && current_tries < max_tries){
 8003c52:	7b7b      	ldrb	r3, [r7, #13]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d103      	bne.n	8003c60 <iqs263_read+0x58>
 8003c58:	89fa      	ldrh	r2, [r7, #14]
 8003c5a:	897b      	ldrh	r3, [r7, #10]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d3e3      	bcc.n	8003c28 <iqs263_read+0x20>
  }

  if (current_tries >= max_tries) {
 8003c60:	89fa      	ldrh	r2, [r7, #14]
 8003c62:	897b      	ldrh	r3, [r7, #10]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d301      	bcc.n	8003c6c <iqs263_read+0x64>
	  return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e000      	b.n	8003c6e <iqs263_read+0x66>
  }

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0

}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	200078ec 	.word	0x200078ec

08003c7c <iqs263_get_min_if_pressed>:
	iqs263_poll_raw(coords);
	return _get_min(coords);
}


int iqs263_get_min_if_pressed(){
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
	int* coords[4] = {0x0000, 0x0000, 0x0000, 0x0000};
 8003c82:	463b      	mov	r3, r7
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	605a      	str	r2, [r3, #4]
 8003c8a:	609a      	str	r2, [r3, #8]
 8003c8c:	60da      	str	r2, [r3, #12]
	iqs263_poll_raw(coords);
 8003c8e:	463b      	mov	r3, r7
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff ff26 	bl	8003ae2 <iqs263_poll_raw>
	return _get_min_if_pressed(coords);
 8003c96:	463b      	mov	r3, r7
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff ff0f 	bl	8003abc <_get_min_if_pressed>
 8003c9e:	4603      	mov	r3, r0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <LL_EXTI_DisableIT_0_31>:
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003cb0:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <LL_EXTI_DisableIT_0_31+0x28>)
 8003cb2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	4905      	ldr	r1, [pc, #20]	; (8003cd0 <LL_EXTI_DisableIT_0_31+0x28>)
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	58000800 	.word	0x58000800

08003cd4 <LL_EXTI_DisableIT_32_63>:
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003cdc:	4b07      	ldr	r3, [pc, #28]	; (8003cfc <LL_EXTI_DisableIT_32_63+0x28>)
 8003cde:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	4905      	ldr	r1, [pc, #20]	; (8003cfc <LL_EXTI_DisableIT_32_63+0x28>)
 8003ce8:	4013      	ands	r3, r2
 8003cea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	58000800 	.word	0x58000800

08003d00 <LL_RCC_HSE_SetCapacitorTuning>:
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8003d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d0c:	4a0a      	ldr	r2, [pc, #40]	; (8003d38 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8003d0e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8003d12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d1a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	021b      	lsls	r3, r3, #8
 8003d22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d26:	4313      	orrs	r3, r2
 8003d28:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	cafecafe 	.word	0xcafecafe

08003d3c <LL_RCC_LSE_SetDriveCapability>:
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003d44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4c:	f023 0218 	bic.w	r2, r3, #24
 8003d50:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003d6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d74:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003d80:	bf00      	nop
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003d8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003da2:	bf00      	nop
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 8003db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003db4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003db8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003dbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003dc0:	d101      	bne.n	8003dc6 <LL_RCC_IsActiveFlag_PINRST+0x1a>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e000      	b.n	8003dc8 <LL_RCC_IsActiveFlag_PINRST+0x1c>
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 8003dd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003de2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003de6:	d101      	bne.n	8003dec <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 8003de8:	2301      	movs	r3, #1
 8003dea:	e000      	b.n	8003dee <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <LL_AHB2_GRP1_EnableClock>:
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003e00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003e10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
}
 8003e1e:	bf00      	nop
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <LL_AHB3_GRP1_EnableClock>:
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b085      	sub	sp, #20
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003e32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e38:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003e42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
}
 8003e50:	bf00      	nop
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <LL_C1_IPCC_DisableTransmitChannel>:
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	041b      	lsls	r3, r3, #16
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	605a      	str	r2, [r3, #4]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr

08003e80 <LL_C1_IPCC_DisableReceiveChannel>:
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	431a      	orrs	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	605a      	str	r2, [r3, #4]
}
 8003e96:	bf00      	nop
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr

08003ea2 <LL_C2_IPCC_DisableTransmitChannel>:
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b083      	sub	sp, #12
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
 8003eaa:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	695a      	ldr	r2, [r3, #20]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	041b      	lsls	r3, r3, #16
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	615a      	str	r2, [r3, #20]
}
 8003eba:	bf00      	nop
 8003ebc:	370c      	adds	r7, #12
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <LL_C2_IPCC_DisableReceiveChannel>:
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
 8003ece:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	695a      	ldr	r2, [r3, #20]
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	615a      	str	r2, [r3, #20]
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <LL_C1_IPCC_ClearFlag_CHx>:
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	609a      	str	r2, [r3, #8]
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <LL_C2_IPCC_ClearFlag_CHx>:
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	619a      	str	r2, [r3, #24]
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003f24:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <LL_LPM_EnableSleep+0x1c>)
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	4a04      	ldr	r2, [pc, #16]	; (8003f3c <LL_LPM_EnableSleep+0x1c>)
 8003f2a:	f023 0304 	bic.w	r3, r3, #4
 8003f2e:	6113      	str	r3, [r2, #16]
}
 8003f30:	bf00      	nop
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	e000ed00 	.word	0xe000ed00

08003f40 <main>:
static void Reset_BackupDomain( void );
static void Init_Exti( void );
static void Config_HSE(void);

int main(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003f44:	4b4b      	ldr	r3, [pc, #300]	; (8004074 <main+0x134>)
 8003f46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003f4a:	611a      	str	r2, [r3, #16]


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f4c:	f002 f886 	bl	800605c <HAL_Init>

  /* USER CODE BEGIN Init */
  Reset_Device();
 8003f50:	f001 f81f 	bl	8004f92 <Reset_Device>
  Config_HSE();
 8003f54:	f001 f809 	bl	8004f6a <Config_HSE>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f58:	f000 f8dc 	bl	8004114 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 8003f5c:	f000 fffe 	bl	8004f5c <PeriphClock_Config>
  Init_Exti(); /**< Configure the system Power Mode */
 8003f60:	f001 f859 	bl	8005016 <Init_Exti>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f64:	f000 faea 	bl	800453c <MX_GPIO_Init>
  MX_I2C1_Init();
 8003f68:	f000 f954 	bl	8004214 <MX_I2C1_Init>
  MX_SPI1_Init();
 8003f6c:	f000 f9f8 	bl	8004360 <MX_SPI1_Init>
  MX_RF_Init();
 8003f70:	f000 f990 	bl	8004294 <MX_RF_Init>
  MX_RTC_Init();
 8003f74:	f000 f996 	bl	80042a4 <MX_RTC_Init>
  MX_TIM1_Init();
 8003f78:	f000 fa30 	bl	80043dc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  GlobalState_Init();
 8003f7c:	f000 fb40 	bl	8004600 <GlobalState_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003f80:	f009 ffb2 	bl	800dee8 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
    /* creation of rtcMutex */
    rtcMutexHandle = osMutexNew(&rtcMutex_attributes);
 8003f84:	483c      	ldr	r0, [pc, #240]	; (8004078 <main+0x138>)
 8003f86:	f00a f9e3 	bl	800e350 <osMutexNew>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	4b3b      	ldr	r3, [pc, #236]	; (800407c <main+0x13c>)
 8003f8e:	601a      	str	r2, [r3, #0]

    /* creation of timeBoundMutex */
    timeBoundMutexHandle = osMutexNew(&timeBoundMutex_attributes);
 8003f90:	483b      	ldr	r0, [pc, #236]	; (8004080 <main+0x140>)
 8003f92:	f00a f9dd 	bl	800e350 <osMutexNew>
 8003f96:	4602      	mov	r2, r0
 8003f98:	4b3a      	ldr	r3, [pc, #232]	; (8004084 <main+0x144>)
 8003f9a:	601a      	str	r2, [r3, #0]

    /* creation of lastSeenMutex */
    lastSeenMutexHandle = osMutexNew(&lastSeenMutex_attributes);
 8003f9c:	483a      	ldr	r0, [pc, #232]	; (8004088 <main+0x148>)
 8003f9e:	f00a f9d7 	bl	800e350 <osMutexNew>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	4b39      	ldr	r3, [pc, #228]	; (800408c <main+0x14c>)
 8003fa6:	601a      	str	r2, [r3, #0]

    /* creation of timeEstimateMutex */
    timeEstimateMutexHandle = osMutexNew(&timeEstimateMutex_attributes);
 8003fa8:	4839      	ldr	r0, [pc, #228]	; (8004090 <main+0x150>)
 8003faa:	f00a f9d1 	bl	800e350 <osMutexNew>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	4b38      	ldr	r3, [pc, #224]	; (8004094 <main+0x154>)
 8003fb2:	601a      	str	r2, [r3, #0]

    /* creation of conditionMutex */
    conditionMutexHandle = osMutexNew(&conditionMutex_attributes);
 8003fb4:	4838      	ldr	r0, [pc, #224]	; (8004098 <main+0x158>)
 8003fb6:	f00a f9cb 	bl	800e350 <osMutexNew>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	4b37      	ldr	r3, [pc, #220]	; (800409c <main+0x15c>)
 8003fbe:	601a      	str	r2, [r3, #0]

    /* creation of modeMutex */
    modeMutexHandle = osMutexNew(&modeMutex_attributes);
 8003fc0:	4837      	ldr	r0, [pc, #220]	; (80040a0 <main+0x160>)
 8003fc2:	f00a f9c5 	bl	800e350 <osMutexNew>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	4b36      	ldr	r3, [pc, #216]	; (80040a4 <main+0x164>)
 8003fca:	601a      	str	r2, [r3, #0]

    /* creation of surveyMutex */
    surveyMutexHandle = osMutexNew(&surveyMutex_attributes);
 8003fcc:	4836      	ldr	r0, [pc, #216]	; (80040a8 <main+0x168>)
 8003fce:	f00a f9bf 	bl	800e350 <osMutexNew>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	4b35      	ldr	r3, [pc, #212]	; (80040ac <main+0x16c>)
 8003fd6:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_QUEUES */
      /* creation of bleTXqueue */
      bleTXqueueHandle = osMessageQueueNew (16, sizeof(BLETX_Queue_t), &bleTXqueue_attributes);
 8003fd8:	4a35      	ldr	r2, [pc, #212]	; (80040b0 <main+0x170>)
 8003fda:	2104      	movs	r1, #4
 8003fdc:	2010      	movs	r0, #16
 8003fde:	f00a fc5b 	bl	800e898 <osMessageQueueNew>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	4b33      	ldr	r3, [pc, #204]	; (80040b4 <main+0x174>)
 8003fe6:	601a      	str	r2, [r3, #0]

      /* creation of bleRXqueue */
      bleRXqueueHandle = osMessageQueueNew (16, sizeof(P2PS_STM_Data_t *), &bleRXqueue_attributes);
 8003fe8:	4a33      	ldr	r2, [pc, #204]	; (80040b8 <main+0x178>)
 8003fea:	2104      	movs	r1, #4
 8003fec:	2010      	movs	r0, #16
 8003fee:	f00a fc53 	bl	800e898 <osMessageQueueNew>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	4b31      	ldr	r3, [pc, #196]	; (80040bc <main+0x17c>)
 8003ff6:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
        /* creation of uiControl */
        uiControlHandle = osThreadNew(startUIControl, NULL, &uiControl_attributes);
 8003ff8:	4a31      	ldr	r2, [pc, #196]	; (80040c0 <main+0x180>)
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	4831      	ldr	r0, [pc, #196]	; (80040c4 <main+0x184>)
 8003ffe:	f009 ffdd 	bl	800dfbc <osThreadNew>
 8004002:	4602      	mov	r2, r0
 8004004:	4b30      	ldr	r3, [pc, #192]	; (80040c8 <main+0x188>)
 8004006:	601a      	str	r2, [r3, #0]

        /* creation of ESMMain */
        esmMainHandle = osThreadNew(startESMMain, NULL, &esmMain_attributes);
 8004008:	4a30      	ldr	r2, [pc, #192]	; (80040cc <main+0x18c>)
 800400a:	2100      	movs	r1, #0
 800400c:	4830      	ldr	r0, [pc, #192]	; (80040d0 <main+0x190>)
 800400e:	f009 ffd5 	bl	800dfbc <osThreadNew>
 8004012:	4602      	mov	r2, r0
 8004014:	4b2f      	ldr	r3, [pc, #188]	; (80040d4 <main+0x194>)
 8004016:	601a      	str	r2, [r3, #0]

        /* creation of buttonPress */
        buttonPressHandle = osThreadNew(startButtonPress, NULL, &buttonPress_attributes);
 8004018:	4a2f      	ldr	r2, [pc, #188]	; (80040d8 <main+0x198>)
 800401a:	2100      	movs	r1, #0
 800401c:	482f      	ldr	r0, [pc, #188]	; (80040dc <main+0x19c>)
 800401e:	f009 ffcd 	bl	800dfbc <osThreadNew>
 8004022:	4602      	mov	r2, r0
 8004024:	4b2e      	ldr	r3, [pc, #184]	; (80040e0 <main+0x1a0>)
 8004026:	601a      	str	r2, [r3, #0]

        /* creation of alert */
        alertHandle = osThreadNew(startAlert, NULL, &alert_attributes);
 8004028:	4a2e      	ldr	r2, [pc, #184]	; (80040e4 <main+0x1a4>)
 800402a:	2100      	movs	r1, #0
 800402c:	482e      	ldr	r0, [pc, #184]	; (80040e8 <main+0x1a8>)
 800402e:	f009 ffc5 	bl	800dfbc <osThreadNew>
 8004032:	4602      	mov	r2, r0
 8004034:	4b2d      	ldr	r3, [pc, #180]	; (80040ec <main+0x1ac>)
 8004036:	601a      	str	r2, [r3, #0]

        /* creation of conditionsPoll */
        conditionsPollHandle = osThreadNew(startConditionsPoll, NULL, &conditionsPoll_attributes);
 8004038:	4a2d      	ldr	r2, [pc, #180]	; (80040f0 <main+0x1b0>)
 800403a:	2100      	movs	r1, #0
 800403c:	482d      	ldr	r0, [pc, #180]	; (80040f4 <main+0x1b4>)
 800403e:	f009 ffbd 	bl	800dfbc <osThreadNew>
 8004042:	4602      	mov	r2, r0
 8004044:	4b2c      	ldr	r3, [pc, #176]	; (80040f8 <main+0x1b8>)
 8004046:	601a      	str	r2, [r3, #0]

        /* creation of bleTX */
        bleTXHandle = osThreadNew(startBLETX, NULL, &bleTX_attributes);
 8004048:	4a2c      	ldr	r2, [pc, #176]	; (80040fc <main+0x1bc>)
 800404a:	2100      	movs	r1, #0
 800404c:	482c      	ldr	r0, [pc, #176]	; (8004100 <main+0x1c0>)
 800404e:	f009 ffb5 	bl	800dfbc <osThreadNew>
 8004052:	4602      	mov	r2, r0
 8004054:	4b2b      	ldr	r3, [pc, #172]	; (8004104 <main+0x1c4>)
 8004056:	601a      	str	r2, [r3, #0]

        /* creation of bleRX */
        bleRXHandle = osThreadNew(startBLERX, NULL, &bleRX_attributes);
 8004058:	4a2b      	ldr	r2, [pc, #172]	; (8004108 <main+0x1c8>)
 800405a:	2100      	movs	r1, #0
 800405c:	482b      	ldr	r0, [pc, #172]	; (800410c <main+0x1cc>)
 800405e:	f009 ffad 	bl	800dfbc <osThreadNew>
 8004062:	4602      	mov	r2, r0
 8004064:	4b2a      	ldr	r3, [pc, #168]	; (8004110 <main+0x1d0>)
 8004066:	601a      	str	r2, [r3, #0]


  /* Init code for STM32_WPAN */
  APPE_Init();
 8004068:	f7fd ff66 	bl	8001f38 <APPE_Init>
  /* Start scheduler */
  osKernelStart();
 800406c:	f009 ff70 	bl	800df50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  while (1){}
 8004070:	e7fe      	b.n	8004070 <main+0x130>
 8004072:	bf00      	nop
 8004074:	58004000 	.word	0x58004000
 8004078:	08017910 	.word	0x08017910
 800407c:	200077c0 	.word	0x200077c0
 8004080:	08017920 	.word	0x08017920
 8004084:	200078e8 	.word	0x200078e8
 8004088:	08017930 	.word	0x08017930
 800408c:	20007a18 	.word	0x20007a18
 8004090:	08017940 	.word	0x08017940
 8004094:	20007944 	.word	0x20007944
 8004098:	08017950 	.word	0x08017950
 800409c:	20007938 	.word	0x20007938
 80040a0:	08017960 	.word	0x08017960
 80040a4:	20007948 	.word	0x20007948
 80040a8:	08017970 	.word	0x08017970
 80040ac:	2000793c 	.word	0x2000793c
 80040b0:	080178e0 	.word	0x080178e0
 80040b4:	200079a8 	.word	0x200079a8
 80040b8:	080178f8 	.word	0x080178f8
 80040bc:	20007790 	.word	0x20007790
 80040c0:	080177e4 	.word	0x080177e4
 80040c4:	08004739 	.word	0x08004739
 80040c8:	200079ac 	.word	0x200079ac
 80040cc:	08017808 	.word	0x08017808
 80040d0:	08004a81 	.word	0x08004a81
 80040d4:	200079b0 	.word	0x200079b0
 80040d8:	0801782c 	.word	0x0801782c
 80040dc:	08004aa5 	.word	0x08004aa5
 80040e0:	200078e0 	.word	0x200078e0
 80040e4:	08017850 	.word	0x08017850
 80040e8:	08004bf5 	.word	0x08004bf5
 80040ec:	200078e4 	.word	0x200078e4
 80040f0:	08017874 	.word	0x08017874
 80040f4:	08004cdd 	.word	0x08004cdd
 80040f8:	20007958 	.word	0x20007958
 80040fc:	08017898 	.word	0x08017898
 8004100:	08004e29 	.word	0x08004e29
 8004104:	20007940 	.word	0x20007940
 8004108:	080178bc 	.word	0x080178bc
 800410c:	08004e59 	.word	0x08004e59
 8004110:	20007954 	.word	0x20007954

08004114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b0ae      	sub	sp, #184	; 0xb8
 8004118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800411a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800411e:	2248      	movs	r2, #72	; 0x48
 8004120:	2100      	movs	r1, #0
 8004122:	4618      	mov	r0, r3
 8004124:	f00e f905 	bl	8012332 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004128:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	605a      	str	r2, [r3, #4]
 8004132:	609a      	str	r2, [r3, #8]
 8004134:	60da      	str	r2, [r3, #12]
 8004136:	611a      	str	r2, [r3, #16]
 8004138:	615a      	str	r2, [r3, #20]
 800413a:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800413c:	1d3b      	adds	r3, r7, #4
 800413e:	2250      	movs	r2, #80	; 0x50
 8004140:	2100      	movs	r1, #0
 8004142:	4618      	mov	r0, r3
 8004144:	f00e f8f5 	bl	8012332 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004148:	f003 faf8 	bl	800773c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800414c:	2000      	movs	r0, #0
 800414e:	f7ff fdf5 	bl	8003d3c <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004152:	4b2f      	ldr	r3, [pc, #188]	; (8004210 <SystemClock_Config+0xfc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800415a:	4a2d      	ldr	r2, [pc, #180]	; (8004210 <SystemClock_Config+0xfc>)
 800415c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004160:	6013      	str	r3, [r2, #0]
 8004162:	4b2b      	ldr	r3, [pc, #172]	; (8004210 <SystemClock_Config+0xfc>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800416e:	2307      	movs	r3, #7
 8004170:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004172:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004176:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004178:	2301      	movs	r3, #1
 800417a:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800417c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004180:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004182:	2340      	movs	r3, #64	; 0x40
 8004184:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004188:	2300      	movs	r3, #0
 800418a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800418e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004192:	4618      	mov	r0, r3
 8004194:	f003 fe72 	bl	8007e7c <HAL_RCC_OscConfig>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800419e:	f000 ff7d 	bl	800509c <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80041a2:	236f      	movs	r3, #111	; 0x6f
 80041a4:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80041a6:	2302      	movs	r3, #2
 80041a8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041aa:	2300      	movs	r3, #0
 80041ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041ae:	2300      	movs	r3, #0
 80041b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041b2:	2300      	movs	r3, #0
 80041b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80041b6:	2300      	movs	r3, #0
 80041b8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80041ba:	2300      	movs	r3, #0
 80041bc:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80041be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80041c2:	2101      	movs	r1, #1
 80041c4:	4618      	mov	r0, r3
 80041c6:	f004 f9e5 	bl	8008594 <HAL_RCC_ClockConfig>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80041d0:	f000 ff64 	bl	800509c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80041d4:	f643 0303 	movw	r3, #14339	; 0x3803
 80041d8:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_LPUART1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80041da:	2300      	movs	r3, #0
 80041dc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80041de:	2300      	movs	r3, #0
 80041e0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80041e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041e6:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80041e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80041ec:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80041ee:	2302      	movs	r3, #2
 80041f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80041f2:	2310      	movs	r3, #16
 80041f4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041f6:	1d3b      	adds	r3, r7, #4
 80041f8:	4618      	mov	r0, r3
 80041fa:	f004 fe26 	bl	8008e4a <HAL_RCCEx_PeriphCLKConfig>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8004204:	f000 ff4a 	bl	800509c <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 8004208:	bf00      	nop
 800420a:	37b8      	adds	r7, #184	; 0xb8
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	58000400 	.word	0x58000400

08004214 <MX_I2C1_Init>:


static void MX_I2C1_Init(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004218:	4b1b      	ldr	r3, [pc, #108]	; (8004288 <MX_I2C1_Init+0x74>)
 800421a:	4a1c      	ldr	r2, [pc, #112]	; (800428c <MX_I2C1_Init+0x78>)
 800421c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 800421e:	4b1a      	ldr	r3, [pc, #104]	; (8004288 <MX_I2C1_Init+0x74>)
 8004220:	4a1b      	ldr	r2, [pc, #108]	; (8004290 <MX_I2C1_Init+0x7c>)
 8004222:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004224:	4b18      	ldr	r3, [pc, #96]	; (8004288 <MX_I2C1_Init+0x74>)
 8004226:	2200      	movs	r2, #0
 8004228:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800422a:	4b17      	ldr	r3, [pc, #92]	; (8004288 <MX_I2C1_Init+0x74>)
 800422c:	2201      	movs	r2, #1
 800422e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004230:	4b15      	ldr	r3, [pc, #84]	; (8004288 <MX_I2C1_Init+0x74>)
 8004232:	2200      	movs	r2, #0
 8004234:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004236:	4b14      	ldr	r3, [pc, #80]	; (8004288 <MX_I2C1_Init+0x74>)
 8004238:	2200      	movs	r2, #0
 800423a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800423c:	4b12      	ldr	r3, [pc, #72]	; (8004288 <MX_I2C1_Init+0x74>)
 800423e:	2200      	movs	r2, #0
 8004240:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004242:	4b11      	ldr	r3, [pc, #68]	; (8004288 <MX_I2C1_Init+0x74>)
 8004244:	2200      	movs	r2, #0
 8004246:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004248:	4b0f      	ldr	r3, [pc, #60]	; (8004288 <MX_I2C1_Init+0x74>)
 800424a:	2200      	movs	r2, #0
 800424c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800424e:	480e      	ldr	r0, [pc, #56]	; (8004288 <MX_I2C1_Init+0x74>)
 8004250:	f002 faac 	bl	80067ac <HAL_I2C_Init>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800425a:	f000 ff1f 	bl	800509c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800425e:	2100      	movs	r1, #0
 8004260:	4809      	ldr	r0, [pc, #36]	; (8004288 <MX_I2C1_Init+0x74>)
 8004262:	f003 f9d3 	bl	800760c <HAL_I2CEx_ConfigAnalogFilter>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800426c:	f000 ff16 	bl	800509c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004270:	2100      	movs	r1, #0
 8004272:	4805      	ldr	r0, [pc, #20]	; (8004288 <MX_I2C1_Init+0x74>)
 8004274:	f003 fa15 	bl	80076a2 <HAL_I2CEx_ConfigDigitalFilter>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800427e:	f000 ff0d 	bl	800509c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004282:	bf00      	nop
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	200078ec 	.word	0x200078ec
 800428c:	40005400 	.word	0x40005400
 8004290:	00300f38 	.word	0x00300f38

08004294 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8004298:	bf00      	nop
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
	...

080042a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80042aa:	4b2b      	ldr	r3, [pc, #172]	; (8004358 <MX_RTC_Init+0xb4>)
 80042ac:	4a2b      	ldr	r2, [pc, #172]	; (800435c <MX_RTC_Init+0xb8>)
 80042ae:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80042b0:	4b29      	ldr	r3, [pc, #164]	; (8004358 <MX_RTC_Init+0xb4>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80042b6:	4b28      	ldr	r3, [pc, #160]	; (8004358 <MX_RTC_Init+0xb4>)
 80042b8:	227f      	movs	r2, #127	; 0x7f
 80042ba:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80042bc:	4b26      	ldr	r3, [pc, #152]	; (8004358 <MX_RTC_Init+0xb4>)
 80042be:	22ff      	movs	r2, #255	; 0xff
 80042c0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80042c2:	4b25      	ldr	r3, [pc, #148]	; (8004358 <MX_RTC_Init+0xb4>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80042c8:	4b23      	ldr	r3, [pc, #140]	; (8004358 <MX_RTC_Init+0xb4>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80042ce:	4b22      	ldr	r3, [pc, #136]	; (8004358 <MX_RTC_Init+0xb4>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80042d4:	4b20      	ldr	r3, [pc, #128]	; (8004358 <MX_RTC_Init+0xb4>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80042da:	481f      	ldr	r0, [pc, #124]	; (8004358 <MX_RTC_Init+0xb4>)
 80042dc:	f005 f83b 	bl	8009356 <HAL_RTC_Init>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80042e6:	f000 fed9 	bl	800509c <Error_Handler>
  /* Enable RTC registers write protection */
  //LL_RTC_EnableWriteProtection(RTC);

  /** Initialize RTC and set the Time and Date
    */
    RTC_TimeTypeDef sTime = {0};
 80042ea:	1d3b      	adds	r3, r7, #4
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	605a      	str	r2, [r3, #4]
 80042f2:	609a      	str	r2, [r3, #8]
 80042f4:	60da      	str	r2, [r3, #12]
 80042f6:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80042f8:	2300      	movs	r3, #0
 80042fa:	603b      	str	r3, [r7, #0]

    sTime.Hours = 0x11;
 80042fc:	2311      	movs	r3, #17
 80042fe:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 0x59;
 8004300:	2359      	movs	r3, #89	; 0x59
 8004302:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 0x29;
 8004304:	2329      	movs	r3, #41	; 0x29
 8004306:	71bb      	strb	r3, [r7, #6]
    sTime.SubSeconds = 0x0;
 8004308:	2300      	movs	r3, #0
 800430a:	60bb      	str	r3, [r7, #8]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800430c:	2300      	movs	r3, #0
 800430e:	613b      	str	r3, [r7, #16]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004310:	2300      	movs	r3, #0
 8004312:	617b      	str	r3, [r7, #20]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004314:	1d3b      	adds	r3, r7, #4
 8004316:	2201      	movs	r2, #1
 8004318:	4619      	mov	r1, r3
 800431a:	480f      	ldr	r0, [pc, #60]	; (8004358 <MX_RTC_Init+0xb4>)
 800431c:	f005 f8b9 	bl	8009492 <HAL_RTC_SetTime>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <MX_RTC_Init+0x86>
    {
      Error_Handler();
 8004326:	f000 feb9 	bl	800509c <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 800432a:	2302      	movs	r3, #2
 800432c:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_MARCH;
 800432e:	2303      	movs	r3, #3
 8004330:	707b      	strb	r3, [r7, #1]
    sDate.Date = 0x29;
 8004332:	2329      	movs	r3, #41	; 0x29
 8004334:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 0x20;
 8004336:	2320      	movs	r3, #32
 8004338:	70fb      	strb	r3, [r7, #3]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800433a:	463b      	mov	r3, r7
 800433c:	2201      	movs	r2, #1
 800433e:	4619      	mov	r1, r3
 8004340:	4805      	ldr	r0, [pc, #20]	; (8004358 <MX_RTC_Init+0xb4>)
 8004342:	f005 f9c6 	bl	80096d2 <HAL_RTC_SetDate>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <MX_RTC_Init+0xac>
    {
      Error_Handler();
 800434c:	f000 fea6 	bl	800509c <Error_Handler>
    }


  /* USER CODE END RTC_Init 2 */

}
 8004350:	bf00      	nop
 8004352:	3718      	adds	r7, #24
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	2000779c 	.word	0x2000779c
 800435c:	40002800 	.word	0x40002800

08004360 <MX_SPI1_Init>:



/* USER CODE BEGIN 4 */
static void MX_SPI1_Init(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004364:	4b1b      	ldr	r3, [pc, #108]	; (80043d4 <MX_SPI1_Init+0x74>)
 8004366:	4a1c      	ldr	r2, [pc, #112]	; (80043d8 <MX_SPI1_Init+0x78>)
 8004368:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800436a:	4b1a      	ldr	r3, [pc, #104]	; (80043d4 <MX_SPI1_Init+0x74>)
 800436c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004370:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8004372:	4b18      	ldr	r3, [pc, #96]	; (80043d4 <MX_SPI1_Init+0x74>)
 8004374:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004378:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800437a:	4b16      	ldr	r3, [pc, #88]	; (80043d4 <MX_SPI1_Init+0x74>)
 800437c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004380:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004382:	4b14      	ldr	r3, [pc, #80]	; (80043d4 <MX_SPI1_Init+0x74>)
 8004384:	2200      	movs	r2, #0
 8004386:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004388:	4b12      	ldr	r3, [pc, #72]	; (80043d4 <MX_SPI1_Init+0x74>)
 800438a:	2200      	movs	r2, #0
 800438c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800438e:	4b11      	ldr	r3, [pc, #68]	; (80043d4 <MX_SPI1_Init+0x74>)
 8004390:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004394:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004396:	4b0f      	ldr	r3, [pc, #60]	; (80043d4 <MX_SPI1_Init+0x74>)
 8004398:	2200      	movs	r2, #0
 800439a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800439c:	4b0d      	ldr	r3, [pc, #52]	; (80043d4 <MX_SPI1_Init+0x74>)
 800439e:	2200      	movs	r2, #0
 80043a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80043a2:	4b0c      	ldr	r3, [pc, #48]	; (80043d4 <MX_SPI1_Init+0x74>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043a8:	4b0a      	ldr	r3, [pc, #40]	; (80043d4 <MX_SPI1_Init+0x74>)
 80043aa:	2200      	movs	r2, #0
 80043ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80043ae:	4b09      	ldr	r3, [pc, #36]	; (80043d4 <MX_SPI1_Init+0x74>)
 80043b0:	2207      	movs	r2, #7
 80043b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80043b4:	4b07      	ldr	r3, [pc, #28]	; (80043d4 <MX_SPI1_Init+0x74>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80043ba:	4b06      	ldr	r3, [pc, #24]	; (80043d4 <MX_SPI1_Init+0x74>)
 80043bc:	2208      	movs	r2, #8
 80043be:	635a      	str	r2, [r3, #52]	; 0x34

  //hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  //hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;

  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80043c0:	4804      	ldr	r0, [pc, #16]	; (80043d4 <MX_SPI1_Init+0x74>)
 80043c2:	f005 fb43 	bl	8009a4c <HAL_SPI_Init>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80043cc:	f000 fe66 	bl	800509c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80043d0:	bf00      	nop
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	200079b4 	.word	0x200079b4
 80043d8:	40013000 	.word	0x40013000

080043dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b09c      	sub	sp, #112	; 0x70
 80043e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80043e6:	2200      	movs	r2, #0
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	605a      	str	r2, [r3, #4]
 80043ec:	609a      	str	r2, [r3, #8]
 80043ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80043f4:	2200      	movs	r2, #0
 80043f6:	601a      	str	r2, [r3, #0]
 80043f8:	605a      	str	r2, [r3, #4]
 80043fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004400:	2200      	movs	r2, #0
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	605a      	str	r2, [r3, #4]
 8004406:	609a      	str	r2, [r3, #8]
 8004408:	60da      	str	r2, [r3, #12]
 800440a:	611a      	str	r2, [r3, #16]
 800440c:	615a      	str	r2, [r3, #20]
 800440e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004410:	1d3b      	adds	r3, r7, #4
 8004412:	2234      	movs	r2, #52	; 0x34
 8004414:	2100      	movs	r1, #0
 8004416:	4618      	mov	r0, r3
 8004418:	f00d ff8b 	bl	8012332 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800441c:	4b45      	ldr	r3, [pc, #276]	; (8004534 <MX_TIM1_Init+0x158>)
 800441e:	4a46      	ldr	r2, [pc, #280]	; (8004538 <MX_TIM1_Init+0x15c>)
 8004420:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004422:	4b44      	ldr	r3, [pc, #272]	; (8004534 <MX_TIM1_Init+0x158>)
 8004424:	2200      	movs	r2, #0
 8004426:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004428:	4b42      	ldr	r3, [pc, #264]	; (8004534 <MX_TIM1_Init+0x158>)
 800442a:	2200      	movs	r2, #0
 800442c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 800442e:	4b41      	ldr	r3, [pc, #260]	; (8004534 <MX_TIM1_Init+0x158>)
 8004430:	2264      	movs	r2, #100	; 0x64
 8004432:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004434:	4b3f      	ldr	r3, [pc, #252]	; (8004534 <MX_TIM1_Init+0x158>)
 8004436:	2200      	movs	r2, #0
 8004438:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800443a:	4b3e      	ldr	r3, [pc, #248]	; (8004534 <MX_TIM1_Init+0x158>)
 800443c:	2200      	movs	r2, #0
 800443e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004440:	4b3c      	ldr	r3, [pc, #240]	; (8004534 <MX_TIM1_Init+0x158>)
 8004442:	2200      	movs	r2, #0
 8004444:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004446:	483b      	ldr	r0, [pc, #236]	; (8004534 <MX_TIM1_Init+0x158>)
 8004448:	f005 fe6e 	bl	800a128 <HAL_TIM_Base_Init>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004452:	f000 fe23 	bl	800509c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004456:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800445a:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800445c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004460:	4619      	mov	r1, r3
 8004462:	4834      	ldr	r0, [pc, #208]	; (8004534 <MX_TIM1_Init+0x158>)
 8004464:	f006 fafa 	bl	800aa5c <HAL_TIM_ConfigClockSource>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d001      	beq.n	8004472 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800446e:	f000 fe15 	bl	800509c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004472:	4830      	ldr	r0, [pc, #192]	; (8004534 <MX_TIM1_Init+0x158>)
 8004474:	f005 fefe 	bl	800a274 <HAL_TIM_PWM_Init>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800447e:	f000 fe0d 	bl	800509c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004482:	2300      	movs	r3, #0
 8004484:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004486:	2300      	movs	r3, #0
 8004488:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800448a:	2300      	movs	r3, #0
 800448c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800448e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004492:	4619      	mov	r1, r3
 8004494:	4827      	ldr	r0, [pc, #156]	; (8004534 <MX_TIM1_Init+0x158>)
 8004496:	f006 ff67 	bl	800b368 <HAL_TIMEx_MasterConfigSynchronization>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80044a0:	f000 fdfc 	bl	800509c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80044a4:	2360      	movs	r3, #96	; 0x60
 80044a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 100;
 80044a8:	2364      	movs	r3, #100	; 0x64
 80044aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80044ac:	2300      	movs	r3, #0
 80044ae:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80044b0:	2300      	movs	r3, #0
 80044b2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80044b4:	2304      	movs	r3, #4
 80044b6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80044b8:	2300      	movs	r3, #0
 80044ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80044bc:	2300      	movs	r3, #0
 80044be:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80044c4:	2200      	movs	r2, #0
 80044c6:	4619      	mov	r1, r3
 80044c8:	481a      	ldr	r0, [pc, #104]	; (8004534 <MX_TIM1_Init+0x158>)
 80044ca:	f006 f9b7 	bl	800a83c <HAL_TIM_PWM_ConfigChannel>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80044d4:	f000 fde2 	bl	800509c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80044d8:	2300      	movs	r3, #0
 80044da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80044dc:	2300      	movs	r3, #0
 80044de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80044e4:	2300      	movs	r3, #0
 80044e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80044ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80044f2:	2300      	movs	r3, #0
 80044f4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80044f6:	2300      	movs	r3, #0
 80044f8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80044fa:	2300      	movs	r3, #0
 80044fc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80044fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004502:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004504:	2300      	movs	r3, #0
 8004506:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004508:	2300      	movs	r3, #0
 800450a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800450c:	2300      	movs	r3, #0
 800450e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004510:	1d3b      	adds	r3, r7, #4
 8004512:	4619      	mov	r1, r3
 8004514:	4807      	ldr	r0, [pc, #28]	; (8004534 <MX_TIM1_Init+0x158>)
 8004516:	f006 ff87 	bl	800b428 <HAL_TIMEx_ConfigBreakDeadTime>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8004520:	f000 fdbc 	bl	800509c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004524:	4803      	ldr	r0, [pc, #12]	; (8004534 <MX_TIM1_Init+0x158>)
 8004526:	f001 f835 	bl	8005594 <HAL_TIM_MspPostInit>

}
 800452a:	bf00      	nop
 800452c:	3770      	adds	r7, #112	; 0x70
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	2000795c 	.word	0x2000795c
 8004538:	40012c00 	.word	0x40012c00

0800453c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004542:	1d3b      	adds	r3, r7, #4
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	605a      	str	r2, [r3, #4]
 800454a:	609a      	str	r2, [r3, #8]
 800454c:	60da      	str	r2, [r3, #12]
 800454e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004550:	2004      	movs	r0, #4
 8004552:	f7ff fc51 	bl	8003df8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004556:	2002      	movs	r0, #2
 8004558:	f7ff fc4e 	bl	8003df8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800455c:	2001      	movs	r0, #1
 800455e:	f7ff fc4b 	bl	8003df8 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_Pin, GPIO_PIN_RESET);
 8004562:	2200      	movs	r2, #0
 8004564:	2101      	movs	r1, #1
 8004566:	4824      	ldr	r0, [pc, #144]	; (80045f8 <MX_GPIO_Init+0xbc>)
 8004568:	f002 f8cc 	bl	8006704 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OLED_RESET_Pin */
  GPIO_InitStruct.Pin = OLED_RESET_Pin;
 800456c:	2301      	movs	r3, #1
 800456e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004570:	2301      	movs	r3, #1
 8004572:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004574:	2300      	movs	r3, #0
 8004576:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004578:	2300      	movs	r3, #0
 800457a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(OLED_RESET_GPIO_Port, &GPIO_InitStruct);
 800457c:	1d3b      	adds	r3, r7, #4
 800457e:	4619      	mov	r1, r3
 8004580:	481d      	ldr	r0, [pc, #116]	; (80045f8 <MX_GPIO_Init+0xbc>)
 8004582:	f001 ff37 	bl	80063f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8004586:	2338      	movs	r3, #56	; 0x38
 8004588:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800458a:	4b1c      	ldr	r3, [pc, #112]	; (80045fc <MX_GPIO_Init+0xc0>)
 800458c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800458e:	2301      	movs	r3, #1
 8004590:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004592:	1d3b      	adds	r3, r7, #4
 8004594:	4619      	mov	r1, r3
 8004596:	4818      	ldr	r0, [pc, #96]	; (80045f8 <MX_GPIO_Init+0xbc>)
 8004598:	f001 ff2c 	bl	80063f4 <HAL_GPIO_Init>

  /*Configure SPI_NSS pin to be GPIO, pulled up*/
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800459c:	2310      	movs	r3, #16
 800459e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045a0:	2301      	movs	r3, #1
 80045a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045a4:	2301      	movs	r3, #1
 80045a6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045a8:	1d3b      	adds	r3, r7, #4
 80045aa:	4619      	mov	r1, r3
 80045ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80045b0:	f001 ff20 	bl	80063f4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80045b4:	2201      	movs	r2, #1
 80045b6:	2110      	movs	r1, #16
 80045b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80045bc:	f002 f8a2 	bl	8006704 <HAL_GPIO_WritePin>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 15, 0);
 80045c0:	2200      	movs	r2, #0
 80045c2:	210f      	movs	r1, #15
 80045c4:	2009      	movs	r0, #9
 80045c6:	f001 fec3 	bl	8006350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80045ca:	2009      	movs	r0, #9
 80045cc:	f001 feda 	bl	8006384 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 80045d0:	2200      	movs	r2, #0
 80045d2:	210f      	movs	r1, #15
 80045d4:	200a      	movs	r0, #10
 80045d6:	f001 febb 	bl	8006350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80045da:	200a      	movs	r0, #10
 80045dc:	f001 fed2 	bl	8006384 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 15, 0);
 80045e0:	2200      	movs	r2, #0
 80045e2:	210f      	movs	r1, #15
 80045e4:	2017      	movs	r0, #23
 80045e6:	f001 feb3 	bl	8006350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80045ea:	2017      	movs	r0, #23
 80045ec:	f001 feca 	bl	8006384 <HAL_NVIC_EnableIRQ>

}
 80045f0:	bf00      	nop
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	48000400 	.word	0x48000400
 80045fc:	10310000 	.word	0x10310000

08004600 <GlobalState_Init>:

/* USER CODE BEGIN 4 */


static void GlobalState_Init(){
 8004600:	b5b0      	push	{r4, r5, r7, lr}
 8004602:	b08a      	sub	sp, #40	; 0x28
 8004604:	af00      	add	r7, sp, #0
	GlobalState.timeBound.startHR_BCD = 0x10; //10AM, BCD
 8004606:	4b35      	ldr	r3, [pc, #212]	; (80046dc <GlobalState_Init+0xdc>)
 8004608:	2210      	movs	r2, #16
 800460a:	701a      	strb	r2, [r3, #0]
	GlobalState.timeBound.endHR_BCD = 0x22;   //10PM, BCD
 800460c:	4b33      	ldr	r3, [pc, #204]	; (80046dc <GlobalState_Init+0xdc>)
 800460e:	2222      	movs	r2, #34	; 0x22
 8004610:	705a      	strb	r2, [r3, #1]
	GlobalState.timeBound.minInterval = 15;   //15min min interval
 8004612:	4b32      	ldr	r3, [pc, #200]	; (80046dc <GlobalState_Init+0xdc>)
 8004614:	220f      	movs	r2, #15
 8004616:	709a      	strb	r2, [r3, #2]
	GlobalState.timeBound.maxInterval = 90;   //90min max interval
 8004618:	4b30      	ldr	r3, [pc, #192]	; (80046dc <GlobalState_Init+0xdc>)
 800461a:	225a      	movs	r2, #90	; 0x5a
 800461c:	70da      	strb	r2, [r3, #3]

	RTC_TimeTypeDef tempTime;
	RTC_DateTypeDef tempDate;
	HAL_RTC_GetTime(&hrtc, &tempTime, RTC_FORMAT_BCD);
 800461e:	f107 0314 	add.w	r3, r7, #20
 8004622:	2201      	movs	r2, #1
 8004624:	4619      	mov	r1, r3
 8004626:	482e      	ldr	r0, [pc, #184]	; (80046e0 <GlobalState_Init+0xe0>)
 8004628:	f004 fff7 	bl	800961a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &tempDate, RTC_FORMAT_BCD);
 800462c:	f107 0310 	add.w	r3, r7, #16
 8004630:	2201      	movs	r2, #1
 8004632:	4619      	mov	r1, r3
 8004634:	482a      	ldr	r0, [pc, #168]	; (80046e0 <GlobalState_Init+0xe0>)
 8004636:	f005 f8fa 	bl	800982e <HAL_RTC_GetDate>

	//shallow structs so no issues with assignment
	GlobalState.lastSeenTime.time = tempTime;
 800463a:	4b28      	ldr	r3, [pc, #160]	; (80046dc <GlobalState_Init+0xdc>)
 800463c:	1d1c      	adds	r4, r3, #4
 800463e:	f107 0514 	add.w	r5, r7, #20
 8004642:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004644:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004646:	682b      	ldr	r3, [r5, #0]
 8004648:	6023      	str	r3, [r4, #0]
	GlobalState.lastSeenTime.date = tempDate;
 800464a:	4a24      	ldr	r2, [pc, #144]	; (80046dc <GlobalState_Init+0xdc>)
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	6193      	str	r3, [r2, #24]

	GlobalState.timeEstimateSample.time = tempTime;
 8004650:	4b22      	ldr	r3, [pc, #136]	; (80046dc <GlobalState_Init+0xdc>)
 8004652:	f103 041c 	add.w	r4, r3, #28
 8004656:	f107 0514 	add.w	r5, r7, #20
 800465a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800465c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800465e:	682b      	ldr	r3, [r5, #0]
 8004660:	6023      	str	r3, [r4, #0]
	GlobalState.timeEstimateSample.date = tempDate;
 8004662:	4a1e      	ldr	r2, [pc, #120]	; (80046dc <GlobalState_Init+0xdc>)
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	6313      	str	r3, [r2, #48]	; 0x30

	GlobalState.lastConditions.lux = 0.0;
 8004668:	4b1c      	ldr	r3, [pc, #112]	; (80046dc <GlobalState_Init+0xdc>)
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	635a      	str	r2, [r3, #52]	; 0x34
	GlobalState.lastConditions.whiteLux = 0.0;
 8004670:	4b1a      	ldr	r3, [pc, #104]	; (80046dc <GlobalState_Init+0xdc>)
 8004672:	f04f 0200 	mov.w	r2, #0
 8004676:	639a      	str	r2, [r3, #56]	; 0x38
	GlobalState.lastConditions.temp = 0.0;
 8004678:	4b18      	ldr	r3, [pc, #96]	; (80046dc <GlobalState_Init+0xdc>)
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	63da      	str	r2, [r3, #60]	; 0x3c
	GlobalState.lastConditions.humd = 0.0;
 8004680:	4b16      	ldr	r3, [pc, #88]	; (80046dc <GlobalState_Init+0xdc>)
 8004682:	f04f 0200 	mov.w	r2, #0
 8004686:	641a      	str	r2, [r3, #64]	; 0x40

	GlobalState.programMode = MODE_RESTING;
 8004688:	4b14      	ldr	r3, [pc, #80]	; (80046dc <GlobalState_Init+0xdc>)
 800468a:	2200      	movs	r2, #0
 800468c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	char temp_string[10] = "  DRAMSAY.";
 8004690:	4a14      	ldr	r2, [pc, #80]	; (80046e4 <GlobalState_Init+0xe4>)
 8004692:	1d3b      	adds	r3, r7, #4
 8004694:	ca07      	ldmia	r2, {r0, r1, r2}
 8004696:	c303      	stmia	r3!, {r0, r1}
 8004698:	801a      	strh	r2, [r3, #0]
	strncpy(GlobalState.surveyState.screenText, temp_string, strlen(temp_string));
 800469a:	1d3b      	adds	r3, r7, #4
 800469c:	4618      	mov	r0, r3
 800469e:	f7fb fd6f 	bl	8000180 <strlen>
 80046a2:	4602      	mov	r2, r0
 80046a4:	1d3b      	adds	r3, r7, #4
 80046a6:	4619      	mov	r1, r3
 80046a8:	480f      	ldr	r0, [pc, #60]	; (80046e8 <GlobalState_Init+0xe8>)
 80046aa:	f00e fb43 	bl	8012d34 <strncpy>
	GlobalState.surveyState.screenTextLength = strlen(temp_string);
 80046ae:	1d3b      	adds	r3, r7, #4
 80046b0:	4618      	mov	r0, r3
 80046b2:	f7fb fd65 	bl	8000180 <strlen>
 80046b6:	4603      	mov	r3, r0
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	4b08      	ldr	r3, [pc, #32]	; (80046dc <GlobalState_Init+0xdc>)
 80046bc:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	memset(GlobalState.surveyState.optionArray, 0, sizeof(GlobalState.surveyState.optionArray));
 80046c0:	221c      	movs	r2, #28
 80046c2:	2100      	movs	r1, #0
 80046c4:	4809      	ldr	r0, [pc, #36]	; (80046ec <GlobalState_Init+0xec>)
 80046c6:	f00d fe34 	bl	8012332 <memset>
	GlobalState.surveyState.optionArrayLength = 0;
 80046ca:	4b04      	ldr	r3, [pc, #16]	; (80046dc <GlobalState_Init+0xdc>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
}
 80046d2:	bf00      	nop
 80046d4:	3728      	adds	r7, #40	; 0x28
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bdb0      	pop	{r4, r5, r7, pc}
 80046da:	bf00      	nop
 80046dc:	200077c4 	.word	0x200077c4
 80046e0:	2000779c 	.word	0x2000779c
 80046e4:	080167e4 	.word	0x080167e4
 80046e8:	2000780c 	.word	0x2000780c
 80046ec:	20007890 	.word	0x20007890

080046f0 <HAL_GPIO_EXTI_Callback>:
static inline void clear_bit(long *x, int bitNum) {
    *x &= (~(1L << bitNum));
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af02      	add	r7, sp, #8
 80046f6:	4603      	mov	r3, r0
 80046f8:	80fb      	strh	r3, [r7, #6]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80046fa:	2300      	movs	r3, #0
 80046fc:	60fb      	str	r3, [r7, #12]
	xTaskNotifyFromISR(buttonPressHandle, GPIO_Pin, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 80046fe:	4b0c      	ldr	r3, [pc, #48]	; (8004730 <HAL_GPIO_EXTI_Callback+0x40>)
 8004700:	6818      	ldr	r0, [r3, #0]
 8004702:	88f9      	ldrh	r1, [r7, #6]
 8004704:	f107 030c 	add.w	r3, r7, #12
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	2300      	movs	r3, #0
 800470c:	2203      	movs	r2, #3
 800470e:	f00d f929 	bl	8011964 <xTaskGenericNotifyFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d007      	beq.n	8004728 <HAL_GPIO_EXTI_Callback+0x38>
 8004718:	4b06      	ldr	r3, [pc, #24]	; (8004734 <HAL_GPIO_EXTI_Callback+0x44>)
 800471a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800471e:	601a      	str	r2, [r3, #0]
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	f3bf 8f6f 	isb	sy

}
 8004728:	bf00      	nop
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	200078e0 	.word	0x200078e0
 8004734:	e000ed04 	.word	0xe000ed04

08004738 <startUIControl>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header startUIControl */
void startUIControl(void *argument)
{
 8004738:	b5b0      	push	{r4, r5, r7, lr}
 800473a:	b0ec      	sub	sp, #432	; 0x1b0
 800473c:	af02      	add	r7, sp, #8
 800473e:	1d3b      	adds	r3, r7, #4
 8004740:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
  HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_Pin, GPIO_PIN_SET);
 8004742:	2201      	movs	r2, #1
 8004744:	2101      	movs	r1, #1
 8004746:	48bf      	ldr	r0, [pc, #764]	; (8004a44 <startUIControl+0x30c>)
 8004748:	f001 ffdc 	bl	8006704 <HAL_GPIO_WritePin>

  uint8_t oled_buf[WIDTH * HEIGHT / 8];

  er_oled_begin();
 800474c:	f7fd fe92 	bl	8002474 <er_oled_begin>
  er_oled_clear(oled_buf);
 8004750:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004754:	4618      	mov	r0, r3
 8004756:	f7fd fef5 	bl	8002544 <er_oled_clear>
  er_oled_string(0, 10, "  DRAMSAY.", 12, 1, oled_buf);
 800475a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800475e:	9301      	str	r3, [sp, #4]
 8004760:	2301      	movs	r3, #1
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	230c      	movs	r3, #12
 8004766:	4ab8      	ldr	r2, [pc, #736]	; (8004a48 <startUIControl+0x310>)
 8004768:	210a      	movs	r1, #10
 800476a:	2000      	movs	r0, #0
 800476c:	f7fe f85a 	bl	8002824 <er_oled_string>
  er_oled_string(0, 28, "resenv | mit", 12, 1, oled_buf);
 8004770:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004774:	9301      	str	r3, [sp, #4]
 8004776:	2301      	movs	r3, #1
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	230c      	movs	r3, #12
 800477c:	4ab3      	ldr	r2, [pc, #716]	; (8004a4c <startUIControl+0x314>)
 800477e:	211c      	movs	r1, #28
 8004780:	2000      	movs	r0, #0
 8004782:	f7fe f84f 	bl	8002824 <er_oled_string>
  er_oled_display(oled_buf);
 8004786:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800478a:	4618      	mov	r0, r3
 800478c:	f7fe f88b 	bl	80028a6 <er_oled_display>

  osDelay(3000);
 8004790:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004794:	f009 fdae 	bl	800e2f4 <osDelay>

  er_oled_clear(oled_buf);
 8004798:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800479c:	4618      	mov	r0, r3
 800479e:	f7fd fed1 	bl	8002544 <er_oled_clear>
  er_oled_display(oled_buf);
 80047a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7fe f87d 	bl	80028a6 <er_oled_display>

  int16_t current_minute = -1;
 80047ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80047b0:	f8a7 31a2 	strh.w	r3, [r7, #418]	; 0x1a2
  int16_t last_minute = -1;
 80047b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80047b8:	f8a7 31a6 	strh.w	r3, [r7, #422]	; 0x1a6

  uint8_t touch_end_count = 0;
 80047bc:	2300      	movs	r3, #0
 80047be:	f887 31a5 	strb.w	r3, [r7, #421]	; 0x1a5
  #define TOUCH_END_TIMEOUT 6



  //init peripheral (not turbo mode, poll every 250ms, if touch sample at 40Hz until no touch)
  if (setup_iqs263() == HAL_ERROR) {
 80047c2:	f7ff f9bd 	bl	8003b40 <setup_iqs263>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d10c      	bne.n	80047e6 <startUIControl+0xae>
	  strncpy(errorCondition, "ERR:IQS263ST", sizeof(errorCondition));
 80047cc:	4aa0      	ldr	r2, [pc, #640]	; (8004a50 <startUIControl+0x318>)
 80047ce:	4ba1      	ldr	r3, [pc, #644]	; (8004a54 <startUIControl+0x31c>)
 80047d0:	4614      	mov	r4, r2
 80047d2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80047d4:	6020      	str	r0, [r4, #0]
 80047d6:	6061      	str	r1, [r4, #4]
 80047d8:	60a2      	str	r2, [r4, #8]
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	7323      	strb	r3, [r4, #12]
	  GlobalState.programMode = MODE_ERROR;
 80047de:	4b9e      	ldr	r3, [pc, #632]	; (8004a58 <startUIControl+0x320>)
 80047e0:	2205      	movs	r2, #5
 80047e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Infinite loop */
    for(;;)
    {

     current_minute = iqs263_get_min_if_pressed(); //returns -1 if no press
 80047e6:	f7ff fa49 	bl	8003c7c <iqs263_get_min_if_pressed>
 80047ea:	4603      	mov	r3, r0
 80047ec:	f8a7 31a2 	strh.w	r3, [r7, #418]	; 0x1a2
     if (current_minute != -1) { //touch!
 80047f0:	f9b7 31a2 	ldrsh.w	r3, [r7, #418]	; 0x1a2
 80047f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f8:	d026      	beq.n	8004848 <startUIControl+0x110>

  	   touch_end_count = 1;  //flag to check when done with touch event
 80047fa:	2301      	movs	r3, #1
 80047fc:	f887 31a5 	strb.w	r3, [r7, #421]	; 0x1a5

  	   if (last_minute != current_minute) {
 8004800:	f9b7 21a6 	ldrsh.w	r2, [r7, #422]	; 0x1a6
 8004804:	f9b7 31a2 	ldrsh.w	r3, [r7, #418]	; 0x1a2
 8004808:	429a      	cmp	r2, r3
 800480a:	d019      	beq.n	8004840 <startUIControl+0x108>
  		   //update touch stuff!
  		   last_minute = current_minute;
 800480c:	f8b7 31a2 	ldrh.w	r3, [r7, #418]	; 0x1a2
 8004810:	f8a7 31a6 	strh.w	r3, [r7, #422]	; 0x1a6
  	   	   er_oled_print_2digit(current_minute);
 8004814:	f9b7 31a2 	ldrsh.w	r3, [r7, #418]	; 0x1a2
 8004818:	4618      	mov	r0, r3
 800481a:	f7fe f8f7 	bl	8002a0c <er_oled_print_2digit>

  	   	   uint16_t touchval = 0x4000 | current_minute;
 800481e:	f8b7 31a2 	ldrh.w	r3, [r7, #418]	; 0x1a2
 8004822:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004826:	b21b      	sxth	r3, r3
 8004828:	b29a      	uxth	r2, r3
 800482a:	f107 031a 	add.w	r3, r7, #26
 800482e:	801a      	strh	r2, [r3, #0]
  	   	   osMessageQueuePut(bleTXqueueHandle, &touchval, 0, 0);
 8004830:	4b8a      	ldr	r3, [pc, #552]	; (8004a5c <startUIControl+0x324>)
 8004832:	6818      	ldr	r0, [r3, #0]
 8004834:	f107 011a 	add.w	r1, r7, #26
 8004838:	2300      	movs	r3, #0
 800483a:	2200      	movs	r2, #0
 800483c:	f00a f8b2 	bl	800e9a4 <osMessageQueuePut>
  	   }

  	   //optional
  	   osDelay(25);
 8004840:	2019      	movs	r0, #25
 8004842:	f009 fd57 	bl	800e2f4 <osDelay>
 8004846:	e7ce      	b.n	80047e6 <startUIControl+0xae>

  	   //char str[3];
  	   //sprintf(str, "%d", current_minute);


     } else if (touch_end_count > 0){
 8004848:	f897 31a5 	ldrb.w	r3, [r7, #421]	; 0x1a5
 800484c:	2b00      	cmp	r3, #0
 800484e:	d02c      	beq.n	80048aa <startUIControl+0x172>

  	   touch_end_count += 1;//increment touching_end_count
 8004850:	f897 31a5 	ldrb.w	r3, [r7, #421]	; 0x1a5
 8004854:	3301      	adds	r3, #1
 8004856:	f887 31a5 	strb.w	r3, [r7, #421]	; 0x1a5

  	   if (touch_end_count >= TOUCH_END_TIMEOUT){  //if it hits this value, we're done
 800485a:	f897 31a5 	ldrb.w	r3, [r7, #421]	; 0x1a5
 800485e:	2b05      	cmp	r3, #5
 8004860:	d91f      	bls.n	80048a2 <startUIControl+0x16a>

  		   touch_end_count = 0;
 8004862:	2300      	movs	r3, #0
 8004864:	f887 31a5 	strb.w	r3, [r7, #421]	; 0x1a5

  		   //DO THINGS WITH CONFIRMED TOUCH == LAST_MINUTE
  		   char out_text[10];
  		   sprintf(out_text, "FINAL: %d", last_minute);
 8004868:	f9b7 21a6 	ldrsh.w	r2, [r7, #422]	; 0x1a6
 800486c:	f107 0310 	add.w	r3, r7, #16
 8004870:	497b      	ldr	r1, [pc, #492]	; (8004a60 <startUIControl+0x328>)
 8004872:	4618      	mov	r0, r3
 8004874:	f00e fa3e 	bl	8012cf4 <siprintf>

  		   uint16_t touchval = 0x5000 | last_minute;
 8004878:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	; 0x1a6
 800487c:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 8004880:	b21b      	sxth	r3, r3
 8004882:	b29a      	uxth	r2, r3
 8004884:	f107 030e 	add.w	r3, r7, #14
 8004888:	801a      	strh	r2, [r3, #0]
  		   osMessageQueuePut(bleTXqueueHandle, &touchval, 0, 0);
 800488a:	4b74      	ldr	r3, [pc, #464]	; (8004a5c <startUIControl+0x324>)
 800488c:	6818      	ldr	r0, [r3, #0]
 800488e:	f107 010e 	add.w	r1, r7, #14
 8004892:	2300      	movs	r3, #0
 8004894:	2200      	movs	r2, #0
 8004896:	f00a f885 	bl	800e9a4 <osMessageQueuePut>

  		   last_minute = -1;
 800489a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800489e:	f8a7 31a6 	strh.w	r3, [r7, #422]	; 0x1a6

  	   }

  	   osDelay(25);
 80048a2:	2019      	movs	r0, #25
 80048a4:	f009 fd26 	bl	800e2f4 <osDelay>
 80048a8:	e79d      	b.n	80047e6 <startUIControl+0xae>


     }else { //no touch, wait for a touch

       if (GlobalState.programMode == MODE_CANCEL){
 80048aa:	4b6b      	ldr	r3, [pc, #428]	; (8004a58 <startUIControl+0x320>)
 80048ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	f040 80a7 	bne.w	8004a04 <startUIControl+0x2cc>
    	   //had a 'cancel' button event

    	   er_oled_clear(oled_buf);
 80048b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7fd fe42 	bl	8002544 <er_oled_clear>
   	   	   er_oled_string(0, 0, "  dismiss!", 12, 1, oled_buf);
 80048c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80048c4:	9301      	str	r3, [sp, #4]
 80048c6:	2301      	movs	r3, #1
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	230c      	movs	r3, #12
 80048cc:	4a65      	ldr	r2, [pc, #404]	; (8004a64 <startUIControl+0x32c>)
 80048ce:	2100      	movs	r1, #0
 80048d0:	2000      	movs	r0, #0
 80048d2:	f7fd ffa7 	bl	8002824 <er_oled_string>
   	   	   er_oled_string(0, 28, "TIME NOW IS:", 12, 1, oled_buf);
 80048d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80048da:	9301      	str	r3, [sp, #4]
 80048dc:	2301      	movs	r3, #1
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	230c      	movs	r3, #12
 80048e2:	4a61      	ldr	r2, [pc, #388]	; (8004a68 <startUIControl+0x330>)
 80048e4:	211c      	movs	r1, #28
 80048e6:	2000      	movs	r0, #0
 80048e8:	f7fd ff9c 	bl	8002824 <er_oled_string>
   	   	   er_oled_display(oled_buf);
 80048ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7fd ffd8 	bl	80028a6 <er_oled_display>

   	   	   osDelay(1000);
 80048f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048fa:	f009 fcfb 	bl	800e2f4 <osDelay>

   	   	   osMutexAcquire(rtcMutexHandle, portMAX_DELAY);
 80048fe:	4b5b      	ldr	r3, [pc, #364]	; (8004a6c <startUIControl+0x334>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f04f 31ff 	mov.w	r1, #4294967295
 8004906:	4618      	mov	r0, r3
 8004908:	f009 fdbc 	bl	800e484 <osMutexAcquire>
   	   	   HAL_RTC_GetTime(&hrtc, &cTime, RTC_FORMAT_BCD);
 800490c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004910:	2201      	movs	r2, #1
 8004912:	4619      	mov	r1, r3
 8004914:	4856      	ldr	r0, [pc, #344]	; (8004a70 <startUIControl+0x338>)
 8004916:	f004 fe80 	bl	800961a <HAL_RTC_GetTime>
   	   	   HAL_RTC_GetDate(&hrtc, &cDate, RTC_FORMAT_BCD);
 800491a:	f107 0320 	add.w	r3, r7, #32
 800491e:	2201      	movs	r2, #1
 8004920:	4619      	mov	r1, r3
 8004922:	4853      	ldr	r0, [pc, #332]	; (8004a70 <startUIControl+0x338>)
 8004924:	f004 ff83 	bl	800982e <HAL_RTC_GetDate>
   	   	   osMutexRelease(rtcMutexHandle);
 8004928:	4b50      	ldr	r3, [pc, #320]	; (8004a6c <startUIControl+0x334>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	f009 fe07 	bl	800e540 <osMutexRelease>

   	   	   uint8_t  hrs = RTC_Bcd2ToByte(cTime.Hours);
 8004932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	4618      	mov	r0, r3
 800493a:	f005 f835 	bl	80099a8 <RTC_Bcd2ToByte>
 800493e:	4603      	mov	r3, r0
 8004940:	f887 31a1 	strb.w	r3, [r7, #417]	; 0x1a1
   	   	   uint8_t mins = RTC_Bcd2ToByte(cTime.Minutes);
 8004944:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004948:	785b      	ldrb	r3, [r3, #1]
 800494a:	4618      	mov	r0, r3
 800494c:	f005 f82c 	bl	80099a8 <RTC_Bcd2ToByte>
 8004950:	4603      	mov	r3, r0
 8004952:	f887 31a0 	strb.w	r3, [r7, #416]	; 0x1a0
   	   	   char time[5];
   	   	   sprintf (time, "%02d%02d", hrs, mins);
 8004956:	f897 21a1 	ldrb.w	r2, [r7, #417]	; 0x1a1
 800495a:	f897 31a0 	ldrb.w	r3, [r7, #416]	; 0x1a0
 800495e:	f107 0008 	add.w	r0, r7, #8
 8004962:	4944      	ldr	r1, [pc, #272]	; (8004a74 <startUIControl+0x33c>)
 8004964:	f00e f9c6 	bl	8012cf4 <siprintf>
   	   	   er_oled_time(time);
 8004968:	f107 0308 	add.w	r3, r7, #8
 800496c:	4618      	mov	r0, r3
 800496e:	f7fd ffd2 	bl	8002916 <er_oled_time>

	       osMutexAcquire(lastSeenMutexHandle, portMAX_DELAY);
 8004972:	4b41      	ldr	r3, [pc, #260]	; (8004a78 <startUIControl+0x340>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f04f 31ff 	mov.w	r1, #4294967295
 800497a:	4618      	mov	r0, r3
 800497c:	f009 fd82 	bl	800e484 <osMutexAcquire>
	       GlobalState.lastSeenTime.time = cTime;
 8004980:	4b35      	ldr	r3, [pc, #212]	; (8004a58 <startUIControl+0x320>)
 8004982:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004986:	1d1c      	adds	r4, r3, #4
 8004988:	4615      	mov	r5, r2
 800498a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800498c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800498e:	682b      	ldr	r3, [r5, #0]
 8004990:	6023      	str	r3, [r4, #0]
	       GlobalState.lastSeenTime.date = cDate;
 8004992:	4a31      	ldr	r2, [pc, #196]	; (8004a58 <startUIControl+0x320>)
 8004994:	f107 0320 	add.w	r3, r7, #32
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	6193      	str	r3, [r2, #24]
	       osMutexRelease(lastSeenMutexHandle);
 800499c:	4b36      	ldr	r3, [pc, #216]	; (8004a78 <startUIControl+0x340>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4618      	mov	r0, r3
 80049a2:	f009 fdcd 	bl	800e540 <osMutexRelease>

	       bleSendData.sendType = TX_TIME_SEEN;
 80049a6:	f107 031c 	add.w	r3, r7, #28
 80049aa:	2204      	movs	r2, #4
 80049ac:	701a      	strb	r2, [r3, #0]
	       bleSendData.data = 0x0000;
 80049ae:	f107 031c 	add.w	r3, r7, #28
 80049b2:	2200      	movs	r2, #0
 80049b4:	805a      	strh	r2, [r3, #2]
	       osMessageQueuePut(bleTXqueueHandle, &bleSendData, 0, 0);
 80049b6:	4b29      	ldr	r3, [pc, #164]	; (8004a5c <startUIControl+0x324>)
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	f107 011c 	add.w	r1, r7, #28
 80049be:	2300      	movs	r3, #0
 80049c0:	2200      	movs	r2, #0
 80049c2:	f009 ffef 	bl	800e9a4 <osMessageQueuePut>

	       osMutexAcquire(modeMutexHandle, portMAX_DELAY);
 80049c6:	4b2d      	ldr	r3, [pc, #180]	; (8004a7c <startUIControl+0x344>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f04f 31ff 	mov.w	r1, #4294967295
 80049ce:	4618      	mov	r0, r3
 80049d0:	f009 fd58 	bl	800e484 <osMutexAcquire>
	       GlobalState.programMode = MODE_RESTING;
 80049d4:	4b20      	ldr	r3, [pc, #128]	; (8004a58 <startUIControl+0x320>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	       osMutexRelease(modeMutexHandle);
 80049dc:	4b27      	ldr	r3, [pc, #156]	; (8004a7c <startUIControl+0x344>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4618      	mov	r0, r3
 80049e2:	f009 fdad 	bl	800e540 <osMutexRelease>

	       osDelay(3000);
 80049e6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80049ea:	f009 fc83 	bl	800e2f4 <osDelay>
	       er_oled_clear(oled_buf);
 80049ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7fd fda6 	bl	8002544 <er_oled_clear>
	       er_oled_display(oled_buf);
 80049f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7fd ff52 	bl	80028a6 <er_oled_display>
 8004a02:	e01a      	b.n	8004a3a <startUIControl+0x302>

       } else if (GlobalState.programMode == MODE_ERROR) {
 8004a04:	4b14      	ldr	r3, [pc, #80]	; (8004a58 <startUIControl+0x320>)
 8004a06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a0a:	2b05      	cmp	r3, #5
 8004a0c:	d115      	bne.n	8004a3a <startUIControl+0x302>
    	   //ERROR condition: print condition and loop forever

    	   er_oled_clear(oled_buf);
 8004a0e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004a12:	4618      	mov	r0, r3
 8004a14:	f7fd fd96 	bl	8002544 <er_oled_clear>
    	   er_oled_string(0, 12, errorCondition, 12, 1, oled_buf);
 8004a18:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004a1c:	9301      	str	r3, [sp, #4]
 8004a1e:	2301      	movs	r3, #1
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	230c      	movs	r3, #12
 8004a24:	4a0a      	ldr	r2, [pc, #40]	; (8004a50 <startUIControl+0x318>)
 8004a26:	210c      	movs	r1, #12
 8004a28:	2000      	movs	r0, #0
 8004a2a:	f7fd fefb 	bl	8002824 <er_oled_string>
    	   er_oled_display(oled_buf);
 8004a2e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7fd ff37 	bl	80028a6 <er_oled_display>
    	   for (;;){}
 8004a38:	e7fe      	b.n	8004a38 <startUIControl+0x300>
       }

       osDelay(250);
 8004a3a:	20fa      	movs	r0, #250	; 0xfa
 8004a3c:	f009 fc5a 	bl	800e2f4 <osDelay>
     current_minute = iqs263_get_min_if_pressed(); //returns -1 if no press
 8004a40:	e6d1      	b.n	80047e6 <startUIControl+0xae>
 8004a42:	bf00      	nop
 8004a44:	48000400 	.word	0x48000400
 8004a48:	080167e4 	.word	0x080167e4
 8004a4c:	0801680c 	.word	0x0801680c
 8004a50:	200078b4 	.word	0x200078b4
 8004a54:	0801681c 	.word	0x0801681c
 8004a58:	200077c4 	.word	0x200077c4
 8004a5c:	200079a8 	.word	0x200079a8
 8004a60:	0801682c 	.word	0x0801682c
 8004a64:	08016838 	.word	0x08016838
 8004a68:	08016844 	.word	0x08016844
 8004a6c:	200077c0 	.word	0x200077c0
 8004a70:	2000779c 	.word	0x2000779c
 8004a74:	080167f0 	.word	0x080167f0
 8004a78:	20007a18 	.word	0x20007a18
 8004a7c:	20007948 	.word	0x20007948

08004a80 <startESMMain>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startESMMain */
void startESMMain(void *argument)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    //check state, get mode, call timer if necessary

    //xTaskNotifyGive(startAlertHandle); to alert user with flash and vibration
    osDelay(5000);
 8004a88:	f241 3088 	movw	r0, #5000	; 0x1388
 8004a8c:	f009 fc32 	bl	800e2f4 <osDelay>
    //1. set program mode to MODE_ESM_TIME_ESTIMATE

    //2. send TX_SURVEY_INITIALIZED

    //3. alert:
    xTaskNotifyGive(alertHandle);
 8004a90:	4b03      	ldr	r3, [pc, #12]	; (8004aa0 <startESMMain+0x20>)
 8004a92:	6818      	ldr	r0, [r3, #0]
 8004a94:	2300      	movs	r3, #0
 8004a96:	2202      	movs	r2, #2
 8004a98:	2100      	movs	r1, #0
 8004a9a:	f00c fead 	bl	80117f8 <xTaskGenericNotify>
    osDelay(5000);
 8004a9e:	e7f3      	b.n	8004a88 <startESMMain+0x8>
 8004aa0:	200078e4 	.word	0x200078e4

08004aa4 <startButtonPress>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startButtonPress */
void startButtonPress(void *argument)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startButtonPress */
  /* Infinite loop */

  //Buttons are PULLED UP and drop to 0 when pressed
  uint8_t buttonState[] = {1, 1, 1};
 8004aac:	4a4c      	ldr	r2, [pc, #304]	; (8004be0 <startButtonPress+0x13c>)
 8004aae:	f107 0314 	add.w	r3, r7, #20
 8004ab2:	6812      	ldr	r2, [r2, #0]
 8004ab4:	4611      	mov	r1, r2
 8004ab6:	8019      	strh	r1, [r3, #0]
 8004ab8:	3302      	adds	r3, #2
 8004aba:	0c12      	lsrs	r2, r2, #16
 8004abc:	701a      	strb	r2, [r3, #0]
  uint32_t callingPin = 0x00;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	613b      	str	r3, [r7, #16]

  const BLETX_Queue_t bleSendData = {TX_LAST_SURVEY_INVALID, 0x0000};
 8004ac2:	2306      	movs	r3, #6
 8004ac4:	733b      	strb	r3, [r7, #12]
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	81fb      	strh	r3, [r7, #14]

  for(;;)
  {
	//wait for rising or falling edge trigger, put calling pin in callingPin
	xTaskNotifyWait(0x00, 0x00, &callingPin, portMAX_DELAY);
 8004aca:	f107 0210 	add.w	r2, r7, #16
 8004ace:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	f00c fe35 	bl	8011744 <xTaskNotifyWait>

	//check state of pin
	GPIO_PinState first_read = HAL_GPIO_ReadPin(GPIOB, callingPin);
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4840      	ldr	r0, [pc, #256]	; (8004be4 <startButtonPress+0x140>)
 8004ae2:	f001 fdf7 	bl	80066d4 <HAL_GPIO_ReadPin>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	75fb      	strb	r3, [r7, #23]

	//wait 50ms
    osDelay(50);
 8004aea:	2032      	movs	r0, #50	; 0x32
 8004aec:	f009 fc02 	bl	800e2f4 <osDelay>

    //check again (debounce) to get a good reading
	if (first_read == HAL_GPIO_ReadPin(GPIOB, callingPin)){
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	4619      	mov	r1, r3
 8004af6:	483b      	ldr	r0, [pc, #236]	; (8004be4 <startButtonPress+0x140>)
 8004af8:	f001 fdec 	bl	80066d4 <HAL_GPIO_ReadPin>
 8004afc:	4603      	mov	r3, r0
 8004afe:	461a      	mov	r2, r3
 8004b00:	7dfb      	ldrb	r3, [r7, #23]
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d1e1      	bne.n	8004aca <startButtonPress+0x26>
		//when this happens (except during debouncing) so we expect this to be true
		//almost always

		//callingPin can be used as bitmask Pin 5/4/3 give 1000000/10000/1000

		if (callingPin == 0b1000 && first_read != buttonState[0]) { //button 1 trigger
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d120      	bne.n	8004b4e <startButtonPress+0xaa>
 8004b0c:	7d3b      	ldrb	r3, [r7, #20]
 8004b0e:	7dfa      	ldrb	r2, [r7, #23]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d01c      	beq.n	8004b4e <startButtonPress+0xaa>
		  //set buttonState
		  buttonState[0] = first_read;
 8004b14:	7dfb      	ldrb	r3, [r7, #23]
 8004b16:	753b      	strb	r3, [r7, #20]

		  //do stuff if button pressed
		  if (!first_read){
 8004b18:	7dfb      	ldrb	r3, [r7, #23]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d117      	bne.n	8004b4e <startButtonPress+0xaa>
			  osMessageQueuePut(bleTXqueueHandle, &bleSendData, 0, 0);
 8004b1e:	4b32      	ldr	r3, [pc, #200]	; (8004be8 <startButtonPress+0x144>)
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	f107 010c 	add.w	r1, r7, #12
 8004b26:	2300      	movs	r3, #0
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f009 ff3b 	bl	800e9a4 <osMessageQueuePut>

			  osMutexAcquire(modeMutexHandle, portMAX_DELAY);
 8004b2e:	4b2f      	ldr	r3, [pc, #188]	; (8004bec <startButtonPress+0x148>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f04f 31ff 	mov.w	r1, #4294967295
 8004b36:	4618      	mov	r0, r3
 8004b38:	f009 fca4 	bl	800e484 <osMutexAcquire>
			  GlobalState.programMode = MODE_CANCEL;
 8004b3c:	4b2c      	ldr	r3, [pc, #176]	; (8004bf0 <startButtonPress+0x14c>)
 8004b3e:	2204      	movs	r2, #4
 8004b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			  osMutexRelease(modeMutexHandle);
 8004b44:	4b29      	ldr	r3, [pc, #164]	; (8004bec <startButtonPress+0x148>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f009 fcf9 	bl	800e540 <osMutexRelease>
		  }

		}
		if (callingPin == 0b10000 && first_read != buttonState[1]) { //button 2 trigger
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	2b10      	cmp	r3, #16
 8004b52:	d120      	bne.n	8004b96 <startButtonPress+0xf2>
 8004b54:	7d7b      	ldrb	r3, [r7, #21]
 8004b56:	7dfa      	ldrb	r2, [r7, #23]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d01c      	beq.n	8004b96 <startButtonPress+0xf2>
		    //set buttonState
		    buttonState[1] = first_read;
 8004b5c:	7dfb      	ldrb	r3, [r7, #23]
 8004b5e:	757b      	strb	r3, [r7, #21]

		    //do stuff if button pressed
		    if (!first_read){
 8004b60:	7dfb      	ldrb	r3, [r7, #23]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d117      	bne.n	8004b96 <startButtonPress+0xf2>
		    	osMessageQueuePut(bleTXqueueHandle, &bleSendData, 0, 0);
 8004b66:	4b20      	ldr	r3, [pc, #128]	; (8004be8 <startButtonPress+0x144>)
 8004b68:	6818      	ldr	r0, [r3, #0]
 8004b6a:	f107 010c 	add.w	r1, r7, #12
 8004b6e:	2300      	movs	r3, #0
 8004b70:	2200      	movs	r2, #0
 8004b72:	f009 ff17 	bl	800e9a4 <osMessageQueuePut>

		    	osMutexAcquire(modeMutexHandle, portMAX_DELAY);
 8004b76:	4b1d      	ldr	r3, [pc, #116]	; (8004bec <startButtonPress+0x148>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f04f 31ff 	mov.w	r1, #4294967295
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f009 fc80 	bl	800e484 <osMutexAcquire>
		    	GlobalState.programMode = MODE_CANCEL;
 8004b84:	4b1a      	ldr	r3, [pc, #104]	; (8004bf0 <startButtonPress+0x14c>)
 8004b86:	2204      	movs	r2, #4
 8004b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		    	osMutexRelease(modeMutexHandle);
 8004b8c:	4b17      	ldr	r3, [pc, #92]	; (8004bec <startButtonPress+0x148>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f009 fcd5 	bl	800e540 <osMutexRelease>
		    }
		}
		if (callingPin == 0b100000 && first_read != buttonState[2]) { //button 3 trigger
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	2b20      	cmp	r3, #32
 8004b9a:	d196      	bne.n	8004aca <startButtonPress+0x26>
 8004b9c:	7dbb      	ldrb	r3, [r7, #22]
 8004b9e:	7dfa      	ldrb	r2, [r7, #23]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d092      	beq.n	8004aca <startButtonPress+0x26>
		    //set buttonState
		    buttonState[2] = first_read;
 8004ba4:	7dfb      	ldrb	r3, [r7, #23]
 8004ba6:	75bb      	strb	r3, [r7, #22]

		    //do stuff if button pressed
		    if (!first_read){
 8004ba8:	7dfb      	ldrb	r3, [r7, #23]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d18d      	bne.n	8004aca <startButtonPress+0x26>
		    	osMessageQueuePut(bleTXqueueHandle, &bleSendData, 0, 0);
 8004bae:	4b0e      	ldr	r3, [pc, #56]	; (8004be8 <startButtonPress+0x144>)
 8004bb0:	6818      	ldr	r0, [r3, #0]
 8004bb2:	f107 010c 	add.w	r1, r7, #12
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f009 fef3 	bl	800e9a4 <osMessageQueuePut>

		    	osMutexAcquire(modeMutexHandle, portMAX_DELAY);
 8004bbe:	4b0b      	ldr	r3, [pc, #44]	; (8004bec <startButtonPress+0x148>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f04f 31ff 	mov.w	r1, #4294967295
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f009 fc5c 	bl	800e484 <osMutexAcquire>
		    	GlobalState.programMode = MODE_CANCEL;
 8004bcc:	4b08      	ldr	r3, [pc, #32]	; (8004bf0 <startButtonPress+0x14c>)
 8004bce:	2204      	movs	r2, #4
 8004bd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		        osMutexRelease(modeMutexHandle);
 8004bd4:	4b05      	ldr	r3, [pc, #20]	; (8004bec <startButtonPress+0x148>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f009 fcb1 	bl	800e540 <osMutexRelease>
  {
 8004bde:	e774      	b.n	8004aca <startButtonPress+0x26>
 8004be0:	08016854 	.word	0x08016854
 8004be4:	48000400 	.word	0x48000400
 8004be8:	200079a8 	.word	0x200079a8
 8004bec:	20007948 	.word	0x20007948
 8004bf0:	200077c4 	.word	0x200077c4

08004bf4 <startAlert>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startAlert */
void startAlert(void *argument)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  //xTaskNotifyGive(alertHandle); to alert user with flash and vibration

  //HAL_GPIO_WritePin(VIBRATION_GPIO_Port, VIBRATION_Pin, GPIO_PIN_RESET);

  //Init Vibration Motor PWM Parameters
  int duty_cycle = 79; //0 is off, up to ~80
 8004bfc:	234f      	movs	r3, #79	; 0x4f
 8004bfe:	61bb      	str	r3, [r7, #24]
  htim1.Instance->CCR2 = duty_cycle;
 8004c00:	4b34      	ldr	r3, [pc, #208]	; (8004cd4 <startAlert+0xe0>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	639a      	str	r2, [r3, #56]	; 0x38

  //Dotstar Init
  DotStar_InitHandle dotstar;
  dotstar.spiHandle = &hspi1;
 8004c08:	4b33      	ldr	r3, [pc, #204]	; (8004cd8 <startAlert+0xe4>)
 8004c0a:	60fb      	str	r3, [r7, #12]
  dotstar.numLEDs = NUM_PIXELS;
 8004c0c:	230c      	movs	r3, #12
 8004c0e:	823b      	strh	r3, [r7, #16]
  dotstar.colorOrder = DOTSTAR_BGR;
 8004c10:	2306      	movs	r3, #6
 8004c12:	74bb      	strb	r3, [r7, #18]
  Dotstar_Init(&dotstar);
 8004c14:	f107 030c 	add.w	r3, r7, #12
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7fd fa7f 	bl	800211c <Dotstar_Init>

  ds_clear();  //turn off
 8004c1e:	f7fd fb69 	bl	80022f4 <ds_clear>
  ds_show();
 8004c22:	f7fd facb 	bl	80021bc <ds_show>

  const uint8_t MAX_BRIGHTNESS = 0x33; //max brightness, 0x01-0xFF
 8004c26:	2333      	movs	r3, #51	; 0x33
 8004c28:	75fb      	strb	r3, [r7, #23]

  ds_setBrightness(0);
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	f7fd fbf2 	bl	8002414 <ds_setBrightness>
  osDelay(1000);
 8004c30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c34:	f009 fb5e 	bl	800e2f4 <osDelay>

  /* Infinite loop */
  for(;;)
  {

	counter = 0;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	83fb      	strh	r3, [r7, #30]
	LEDDirection = 0;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	777b      	strb	r3, [r7, #29]
	LEDBrightness = 0;
 8004c40:	2300      	movs	r3, #0
 8004c42:	773b      	strb	r3, [r7, #28]

	ulTaskNotifyTake( pdTRUE, portMAX_DELAY);
 8004c44:	f04f 31ff 	mov.w	r1, #4294967295
 8004c48:	2001      	movs	r0, #1
 8004c4a:	f00c fd33 	bl	80116b4 <ulTaskNotifyTake>

	//start vibration
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004c4e:	2100      	movs	r1, #0
 8004c50:	4820      	ldr	r0, [pc, #128]	; (8004cd4 <startAlert+0xe0>)
 8004c52:	f005 fb71 	bl	800a338 <HAL_TIM_PWM_Start>

	//flash loop
	ds_fill(0xFFFFFF, 0, 12);
 8004c56:	220c      	movs	r2, #12
 8004c58:	2100      	movs	r1, #0
 8004c5a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8004c5e:	f7fd fba3 	bl	80023a8 <ds_fill>

	while (counter++ < MAX_BRIGHTNESS*2) {
 8004c62:	e01d      	b.n	8004ca0 <startAlert+0xac>

		ds_setBrightness(LEDBrightness);
 8004c64:	7f3b      	ldrb	r3, [r7, #28]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fd fbd4 	bl	8002414 <ds_setBrightness>
		ds_show();
 8004c6c:	f7fd faa6 	bl	80021bc <ds_show>

		//increment color intensity
		if (LEDDirection) {LEDBrightness--;}
 8004c70:	7f7b      	ldrb	r3, [r7, #29]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d003      	beq.n	8004c7e <startAlert+0x8a>
 8004c76:	7f3b      	ldrb	r3, [r7, #28]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	773b      	strb	r3, [r7, #28]
 8004c7c:	e002      	b.n	8004c84 <startAlert+0x90>
		else {LEDBrightness++;}
 8004c7e:	7f3b      	ldrb	r3, [r7, #28]
 8004c80:	3301      	adds	r3, #1
 8004c82:	773b      	strb	r3, [r7, #28]

		//if we hit a limit switch color scaling up or down
		if (LEDBrightness == MAX_BRIGHTNESS) {LEDDirection = 1;}
 8004c84:	7f3a      	ldrb	r2, [r7, #28]
 8004c86:	7dfb      	ldrb	r3, [r7, #23]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d101      	bne.n	8004c90 <startAlert+0x9c>
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	777b      	strb	r3, [r7, #29]
		if (LEDBrightness == 0x00) {LEDDirection = 0;}
 8004c90:	7f3b      	ldrb	r3, [r7, #28]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <startAlert+0xa6>
 8004c96:	2300      	movs	r3, #0
 8004c98:	777b      	strb	r3, [r7, #29]

		osDelay(pdMS_TO_TICKS(2)); //2ms delay
 8004c9a:	2002      	movs	r0, #2
 8004c9c:	f009 fb2a 	bl	800e2f4 <osDelay>
	while (counter++ < MAX_BRIGHTNESS*2) {
 8004ca0:	8bfb      	ldrh	r3, [r7, #30]
 8004ca2:	1c5a      	adds	r2, r3, #1
 8004ca4:	83fa      	strh	r2, [r7, #30]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	7dfb      	ldrb	r3, [r7, #23]
 8004caa:	005b      	lsls	r3, r3, #1
 8004cac:	429a      	cmp	r2, r3
 8004cae:	dbd9      	blt.n	8004c64 <startAlert+0x70>
	}

	//turn off LEDs
	ds_setBrightness(0);
 8004cb0:	2000      	movs	r0, #0
 8004cb2:	f7fd fbaf 	bl	8002414 <ds_setBrightness>
	ds_fill(0x000000, 0, 12);
 8004cb6:	220c      	movs	r2, #12
 8004cb8:	2100      	movs	r1, #0
 8004cba:	2000      	movs	r0, #0
 8004cbc:	f7fd fb74 	bl	80023a8 <ds_fill>
	ds_show();
 8004cc0:	f7fd fa7c 	bl	80021bc <ds_show>

	osDelay(pdMS_TO_TICKS(100)); //100ms delay
 8004cc4:	2064      	movs	r0, #100	; 0x64
 8004cc6:	f009 fb15 	bl	800e2f4 <osDelay>

    //stop vibration
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4801      	ldr	r0, [pc, #4]	; (8004cd4 <startAlert+0xe0>)
 8004cce:	f005 fc0d 	bl	800a4ec <HAL_TIM_PWM_Stop>
	counter = 0;
 8004cd2:	e7b1      	b.n	8004c38 <startAlert+0x44>
 8004cd4:	2000795c 	.word	0x2000795c
 8004cd8:	200079b4 	.word	0x200079b4

08004cdc <startConditionsPoll>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startConditionsPoll */
void startConditionsPoll(void *argument)
{
 8004cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cde:	b099      	sub	sp, #100	; 0x64
 8004ce0:	af10      	add	r7, sp, #64	; 0x40
 8004ce2:	6078      	str	r0, [r7, #4]
	osDelay(500); //let screen start first
 8004ce4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004ce8:	f009 fb04 	bl	800e2f4 <osDelay>

	//poll ambient temp, humidity, visible light, white light
	//every 5sec
  	if (veml_Setup(hi2c1, VEML_5S_POLLING) == HAL_ERROR){
 8004cec:	4e46      	ldr	r6, [pc, #280]	; (8004e08 <startConditionsPoll+0x12c>)
 8004cee:	2300      	movs	r3, #0
 8004cf0:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cf2:	466d      	mov	r5, sp
 8004cf4:	f106 0410 	add.w	r4, r6, #16
 8004cf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d04:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004d08:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004d0c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004d10:	f000 fe20 	bl	8005954 <veml_Setup>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d10c      	bne.n	8004d34 <startConditionsPoll+0x58>
  		//error condition
  		strncpy(errorCondition, "ERR:VEML7700", sizeof(errorCondition));
 8004d1a:	4a3c      	ldr	r2, [pc, #240]	; (8004e0c <startConditionsPoll+0x130>)
 8004d1c:	4b3c      	ldr	r3, [pc, #240]	; (8004e10 <startConditionsPoll+0x134>)
 8004d1e:	4614      	mov	r4, r2
 8004d20:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004d22:	6020      	str	r0, [r4, #0]
 8004d24:	6061      	str	r1, [r4, #4]
 8004d26:	60a2      	str	r2, [r4, #8]
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	7323      	strb	r3, [r4, #12]
  	    GlobalState.programMode = MODE_ERROR;
 8004d2c:	4b39      	ldr	r3, [pc, #228]	; (8004e14 <startConditionsPoll+0x138>)
 8004d2e:	2205      	movs	r2, #5
 8004d30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  	}

  	osDelay(10);
 8004d34:	200a      	movs	r0, #10
 8004d36:	f009 fadd 	bl	800e2f4 <osDelay>

  	if (si7021_set_config(&hi2c1, SI7021_HEATER_OFF, SI7021_RESOLUTION_RH12_TEMP14) == HAL_ERROR) {
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	4832      	ldr	r0, [pc, #200]	; (8004e08 <startConditionsPoll+0x12c>)
 8004d40:	f000 fa24 	bl	800518c <si7021_set_config>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d10c      	bne.n	8004d64 <startConditionsPoll+0x88>
  		//error condition
  		strncpy(errorCondition, "ERR:SI7021CF", sizeof(errorCondition));
 8004d4a:	4a30      	ldr	r2, [pc, #192]	; (8004e0c <startConditionsPoll+0x130>)
 8004d4c:	4b32      	ldr	r3, [pc, #200]	; (8004e18 <startConditionsPoll+0x13c>)
 8004d4e:	4614      	mov	r4, r2
 8004d50:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004d52:	6020      	str	r0, [r4, #0]
 8004d54:	6061      	str	r1, [r4, #4]
 8004d56:	60a2      	str	r2, [r4, #8]
 8004d58:	781b      	ldrb	r3, [r3, #0]
 8004d5a:	7323      	strb	r3, [r4, #12]
  	    GlobalState.programMode = MODE_ERROR;
 8004d5c:	4b2d      	ldr	r3, [pc, #180]	; (8004e14 <startConditionsPoll+0x138>)
 8004d5e:	2205      	movs	r2, #5
 8004d60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  	}

  	osDelay(10);
 8004d64:	200a      	movs	r0, #10
 8004d66:	f009 fac5 	bl	800e2f4 <osDelay>

  	if (si7021_set_heater_power(&hi2c1, SI7021_HEATER_POWER_3MA) == HAL_ERROR) {
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	4826      	ldr	r0, [pc, #152]	; (8004e08 <startConditionsPoll+0x12c>)
 8004d6e:	f000 fa2a 	bl	80051c6 <si7021_set_heater_power>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d10c      	bne.n	8004d92 <startConditionsPoll+0xb6>
  		//error condition
  		strncpy(errorCondition, "ERR:SI7021HT", sizeof(errorCondition));
 8004d78:	4a24      	ldr	r2, [pc, #144]	; (8004e0c <startConditionsPoll+0x130>)
 8004d7a:	4b28      	ldr	r3, [pc, #160]	; (8004e1c <startConditionsPoll+0x140>)
 8004d7c:	4614      	mov	r4, r2
 8004d7e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004d80:	6020      	str	r0, [r4, #0]
 8004d82:	6061      	str	r1, [r4, #4]
 8004d84:	60a2      	str	r2, [r4, #8]
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	7323      	strb	r3, [r4, #12]
  	    GlobalState.programMode = MODE_ERROR;
 8004d8a:	4b22      	ldr	r3, [pc, #136]	; (8004e14 <startConditionsPoll+0x138>)
 8004d8c:	2205      	movs	r2, #5
 8004d8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  	float lux;
  	float whiteLux;
  	float humidity;
    float temperature;

    const BLETX_Queue_t bleSendData = {TX_TEMP_HUMD, 0x0000};
 8004d92:	2301      	movs	r3, #1
 8004d94:	733b      	strb	r3, [r7, #12]
 8004d96:	2300      	movs	r3, #0
 8004d98:	81fb      	strh	r3, [r7, #14]

  	for (;;){

  		lux = veml_Get_Lux();
 8004d9a:	f000 ff19 	bl	8005bd0 <veml_Get_Lux>
 8004d9e:	ed87 0a07 	vstr	s0, [r7, #28]
    	whiteLux = veml_Get_White_Lux();
 8004da2:	f000 fffd 	bl	8005da0 <veml_Get_White_Lux>
 8004da6:	ed87 0a06 	vstr	s0, [r7, #24]
    	temperature = si7021_measure_temperature(&hi2c1);
 8004daa:	4817      	ldr	r0, [pc, #92]	; (8004e08 <startConditionsPoll+0x12c>)
 8004dac:	f000 fa82 	bl	80052b4 <si7021_measure_temperature>
 8004db0:	ed87 0a05 	vstr	s0, [r7, #20]
    	humidity = si7021_measure_humidity(&hi2c1);
 8004db4:	4814      	ldr	r0, [pc, #80]	; (8004e08 <startConditionsPoll+0x12c>)
 8004db6:	f000 fa1f 	bl	80051f8 <si7021_measure_humidity>
 8004dba:	ed87 0a04 	vstr	s0, [r7, #16]

    	osMutexAcquire(conditionMutexHandle, portMAX_DELAY);
 8004dbe:	4b18      	ldr	r3, [pc, #96]	; (8004e20 <startConditionsPoll+0x144>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f04f 31ff 	mov.w	r1, #4294967295
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f009 fb5c 	bl	800e484 <osMutexAcquire>
    	GlobalState.lastConditions.lux = lux;
 8004dcc:	4a11      	ldr	r2, [pc, #68]	; (8004e14 <startConditionsPoll+0x138>)
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	6353      	str	r3, [r2, #52]	; 0x34
    	GlobalState.lastConditions.whiteLux = whiteLux;
 8004dd2:	4a10      	ldr	r2, [pc, #64]	; (8004e14 <startConditionsPoll+0x138>)
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	6393      	str	r3, [r2, #56]	; 0x38
    	GlobalState.lastConditions.temp = temperature;
 8004dd8:	4a0e      	ldr	r2, [pc, #56]	; (8004e14 <startConditionsPoll+0x138>)
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	63d3      	str	r3, [r2, #60]	; 0x3c
    	GlobalState.lastConditions.humd = humidity;
 8004dde:	4a0d      	ldr	r2, [pc, #52]	; (8004e14 <startConditionsPoll+0x138>)
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	6413      	str	r3, [r2, #64]	; 0x40
    	osMutexRelease(conditionMutexHandle);
 8004de4:	4b0e      	ldr	r3, [pc, #56]	; (8004e20 <startConditionsPoll+0x144>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f009 fba9 	bl	800e540 <osMutexRelease>

		osMessageQueuePut(bleTXqueueHandle, &bleSendData, 0, 0);
 8004dee:	4b0d      	ldr	r3, [pc, #52]	; (8004e24 <startConditionsPoll+0x148>)
 8004df0:	6818      	ldr	r0, [r3, #0]
 8004df2:	f107 010c 	add.w	r1, r7, #12
 8004df6:	2300      	movs	r3, #0
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f009 fdd3 	bl	800e9a4 <osMessageQueuePut>

    	osDelay(9900);
 8004dfe:	f242 60ac 	movw	r0, #9900	; 0x26ac
 8004e02:	f009 fa77 	bl	800e2f4 <osDelay>
  		lux = veml_Get_Lux();
 8004e06:	e7c8      	b.n	8004d9a <startConditionsPoll+0xbe>
 8004e08:	200078ec 	.word	0x200078ec
 8004e0c:	200078b4 	.word	0x200078b4
 8004e10:	08016858 	.word	0x08016858
 8004e14:	200077c4 	.word	0x200077c4
 8004e18:	08016868 	.word	0x08016868
 8004e1c:	08016878 	.word	0x08016878
 8004e20:	20007938 	.word	0x20007938
 8004e24:	200079a8 	.word	0x200079a8

08004e28 <startBLETX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startBLETX */
void startBLETX(void *argument)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  BLETX_Queue_t sendData;

  /* Infinite loop */
  for(;;)
  {
    if (osMessageQueueGet(bleTXqueueHandle, &sendData, NULL, osWaitForever) == osOK){
 8004e30:	4b08      	ldr	r3, [pc, #32]	; (8004e54 <startBLETX+0x2c>)
 8004e32:	6818      	ldr	r0, [r3, #0]
 8004e34:	f107 010c 	add.w	r1, r7, #12
 8004e38:	f04f 33ff 	mov.w	r3, #4294967295
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f009 fe25 	bl	800ea8c <osMessageQueueGet>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1f3      	bne.n	8004e30 <startBLETX+0x8>
    	//TX_SURVEY_INITIALIZED -- just send that timestamped

    	//TX_TIMESTAMP_UPDATE -- use data in sendData for error, to send
    	//TX_SURVEY_RESULT -- use data in sendData, first byte is survey/second is answer

    	P2PS_Send_Data(sendData.data);
 8004e48:	89fb      	ldrh	r3, [r7, #14]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fc fc0a 	bl	8001664 <P2PS_Send_Data>
    if (osMessageQueueGet(bleTXqueueHandle, &sendData, NULL, osWaitForever) == osOK){
 8004e50:	e7ee      	b.n	8004e30 <startBLETX+0x8>
 8004e52:	bf00      	nop
 8004e54:	200079a8 	.word	0x200079a8

08004e58 <startBLERX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startBLERX */
void startBLERX(void *argument)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08e      	sub	sp, #56	; 0x38
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  P2PS_STM_Data_t rxData;

  for(;;)
  {

	if (osMessageQueueGet(bleRXqueueHandle, &rxData, NULL, osWaitForever) == osOK){
 8004e60:	4b39      	ldr	r3, [pc, #228]	; (8004f48 <startBLERX+0xf0>)
 8004e62:	6818      	ldr	r0, [r3, #0]
 8004e64:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8004e68:	f04f 33ff 	mov.w	r3, #4294967295
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f009 fe0d 	bl	800ea8c <osMessageQueueGet>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1f3      	bne.n	8004e60 <startBLERX+0x8>

		if (rxData.pPayload[0] == 0x00) { // timestamp update starts with 0x00
 8004e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1ef      	bne.n	8004e60 <startBLERX+0x8>
			memcpy(&P2P_Server_App_Context.OTATimestamp, &(rxData.pPayload[1]), 8);
 8004e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e82:	3301      	adds	r3, #1
 8004e84:	2208      	movs	r2, #8
 8004e86:	4619      	mov	r1, r3
 8004e88:	4830      	ldr	r0, [pc, #192]	; (8004f4c <startBLERX+0xf4>)
 8004e8a:	f00d fa47 	bl	801231c <memcpy>
    	    P2P_Server_App_Context.OTA12HrFormat = rxData.pPayload[9];
 8004e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e90:	7a5a      	ldrb	r2, [r3, #9]
 8004e92:	4b2f      	ldr	r3, [pc, #188]	; (8004f50 <startBLERX+0xf8>)
 8004e94:	741a      	strb	r2, [r3, #16]
    		P2P_Server_App_Context.OTADaylightSavings = rxData.pPayload[10];
 8004e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e98:	7a9a      	ldrb	r2, [r3, #10]
 8004e9a:	4b2d      	ldr	r3, [pc, #180]	; (8004f50 <startBLERX+0xf8>)
 8004e9c:	745a      	strb	r2, [r3, #17]

    	    RTC_TimeTypeDef sTime = {0};
 8004e9e:	f107 0318 	add.w	r3, r7, #24
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	605a      	str	r2, [r3, #4]
 8004ea8:	609a      	str	r2, [r3, #8]
 8004eaa:	60da      	str	r2, [r3, #12]
 8004eac:	611a      	str	r2, [r3, #16]
    		RTC_DateTypeDef sDate = {0};
 8004eae:	2300      	movs	r3, #0
 8004eb0:	617b      	str	r3, [r7, #20]

    		uint8_t timestampvals[8];
    		memcpy(timestampvals, &(P2P_Server_App_Context.OTATimestamp), 8);
 8004eb2:	4a27      	ldr	r2, [pc, #156]	; (8004f50 <startBLERX+0xf8>)
 8004eb4:	f107 030c 	add.w	r3, r7, #12
 8004eb8:	3208      	adds	r2, #8
 8004eba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004ebe:	e883 0003 	stmia.w	r3, {r0, r1}

    		uint8_t AMPM = timestampvals[0];
 8004ec2:	7b3b      	ldrb	r3, [r7, #12]
 8004ec4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    		sTime.Hours      = timestampvals[4];
 8004ec8:	7c3b      	ldrb	r3, [r7, #16]
 8004eca:	763b      	strb	r3, [r7, #24]
    		sTime.Minutes    = timestampvals[5];
 8004ecc:	7c7b      	ldrb	r3, [r7, #17]
 8004ece:	767b      	strb	r3, [r7, #25]
    		sTime.Seconds    = timestampvals[6];
 8004ed0:	7cbb      	ldrb	r3, [r7, #18]
 8004ed2:	76bb      	strb	r3, [r7, #26]
    		sTime.SubSeconds = 0x0;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	61fb      	str	r3, [r7, #28]
    		sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	627b      	str	r3, [r7, #36]	; 0x24

    		if (P2P_Server_App_Context.OTADaylightSavings){ sTime.DayLightSaving = RTC_DAYLIGHTSAVING_ADD1H; }
 8004edc:	4b1c      	ldr	r3, [pc, #112]	; (8004f50 <startBLERX+0xf8>)
 8004ede:	7c5b      	ldrb	r3, [r3, #17]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d002      	beq.n	8004eea <startBLERX+0x92>
 8004ee4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ee8:	627b      	str	r3, [r7, #36]	; 0x24

    		sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004eea:	2300      	movs	r3, #0
 8004eec:	62bb      	str	r3, [r7, #40]	; 0x28

    		sDate.WeekDay = timestampvals[0];
 8004eee:	7b3b      	ldrb	r3, [r7, #12]
 8004ef0:	753b      	strb	r3, [r7, #20]
    		sDate.Month   = timestampvals[1];
 8004ef2:	7b7b      	ldrb	r3, [r7, #13]
 8004ef4:	757b      	strb	r3, [r7, #21]
    		sDate.Date    = timestampvals[2];
 8004ef6:	7bbb      	ldrb	r3, [r7, #14]
 8004ef8:	75bb      	strb	r3, [r7, #22]
    		sDate.Year    = timestampvals[3];
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	75fb      	strb	r3, [r7, #23]

    		osMutexAcquire(rtcMutexHandle, portMAX_DELAY);
 8004efe:	4b15      	ldr	r3, [pc, #84]	; (8004f54 <startBLERX+0xfc>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f04f 31ff 	mov.w	r1, #4294967295
 8004f06:	4618      	mov	r0, r3
 8004f08:	f009 fabc 	bl	800e484 <osMutexAcquire>
    		if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {Error_Handler();}
 8004f0c:	f107 0318 	add.w	r3, r7, #24
 8004f10:	2201      	movs	r2, #1
 8004f12:	4619      	mov	r1, r3
 8004f14:	4810      	ldr	r0, [pc, #64]	; (8004f58 <startBLERX+0x100>)
 8004f16:	f004 fabc 	bl	8009492 <HAL_RTC_SetTime>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <startBLERX+0xcc>
 8004f20:	f000 f8bc 	bl	800509c <Error_Handler>
    		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {Error_Handler();}
 8004f24:	f107 0314 	add.w	r3, r7, #20
 8004f28:	2201      	movs	r2, #1
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	480a      	ldr	r0, [pc, #40]	; (8004f58 <startBLERX+0x100>)
 8004f2e:	f004 fbd0 	bl	80096d2 <HAL_RTC_SetDate>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d001      	beq.n	8004f3c <startBLERX+0xe4>
 8004f38:	f000 f8b0 	bl	800509c <Error_Handler>
    	    osMutexRelease(rtcMutexHandle);
 8004f3c:	4b05      	ldr	r3, [pc, #20]	; (8004f54 <startBLERX+0xfc>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f009 fafd 	bl	800e540 <osMutexRelease>
	if (osMessageQueueGet(bleRXqueueHandle, &rxData, NULL, osWaitForever) == osOK){
 8004f46:	e78b      	b.n	8004e60 <startBLERX+0x8>
 8004f48:	20007790 	.word	0x20007790
 8004f4c:	200002b8 	.word	0x200002b8
 8004f50:	200002b0 	.word	0x200002b0
 8004f54:	200077c0 	.word	0x200077c0
 8004f58:	2000779c 	.word	0x2000779c

08004f5c <PeriphClock_Config>:
*/



void PeriphClock_Config(void)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8004f60:	bf00      	nop
}
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr

08004f6a <Config_HSE>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/

static void Config_HSE(void)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b082      	sub	sp, #8
 8004f6e:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8004f70:	2000      	movs	r0, #0
 8004f72:	f008 fad3 	bl	800d51c <OTP_Read>
 8004f76:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d005      	beq.n	8004f8a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	799b      	ldrb	r3, [r3, #6]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7fe febc 	bl	8003d00 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8004f88:	bf00      	nop
 8004f8a:	bf00      	nop
}  
 8004f8c:	3708      	adds	r7, #8
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <Reset_Device>:


static void Reset_Device( void )
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	af00      	add	r7, sp, #0
#if ( CFG_HW_RESET_BY_FW == 1 )
	Reset_BackupDomain();
 8004f96:	f000 f827 	bl	8004fe8 <Reset_BackupDomain>

	Reset_IPCC();
 8004f9a:	f000 f803 	bl	8004fa4 <Reset_IPCC>
#endif

	return;
 8004f9e:	bf00      	nop
}
 8004fa0:	bd80      	pop	{r7, pc}
	...

08004fa4 <Reset_IPCC>:

static void Reset_IPCC( void )
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 8004fa8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004fac:	f7fe ff3d 	bl	8003e2a <LL_AHB3_GRP1_EnableClock>

	LL_C1_IPCC_ClearFlag_CHx(
 8004fb0:	213f      	movs	r1, #63	; 0x3f
 8004fb2:	480c      	ldr	r0, [pc, #48]	; (8004fe4 <Reset_IPCC+0x40>)
 8004fb4:	f7fe ff98 	bl	8003ee8 <LL_C1_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_ClearFlag_CHx(
 8004fb8:	213f      	movs	r1, #63	; 0x3f
 8004fba:	480a      	ldr	r0, [pc, #40]	; (8004fe4 <Reset_IPCC+0x40>)
 8004fbc:	f7fe ffa2 	bl	8003f04 <LL_C2_IPCC_ClearFlag_CHx>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableTransmitChannel(
 8004fc0:	213f      	movs	r1, #63	; 0x3f
 8004fc2:	4808      	ldr	r0, [pc, #32]	; (8004fe4 <Reset_IPCC+0x40>)
 8004fc4:	f7fe ff4a 	bl	8003e5c <LL_C1_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableTransmitChannel(
 8004fc8:	213f      	movs	r1, #63	; 0x3f
 8004fca:	4806      	ldr	r0, [pc, #24]	; (8004fe4 <Reset_IPCC+0x40>)
 8004fcc:	f7fe ff69 	bl	8003ea2 <LL_C2_IPCC_DisableTransmitChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C1_IPCC_DisableReceiveChannel(
 8004fd0:	213f      	movs	r1, #63	; 0x3f
 8004fd2:	4804      	ldr	r0, [pc, #16]	; (8004fe4 <Reset_IPCC+0x40>)
 8004fd4:	f7fe ff54 	bl	8003e80 <LL_C1_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	LL_C2_IPCC_DisableReceiveChannel(
 8004fd8:	213f      	movs	r1, #63	; 0x3f
 8004fda:	4802      	ldr	r0, [pc, #8]	; (8004fe4 <Reset_IPCC+0x40>)
 8004fdc:	f7fe ff73 	bl	8003ec6 <LL_C2_IPCC_DisableReceiveChannel>
			IPCC,
			LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
			| LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

	return;
 8004fe0:	bf00      	nop
}
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	58000c00 	.word	0x58000c00

08004fe8 <Reset_BackupDomain>:

static void Reset_BackupDomain( void )
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
	if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8004fec:	f7fe fede 	bl	8003dac <LL_RCC_IsActiveFlag_PINRST>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00d      	beq.n	8005012 <Reset_BackupDomain+0x2a>
 8004ff6:	f7fe feec 	bl	8003dd2 <LL_RCC_IsActiveFlag_SFTRST>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d108      	bne.n	8005012 <Reset_BackupDomain+0x2a>
	{
		HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8005000:	f002 fb9c 	bl	800773c <HAL_PWR_EnableBkUpAccess>

		/**
		 *  Write twice the value to flush the APB-AHB bridge
		 *  This bit shall be written in the register before writing the next one
		 */
		HAL_PWR_EnableBkUpAccess();
 8005004:	f002 fb9a 	bl	800773c <HAL_PWR_EnableBkUpAccess>

		__HAL_RCC_BACKUPRESET_FORCE();
 8005008:	f7fe feae 	bl	8003d68 <LL_RCC_ForceBackupDomainReset>
		__HAL_RCC_BACKUPRESET_RELEASE();
 800500c:	f7fe febd 	bl	8003d8a <LL_RCC_ReleaseBackupDomainReset>
	}

	return;
 8005010:	bf00      	nop
 8005012:	bf00      	nop
}
 8005014:	bd80      	pop	{r7, pc}

08005016 <Init_Exti>:

static void Init_Exti( void )
{
 8005016:	b580      	push	{r7, lr}
 8005018:	af00      	add	r7, sp, #0
  /**< Disable all wakeup interrupt on CPU1  except IPCC(36), HSEM(38) */
  LL_EXTI_DisableIT_0_31(~0);
 800501a:	f04f 30ff 	mov.w	r0, #4294967295
 800501e:	f7fe fe43 	bl	8003ca8 <LL_EXTI_DisableIT_0_31>
  LL_EXTI_DisableIT_32_63( (~0) & (~(LL_EXTI_LINE_36 | LL_EXTI_LINE_38)) );
 8005022:	f06f 0050 	mvn.w	r0, #80	; 0x50
 8005026:	f7fe fe55 	bl	8003cd4 <LL_EXTI_DisableIT_32_63>

  return;
 800502a:	bf00      	nop
}
 800502c:	bd80      	pop	{r7, pc}

0800502e <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b084      	sub	sp, #16
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005036:	f001 f845 	bl	80060c4 <HAL_GetTick>
 800503a:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005046:	d00a      	beq.n	800505e <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8005048:	f001 f854 	bl	80060f4 <HAL_GetTickFreq>
 800504c:	4603      	mov	r3, r0
 800504e:	461a      	mov	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	4413      	add	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005056:	e002      	b.n	800505e <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8005058:	f7fe ff62 	bl	8003f20 <LL_LPM_EnableSleep>
     */
  #if defined ( __CC_ARM)
    __force_stores();
  #endif

    __WFI( );
 800505c:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 800505e:	f001 f831 	bl	80060c4 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	429a      	cmp	r2, r3
 800506c:	d8f4      	bhi.n	8005058 <HAL_Delay+0x2a>
  }
}
 800506e:	bf00      	nop
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a04      	ldr	r2, [pc, #16]	; (8005098 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d101      	bne.n	800508e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800508a:	f001 f807 	bl	800609c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800508e:	bf00      	nop
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	40014800 	.word	0x40014800

0800509c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
 
  /* USER CODE END Error_Handler_Debug */
}
 80050a0:	bf00      	nop
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	0000      	movs	r0, r0
 80050ac:	0000      	movs	r0, r0
	...

080050b0 <_read_and_convert_temperature>:
  return id;
}

// Helper to read and convert temperature into uint format
static float _read_and_convert_temperature(I2C_HandleTypeDef *hi2c)
{
 80050b0:	b590      	push	{r4, r7, lr}
 80050b2:	b089      	sub	sp, #36	; 0x24
 80050b4:	af02      	add	r7, sp, #8
 80050b6:	6078      	str	r0, [r7, #4]
  uint8_t si7021_buf[4];
  int res = HAL_I2C_Master_Receive(hi2c, SI7021_ADDRESS_READ, si7021_buf, 2, 100);
 80050b8:	f107 0208 	add.w	r2, r7, #8
 80050bc:	2364      	movs	r3, #100	; 0x64
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	2302      	movs	r3, #2
 80050c2:	2181      	movs	r1, #129	; 0x81
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f001 fcf5 	bl	8006ab4 <HAL_I2C_Master_Receive>
 80050ca:	4603      	mov	r3, r0
 80050cc:	617b      	str	r3, [r7, #20]

  if (res != HAL_OK) {
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <_read_and_convert_temperature+0x28>
    return SI7021_MEASURE_FAILED;
 80050d4:	4b2a      	ldr	r3, [pc, #168]	; (8005180 <_read_and_convert_temperature+0xd0>)
 80050d6:	e03f      	b.n	8005158 <_read_and_convert_temperature+0xa8>
  }

  int16_t temp_code = (si7021_buf[0] << 8 | si7021_buf[1]);
 80050d8:	7a3b      	ldrb	r3, [r7, #8]
 80050da:	021b      	lsls	r3, r3, #8
 80050dc:	b21a      	sxth	r2, r3
 80050de:	7a7b      	ldrb	r3, [r7, #9]
 80050e0:	b21b      	sxth	r3, r3
 80050e2:	4313      	orrs	r3, r2
 80050e4:	827b      	strh	r3, [r7, #18]
  float temp = 175.72 * temp_code / 65535.00 - 46.85;
 80050e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fb f9f2 	bl	80004d4 <__aeabi_i2d>
 80050f0:	a31d      	add	r3, pc, #116	; (adr r3, 8005168 <_read_and_convert_temperature+0xb8>)
 80050f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f6:	f7fb fa57 	bl	80005a8 <__aeabi_dmul>
 80050fa:	4603      	mov	r3, r0
 80050fc:	460c      	mov	r4, r1
 80050fe:	4618      	mov	r0, r3
 8005100:	4621      	mov	r1, r4
 8005102:	a31b      	add	r3, pc, #108	; (adr r3, 8005170 <_read_and_convert_temperature+0xc0>)
 8005104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005108:	f7fb fb78 	bl	80007fc <__aeabi_ddiv>
 800510c:	4603      	mov	r3, r0
 800510e:	460c      	mov	r4, r1
 8005110:	4618      	mov	r0, r3
 8005112:	4621      	mov	r1, r4
 8005114:	a318      	add	r3, pc, #96	; (adr r3, 8005178 <_read_and_convert_temperature+0xc8>)
 8005116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511a:	f7fb f88d 	bl	8000238 <__aeabi_dsub>
 800511e:	4603      	mov	r3, r0
 8005120:	460c      	mov	r4, r1
 8005122:	4618      	mov	r0, r3
 8005124:	4621      	mov	r1, r4
 8005126:	f7fb fd17 	bl	8000b58 <__aeabi_d2f>
 800512a:	4603      	mov	r3, r0
 800512c:	60fb      	str	r3, [r7, #12]

  if (temp > 125.00 || temp < -40.00) {
 800512e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005132:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005184 <_read_and_convert_temperature+0xd4>
 8005136:	eef4 7ac7 	vcmpe.f32	s15, s14
 800513a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800513e:	dc08      	bgt.n	8005152 <_read_and_convert_temperature+0xa2>
 8005140:	edd7 7a03 	vldr	s15, [r7, #12]
 8005144:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8005188 <_read_and_convert_temperature+0xd8>
 8005148:	eef4 7ac7 	vcmpe.f32	s15, s14
 800514c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005150:	d501      	bpl.n	8005156 <_read_and_convert_temperature+0xa6>
    return SI7021_MEASURE_FAILED;
 8005152:	4b0b      	ldr	r3, [pc, #44]	; (8005180 <_read_and_convert_temperature+0xd0>)
 8005154:	e000      	b.n	8005158 <_read_and_convert_temperature+0xa8>
  }

  return temp;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	ee07 3a90 	vmov	s15, r3
}
 800515c:	eeb0 0a67 	vmov.f32	s0, s15
 8005160:	371c      	adds	r7, #28
 8005162:	46bd      	mov	sp, r7
 8005164:	bd90      	pop	{r4, r7, pc}
 8005166:	bf00      	nop
 8005168:	3d70a3d7 	.word	0x3d70a3d7
 800516c:	4065f70a 	.word	0x4065f70a
 8005170:	00000000 	.word	0x00000000
 8005174:	40efffe0 	.word	0x40efffe0
 8005178:	cccccccd 	.word	0xcccccccd
 800517c:	40476ccc 	.word	0x40476ccc
 8005180:	477fff00 	.word	0x477fff00
 8005184:	42fa0000 	.word	0x42fa0000
 8005188:	c2200000 	.word	0xc2200000

0800518c <si7021_set_config>:

  return (uint64_t)id1 << 32 | id2;
}

uint32_t si7021_set_config(I2C_HandleTypeDef *hi2c, uint8_t heater, uint8_t resolution)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af02      	add	r7, sp, #8
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	460b      	mov	r3, r1
 8005196:	70fb      	strb	r3, [r7, #3]
 8005198:	4613      	mov	r3, r2
 800519a:	70bb      	strb	r3, [r7, #2]
  uint8_t si7021_buf[4];
  si7021_buf[0] = SI7021_WRITE_USER_REG1;
 800519c:	23e6      	movs	r3, #230	; 0xe6
 800519e:	733b      	strb	r3, [r7, #12]
  si7021_buf[1] = heater | resolution;
 80051a0:	78fa      	ldrb	r2, [r7, #3]
 80051a2:	78bb      	ldrb	r3, [r7, #2]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	737b      	strb	r3, [r7, #13]

  return HAL_I2C_Master_Transmit(hi2c, SI7021_ADDRESS_WRITE, &si7021_buf[0], 2, 100);
 80051aa:	f107 020c 	add.w	r2, r7, #12
 80051ae:	2364      	movs	r3, #100	; 0x64
 80051b0:	9300      	str	r3, [sp, #0]
 80051b2:	2302      	movs	r3, #2
 80051b4:	2180      	movs	r1, #128	; 0x80
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f001 fb88 	bl	80068cc <HAL_I2C_Master_Transmit>
 80051bc:	4603      	mov	r3, r0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <si7021_set_heater_power>:

uint32_t si7021_set_heater_power(I2C_HandleTypeDef *hi2c, uint8_t power)
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b086      	sub	sp, #24
 80051ca:	af02      	add	r7, sp, #8
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	460b      	mov	r3, r1
 80051d0:	70fb      	strb	r3, [r7, #3]
  uint8_t si7021_buf[4];
  si7021_buf[0] = SI7021_WRITE_HEATER_REG;
 80051d2:	2351      	movs	r3, #81	; 0x51
 80051d4:	733b      	strb	r3, [r7, #12]
  si7021_buf[1] = power;
 80051d6:	78fb      	ldrb	r3, [r7, #3]
 80051d8:	737b      	strb	r3, [r7, #13]

  return HAL_I2C_Master_Transmit(hi2c, SI7021_ADDRESS_WRITE, si7021_buf, 2, 100);
 80051da:	f107 020c 	add.w	r2, r7, #12
 80051de:	2364      	movs	r3, #100	; 0x64
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	2302      	movs	r3, #2
 80051e4:	2180      	movs	r1, #128	; 0x80
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f001 fb70 	bl	80068cc <HAL_I2C_Master_Transmit>
 80051ec:	4603      	mov	r3, r0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
	...

080051f8 <si7021_measure_humidity>:

float si7021_measure_humidity(I2C_HandleTypeDef *hi2c)
{
 80051f8:	b590      	push	{r4, r7, lr}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af02      	add	r7, sp, #8
 80051fe:	6078      	str	r0, [r7, #4]
  uint8_t si7021_buf[4];
  si7021_buf[0] = SI7021_MEASURE_NOHOLD;
 8005200:	23f5      	movs	r3, #245	; 0xf5
 8005202:	723b      	strb	r3, [r7, #8]

  // Start measure
  int res = HAL_I2C_Master_Transmit(hi2c, SI7021_ADDRESS_WRITE, si7021_buf, 1, 100);
 8005204:	f107 0208 	add.w	r2, r7, #8
 8005208:	2364      	movs	r3, #100	; 0x64
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	2301      	movs	r3, #1
 800520e:	2180      	movs	r1, #128	; 0x80
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f001 fb5b 	bl	80068cc <HAL_I2C_Master_Transmit>
 8005216:	4603      	mov	r3, r0
 8005218:	60fb      	str	r3, [r7, #12]
  if (res != HAL_OK) {
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <si7021_measure_humidity+0x2c>
    return SI7021_MEASURE_FAILED;
 8005220:	4b20      	ldr	r3, [pc, #128]	; (80052a4 <si7021_measure_humidity+0xac>)
 8005222:	e037      	b.n	8005294 <si7021_measure_humidity+0x9c>
  }
  HAL_Delay(30);
 8005224:	201e      	movs	r0, #30
 8005226:	f7ff ff02 	bl	800502e <HAL_Delay>

  // Read result
  res = HAL_I2C_Master_Receive(hi2c, SI7021_ADDRESS_READ, si7021_buf, 2, 100);
 800522a:	f107 0208 	add.w	r2, r7, #8
 800522e:	2364      	movs	r3, #100	; 0x64
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	2302      	movs	r3, #2
 8005234:	2181      	movs	r1, #129	; 0x81
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f001 fc3c 	bl	8006ab4 <HAL_I2C_Master_Receive>
 800523c:	4603      	mov	r3, r0
 800523e:	60fb      	str	r3, [r7, #12]
  if (res != HAL_OK) {
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <si7021_measure_humidity+0x52>
    return SI7021_MEASURE_FAILED;
 8005246:	4b17      	ldr	r3, [pc, #92]	; (80052a4 <si7021_measure_humidity+0xac>)
 8005248:	e024      	b.n	8005294 <si7021_measure_humidity+0x9c>
  }

  return (si7021_buf[0] << 8 | si7021_buf[1]) * 125.0 / 65536.0 - 6.0;
 800524a:	7a3b      	ldrb	r3, [r7, #8]
 800524c:	021b      	lsls	r3, r3, #8
 800524e:	7a7a      	ldrb	r2, [r7, #9]
 8005250:	4313      	orrs	r3, r2
 8005252:	4618      	mov	r0, r3
 8005254:	f7fb f93e 	bl	80004d4 <__aeabi_i2d>
 8005258:	f04f 0200 	mov.w	r2, #0
 800525c:	4b12      	ldr	r3, [pc, #72]	; (80052a8 <si7021_measure_humidity+0xb0>)
 800525e:	f7fb f9a3 	bl	80005a8 <__aeabi_dmul>
 8005262:	4603      	mov	r3, r0
 8005264:	460c      	mov	r4, r1
 8005266:	4618      	mov	r0, r3
 8005268:	4621      	mov	r1, r4
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	4b0f      	ldr	r3, [pc, #60]	; (80052ac <si7021_measure_humidity+0xb4>)
 8005270:	f7fb fac4 	bl	80007fc <__aeabi_ddiv>
 8005274:	4603      	mov	r3, r0
 8005276:	460c      	mov	r4, r1
 8005278:	4618      	mov	r0, r3
 800527a:	4621      	mov	r1, r4
 800527c:	f04f 0200 	mov.w	r2, #0
 8005280:	4b0b      	ldr	r3, [pc, #44]	; (80052b0 <si7021_measure_humidity+0xb8>)
 8005282:	f7fa ffd9 	bl	8000238 <__aeabi_dsub>
 8005286:	4603      	mov	r3, r0
 8005288:	460c      	mov	r4, r1
 800528a:	4618      	mov	r0, r3
 800528c:	4621      	mov	r1, r4
 800528e:	f7fb fc63 	bl	8000b58 <__aeabi_d2f>
 8005292:	4603      	mov	r3, r0
 8005294:	ee07 3a90 	vmov	s15, r3
}
 8005298:	eeb0 0a67 	vmov.f32	s0, s15
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd90      	pop	{r4, r7, pc}
 80052a2:	bf00      	nop
 80052a4:	477fff00 	.word	0x477fff00
 80052a8:	405f4000 	.word	0x405f4000
 80052ac:	40f00000 	.word	0x40f00000
 80052b0:	40180000 	.word	0x40180000

080052b4 <si7021_measure_temperature>:

float si7021_measure_temperature(I2C_HandleTypeDef *hi2c)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af02      	add	r7, sp, #8
 80052ba:	6078      	str	r0, [r7, #4]
  uint8_t si7021_buf[4];
  si7021_buf[0] = SI7021_MEASURE_TEMP_NOHOLD;
 80052bc:	23f3      	movs	r3, #243	; 0xf3
 80052be:	723b      	strb	r3, [r7, #8]

  int res = HAL_I2C_Master_Transmit(hi2c, SI7021_ADDRESS_WRITE, &si7021_buf[0], 1, 100);
 80052c0:	f107 0208 	add.w	r2, r7, #8
 80052c4:	2364      	movs	r3, #100	; 0x64
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	2301      	movs	r3, #1
 80052ca:	2180      	movs	r1, #128	; 0x80
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f001 fafd 	bl	80068cc <HAL_I2C_Master_Transmit>
 80052d2:	4603      	mov	r3, r0
 80052d4:	60fb      	str	r3, [r7, #12]
  if (res != HAL_OK) {
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <si7021_measure_temperature+0x2e>
    return SI7021_MEASURE_FAILED;
 80052dc:	eddf 7a07 	vldr	s15, [pc, #28]	; 80052fc <si7021_measure_temperature+0x48>
 80052e0:	e007      	b.n	80052f2 <si7021_measure_temperature+0x3e>
  }
  HAL_Delay(30);
 80052e2:	201e      	movs	r0, #30
 80052e4:	f7ff fea3 	bl	800502e <HAL_Delay>

  return _read_and_convert_temperature(hi2c);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7ff fee1 	bl	80050b0 <_read_and_convert_temperature>
 80052ee:	eef0 7a40 	vmov.f32	s15, s0
}
 80052f2:	eeb0 0a67 	vmov.f32	s0, s15
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	477fff00 	.word	0x477fff00

08005300 <LL_RCC_SetRTCClockSource>:
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005308:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800530c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005310:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005314:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <LL_RCC_EnableRTC>:
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8005330:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005338:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800533c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005340:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005344:	bf00      	nop
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <LL_AHB2_GRP1_EnableClock>:
{
 800534e:	b480      	push	{r7}
 8005350:	b085      	sub	sp, #20
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800535a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800535c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4313      	orrs	r3, r2
 8005364:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005366:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800536a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4013      	ands	r3, r2
 8005370:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005372:	68fb      	ldr	r3, [r7, #12]
}
 8005374:	bf00      	nop
 8005376:	3714      	adds	r7, #20
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <LL_AHB3_GRP1_EnableClock>:
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8005388:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800538c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800538e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4313      	orrs	r3, r2
 8005396:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8005398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800539c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4013      	ands	r3, r2
 80053a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80053a4:	68fb      	ldr	r3, [r7, #12]
}
 80053a6:	bf00      	nop
 80053a8:	3714      	adds	r7, #20
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <LL_APB1_GRP1_EnableClock>:
{
 80053b2:	b480      	push	{r7}
 80053b4:	b085      	sub	sp, #20
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80053ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80053c0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80053ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4013      	ands	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80053d6:	68fb      	ldr	r3, [r7, #12]
}
 80053d8:	bf00      	nop
 80053da:	3714      	adds	r7, #20
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <LL_APB2_GRP1_EnableClock>:
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80053ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80053f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80053fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005400:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4013      	ands	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005408:	68fb      	ldr	r3, [r7, #12]
}
 800540a:	bf00      	nop
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr

08005416 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800541a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800541e:	f7ff ffaf 	bl	8005380 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005422:	2200      	movs	r2, #0
 8005424:	210f      	movs	r1, #15
 8005426:	f06f 0001 	mvn.w	r0, #1
 800542a:	f000 ff91 	bl	8006350 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 5, 0);
 800542e:	2200      	movs	r2, #0
 8005430:	2105      	movs	r1, #5
 8005432:	202e      	movs	r0, #46	; 0x2e
 8005434:	f000 ff8c 	bl	8006350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8005438:	202e      	movs	r0, #46	; 0x2e
 800543a:	f000 ffa3 	bl	8006384 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn , 6, 0);
 800543e:	2200      	movs	r2, #0
 8005440:	2106      	movs	r1, #6
 8005442:	202c      	movs	r0, #44	; 0x2c
 8005444:	f000 ff84 	bl	8006350 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn , 6, 0);
 8005448:	2200      	movs	r2, #0
 800544a:	2106      	movs	r1, #6
 800544c:	202d      	movs	r0, #45	; 0x2d
 800544e:	f000 ff7f 	bl	8006350 <HAL_NVIC_SetPriority>

  /* USER CODE END MspInit 1 */
}
 8005452:	bf00      	nop
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a0b      	ldr	r2, [pc, #44]	; (8005494 <HAL_RTC_MspInit+0x3c>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d110      	bne.n	800548c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 800546a:	f002 f967 	bl	800773c <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 800546e:	f002 f965 	bl	800773c <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8005472:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005476:	f7ff ff43 	bl	8005300 <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800547a:	f7ff ff57 	bl	800532c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800547e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005482:	f7ff ff96 	bl	80053b2 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f004 faaa 	bl	80099e0 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 800548c:	bf00      	nop
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	40002800 	.word	0x40002800

08005498 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b088      	sub	sp, #32
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054a0:	f107 030c 	add.w	r3, r7, #12
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	605a      	str	r2, [r3, #4]
 80054aa:	609a      	str	r2, [r3, #8]
 80054ac:	60da      	str	r2, [r3, #12]
 80054ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a0f      	ldr	r2, [pc, #60]	; (80054f4 <HAL_I2C_MspInit+0x5c>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d117      	bne.n	80054ea <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054ba:	2002      	movs	r0, #2
 80054bc:	f7ff ff47 	bl	800534e <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80054c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80054c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80054c6:	2312      	movs	r3, #18
 80054c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80054ca:	2301      	movs	r3, #1
 80054cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054ce:	2300      	movs	r3, #0
 80054d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80054d2:	2304      	movs	r3, #4
 80054d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054d6:	f107 030c 	add.w	r3, r7, #12
 80054da:	4619      	mov	r1, r3
 80054dc:	4806      	ldr	r0, [pc, #24]	; (80054f8 <HAL_I2C_MspInit+0x60>)
 80054de:	f000 ff89 	bl	80063f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80054e2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80054e6:	f7ff ff64 	bl	80053b2 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80054ea:	bf00      	nop
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	40005400 	.word	0x40005400
 80054f8:	48000400 	.word	0x48000400

080054fc <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005504:	f107 030c 	add.w	r3, r7, #12
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]
 800550c:	605a      	str	r2, [r3, #4]
 800550e:	609a      	str	r2, [r3, #8]
 8005510:	60da      	str	r2, [r3, #12]
 8005512:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a0f      	ldr	r2, [pc, #60]	; (8005558 <HAL_SPI_MspInit+0x5c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d117      	bne.n	800554e <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800551e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005522:	f7ff ff5f 	bl	80053e4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005526:	2001      	movs	r0, #1
 8005528:	f7ff ff11 	bl	800534e <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 800552c:	2382      	movs	r3, #130	; 0x82
 800552e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005530:	2302      	movs	r3, #2
 8005532:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005534:	2300      	movs	r3, #0
 8005536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005538:	2300      	movs	r3, #0
 800553a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800553c:	2305      	movs	r3, #5
 800553e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005540:	f107 030c 	add.w	r3, r7, #12
 8005544:	4619      	mov	r1, r3
 8005546:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800554a:	f000 ff53 	bl	80063f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800554e:	bf00      	nop
 8005550:	3720      	adds	r7, #32
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	40013000 	.word	0x40013000

0800555c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a09      	ldr	r2, [pc, #36]	; (8005590 <HAL_TIM_Base_MspInit+0x34>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d10b      	bne.n	8005586 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800556e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005572:	f7ff ff37 	bl	80053e4 <LL_APB2_GRP1_EnableClock>
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 8005576:	2200      	movs	r2, #0
 8005578:	210f      	movs	r1, #15
 800557a:	2019      	movs	r0, #25
 800557c:	f000 fee8 	bl	8006350 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005580:	2019      	movs	r0, #25
 8005582:	f000 feff 	bl	8006384 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005586:	bf00      	nop
 8005588:	3708      	adds	r7, #8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40012c00 	.word	0x40012c00

08005594 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800559c:	f107 030c 	add.w	r3, r7, #12
 80055a0:	2200      	movs	r2, #0
 80055a2:	601a      	str	r2, [r3, #0]
 80055a4:	605a      	str	r2, [r3, #4]
 80055a6:	609a      	str	r2, [r3, #8]
 80055a8:	60da      	str	r2, [r3, #12]
 80055aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a0d      	ldr	r2, [pc, #52]	; (80055e8 <HAL_TIM_MspPostInit+0x54>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d114      	bne.n	80055e0 <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055b6:	2001      	movs	r0, #1
 80055b8:	f7ff fec9 	bl	800534e <LL_AHB2_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80055bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c2:	2302      	movs	r3, #2
 80055c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055c6:	2300      	movs	r3, #0
 80055c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055ca:	2300      	movs	r3, #0
 80055cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80055ce:	2301      	movs	r3, #1
 80055d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055d2:	f107 030c 	add.w	r3, r7, #12
 80055d6:	4619      	mov	r1, r3
 80055d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80055dc:	f000 ff0a 	bl	80063f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80055e0:	bf00      	nop
 80055e2:	3720      	adds	r7, #32
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	40012c00 	.word	0x40012c00

080055ec <LL_APB2_GRP1_EnableClock>:
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80055f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055f8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4313      	orrs	r3, r2
 8005602:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005604:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005608:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4013      	ands	r3, r2
 800560e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005610:	68fb      	ldr	r3, [r7, #12]
}
 8005612:	bf00      	nop
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
	...

08005620 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b08c      	sub	sp, #48	; 0x30
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005628:	2300      	movs	r3, #0
 800562a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800562c:	2300      	movs	r3, #0
 800562e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 8005630:	2200      	movs	r2, #0
 8005632:	6879      	ldr	r1, [r7, #4]
 8005634:	201a      	movs	r0, #26
 8005636:	f000 fe8b 	bl	8006350 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800563a:	201a      	movs	r0, #26
 800563c:	f000 fea2 	bl	8006384 <HAL_NVIC_EnableIRQ>
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8005640:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005644:	f7ff ffd2 	bl	80055ec <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005648:	f107 0208 	add.w	r2, r7, #8
 800564c:	f107 030c 	add.w	r3, r7, #12
 8005650:	4611      	mov	r1, r2
 8005652:	4618      	mov	r0, r3
 8005654:	f003 f972 	bl	800893c <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005658:	f003 f95a 	bl	8008910 <HAL_RCC_GetPCLK2Freq>
 800565c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800565e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005660:	4a12      	ldr	r2, [pc, #72]	; (80056ac <HAL_InitTick+0x8c>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	0c9b      	lsrs	r3, r3, #18
 8005668:	3b01      	subs	r3, #1
 800566a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800566c:	4b10      	ldr	r3, [pc, #64]	; (80056b0 <HAL_InitTick+0x90>)
 800566e:	4a11      	ldr	r2, [pc, #68]	; (80056b4 <HAL_InitTick+0x94>)
 8005670:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8005672:	4b0f      	ldr	r3, [pc, #60]	; (80056b0 <HAL_InitTick+0x90>)
 8005674:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005678:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800567a:	4a0d      	ldr	r2, [pc, #52]	; (80056b0 <HAL_InitTick+0x90>)
 800567c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567e:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8005680:	4b0b      	ldr	r3, [pc, #44]	; (80056b0 <HAL_InitTick+0x90>)
 8005682:	2200      	movs	r2, #0
 8005684:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005686:	4b0a      	ldr	r3, [pc, #40]	; (80056b0 <HAL_InitTick+0x90>)
 8005688:	2200      	movs	r2, #0
 800568a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 800568c:	4808      	ldr	r0, [pc, #32]	; (80056b0 <HAL_InitTick+0x90>)
 800568e:	f004 fd4b 	bl	800a128 <HAL_TIM_Base_Init>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d104      	bne.n	80056a2 <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8005698:	4805      	ldr	r0, [pc, #20]	; (80056b0 <HAL_InitTick+0x90>)
 800569a:	f004 fd9d 	bl	800a1d8 <HAL_TIM_Base_Start_IT>
 800569e:	4603      	mov	r3, r0
 80056a0:	e000      	b.n	80056a4 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3730      	adds	r7, #48	; 0x30
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	431bde83 	.word	0x431bde83
 80056b0:	20007a1c 	.word	0x20007a1c
 80056b4:	40014800 	.word	0x40014800

080056b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80056b8:	b480      	push	{r7}
 80056ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80056bc:	bf00      	nop
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80056c6:	b480      	push	{r7}
 80056c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80056ca:	e7fe      	b.n	80056ca <HardFault_Handler+0x4>

080056cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80056cc:	b480      	push	{r7}
 80056ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80056d0:	e7fe      	b.n	80056d0 <MemManage_Handler+0x4>

080056d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80056d2:	b480      	push	{r7}
 80056d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80056d6:	e7fe      	b.n	80056d6 <BusFault_Handler+0x4>

080056d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80056dc:	e7fe      	b.n	80056dc <UsageFault_Handler+0x4>

080056de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80056de:	b480      	push	{r7}
 80056e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80056e2:	bf00      	nop
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80056f0:	4802      	ldr	r0, [pc, #8]	; (80056fc <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80056f2:	f004 ff83 	bl	800a5fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80056f6:	bf00      	nop
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	20007a1c 	.word	0x20007a1c

08005700 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8005704:	f001 f82e 	bl	8006764 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8005708:	bf00      	nop
 800570a:	bd80      	pop	{r7, pc}

0800570c <EXTI3_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void EXTI3_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8005710:	2008      	movs	r0, #8
 8005712:	f001 f80f 	bl	8006734 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}

0800571a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800571e:	2010      	movs	r0, #16
 8005720:	f001 f808 	bl	8006734 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005724:	bf00      	nop
 8005726:	bd80      	pop	{r7, pc}

08005728 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800572c:	2020      	movs	r0, #32
 800572e:	f001 f801 	bl	8006734 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005732:	bf00      	nop
 8005734:	bd80      	pop	{r7, pc}
	...

08005738 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800573c:	4802      	ldr	r0, [pc, #8]	; (8005748 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800573e:	f004 ff5d 	bl	800a5fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005742:	bf00      	nop
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	2000795c 	.word	0x2000795c

0800574c <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0
  HW_TS_RTC_Wakeup_Handler();
 8005750:	f7fd fd0c 	bl	800316c <HW_TS_RTC_Wakeup_Handler>
}
 8005754:	bf00      	nop
 8005756:	bd80      	pop	{r7, pc}

08005758 <IPCC_C1_TX_IRQHandler>:

void IPCC_C1_TX_IRQHandler(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
  HW_IPCC_Tx_Handler();
 800575c:	f7fc f936 	bl	80019cc <HW_IPCC_Tx_Handler>

  return;
 8005760:	bf00      	nop
}
 8005762:	bd80      	pop	{r7, pc}

08005764 <IPCC_C1_RX_IRQHandler>:

void IPCC_C1_RX_IRQHandler(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	af00      	add	r7, sp, #0
  HW_IPCC_Rx_Handler();
 8005768:	f7fc f8f8 	bl	800195c <HW_IPCC_Rx_Handler>
  return;
 800576c:	bf00      	nop
}
 800576e:	bd80      	pop	{r7, pc}

08005770 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b086      	sub	sp, #24
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800577c:	2300      	movs	r3, #0
 800577e:	617b      	str	r3, [r7, #20]
 8005780:	e00a      	b.n	8005798 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005782:	f3af 8000 	nop.w
 8005786:	4601      	mov	r1, r0
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	1c5a      	adds	r2, r3, #1
 800578c:	60ba      	str	r2, [r7, #8]
 800578e:	b2ca      	uxtb	r2, r1
 8005790:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	3301      	adds	r3, #1
 8005796:	617b      	str	r3, [r7, #20]
 8005798:	697a      	ldr	r2, [r7, #20]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	429a      	cmp	r2, r3
 800579e:	dbf0      	blt.n	8005782 <_read+0x12>
	}

return len;
 80057a0:	687b      	ldr	r3, [r7, #4]
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3718      	adds	r7, #24
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <_close>:
	}
	return len;
}

int _close(int file)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b083      	sub	sp, #12
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
	return -1;
 80057b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	370c      	adds	r7, #12
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr

080057c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b083      	sub	sp, #12
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057d2:	605a      	str	r2, [r3, #4]
	return 0;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <_isatty>:

int _isatty(int file)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b083      	sub	sp, #12
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
	return 1;
 80057ea:	2301      	movs	r3, #1
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
	return 0;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3714      	adds	r7, #20
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr
	...

08005814 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800581c:	4b11      	ldr	r3, [pc, #68]	; (8005864 <_sbrk+0x50>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d102      	bne.n	800582a <_sbrk+0x16>
		heap_end = &end;
 8005824:	4b0f      	ldr	r3, [pc, #60]	; (8005864 <_sbrk+0x50>)
 8005826:	4a10      	ldr	r2, [pc, #64]	; (8005868 <_sbrk+0x54>)
 8005828:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800582a:	4b0e      	ldr	r3, [pc, #56]	; (8005864 <_sbrk+0x50>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005830:	4b0c      	ldr	r3, [pc, #48]	; (8005864 <_sbrk+0x50>)
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4413      	add	r3, r2
 8005838:	466a      	mov	r2, sp
 800583a:	4293      	cmp	r3, r2
 800583c:	d907      	bls.n	800584e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800583e:	f00c fd43 	bl	80122c8 <__errno>
 8005842:	4602      	mov	r2, r0
 8005844:	230c      	movs	r3, #12
 8005846:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005848:	f04f 33ff 	mov.w	r3, #4294967295
 800584c:	e006      	b.n	800585c <_sbrk+0x48>
	}

	heap_end += incr;
 800584e:	4b05      	ldr	r3, [pc, #20]	; (8005864 <_sbrk+0x50>)
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4413      	add	r3, r2
 8005856:	4a03      	ldr	r2, [pc, #12]	; (8005864 <_sbrk+0x50>)
 8005858:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800585a:	68fb      	ldr	r3, [r7, #12]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	200003ec 	.word	0x200003ec
 8005868:	20007b08 	.word	0x20007b08

0800586c <veml_PushState>:
  HAL_I2C_Master_Transmit(&VEML_State.i2cHandle, VEML_ADDR, Data, 3, HAL_MAX_DELAY);
}



HAL_StatusTypeDef veml_PushState(){ //helper to push power/gain/it to VEML7700
 800586c:	b580      	push	{r7, lr}
 800586e:	b086      	sub	sp, #24
 8005870:	af04      	add	r7, sp, #16

	//main config register; gain and integration time
	HAL_StatusTypeDef resp = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	71fb      	strb	r3, [r7, #7]
	uint8_t out_data[2] = {0x00, 0x00};
 8005876:	2300      	movs	r3, #0
 8005878:	713b      	strb	r3, [r7, #4]
 800587a:	2300      	movs	r3, #0
 800587c:	717b      	strb	r3, [r7, #5]
	out_data[1] |= (VEML_State.gain << 3);
 800587e:	797b      	ldrb	r3, [r7, #5]
 8005880:	b25a      	sxtb	r2, r3
 8005882:	4b33      	ldr	r3, [pc, #204]	; (8005950 <veml_PushState+0xe4>)
 8005884:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005888:	00db      	lsls	r3, r3, #3
 800588a:	b25b      	sxtb	r3, r3
 800588c:	4313      	orrs	r3, r2
 800588e:	b25b      	sxtb	r3, r3
 8005890:	b2db      	uxtb	r3, r3
 8005892:	717b      	strb	r3, [r7, #5]
	out_data[1] |= ((VEML_State.integrationTime & 0x0C) >> 2);
 8005894:	797b      	ldrb	r3, [r7, #5]
 8005896:	b25a      	sxtb	r2, r3
 8005898:	4b2d      	ldr	r3, [pc, #180]	; (8005950 <veml_PushState+0xe4>)
 800589a:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 800589e:	109b      	asrs	r3, r3, #2
 80058a0:	b25b      	sxtb	r3, r3
 80058a2:	f003 0303 	and.w	r3, r3, #3
 80058a6:	b25b      	sxtb	r3, r3
 80058a8:	4313      	orrs	r3, r2
 80058aa:	b25b      	sxtb	r3, r3
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	717b      	strb	r3, [r7, #5]
	out_data[0] |= ((VEML_State.integrationTime & 0x03) << 6);
 80058b0:	793b      	ldrb	r3, [r7, #4]
 80058b2:	b25a      	sxtb	r2, r3
 80058b4:	4b26      	ldr	r3, [pc, #152]	; (8005950 <veml_PushState+0xe4>)
 80058b6:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 80058ba:	019b      	lsls	r3, r3, #6
 80058bc:	b25b      	sxtb	r3, r3
 80058be:	4313      	orrs	r3, r2
 80058c0:	b25b      	sxtb	r3, r3
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	713b      	strb	r3, [r7, #4]
	out_data[0] |= (VEML7700_PERS_1 << 4);
 80058c6:	793b      	ldrb	r3, [r7, #4]
 80058c8:	713b      	strb	r3, [r7, #4]

	//out_data |= (VEML_State.gain << 11);
	//out_data |= (VEML_State.integrationTime << 6);
	//out_data |= (VEML7700_PERS_1 << 4);

	while (resp == HAL_ERROR){
 80058ca:	e00e      	b.n	80058ea <veml_PushState+0x7e>
	  resp = HAL_I2C_Mem_Write(&(VEML_State.i2cHandle),
 80058cc:	f04f 33ff 	mov.w	r3, #4294967295
 80058d0:	9302      	str	r3, [sp, #8]
 80058d2:	2302      	movs	r3, #2
 80058d4:	9301      	str	r3, [sp, #4]
 80058d6:	1d3b      	adds	r3, r7, #4
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	2301      	movs	r3, #1
 80058dc:	2200      	movs	r2, #0
 80058de:	2120      	movs	r1, #32
 80058e0:	481b      	ldr	r0, [pc, #108]	; (8005950 <veml_PushState+0xe4>)
 80058e2:	f001 f9dd 	bl	8006ca0 <HAL_I2C_Mem_Write>
 80058e6:	4603      	mov	r3, r0
 80058e8:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 80058ea:	79fb      	ldrb	r3, [r7, #7]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d0ed      	beq.n	80058cc <veml_PushState+0x60>
	  						   HAL_MAX_DELAY);
	  //I2C_Write_16b(VEML7700_ALS_CONFIG, out_data);
	}

	//power save config register
	resp = HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	71fb      	strb	r3, [r7, #7]
	out_data[0] = 0x00;
 80058f4:	2300      	movs	r3, #0
 80058f6:	713b      	strb	r3, [r7, #4]
	out_data[1] = 0x00;
 80058f8:	2300      	movs	r3, #0
 80058fa:	717b      	strb	r3, [r7, #5]

	out_data[0] |= (VEML_State.powerSaveMode << 1);
 80058fc:	793b      	ldrb	r3, [r7, #4]
 80058fe:	b25a      	sxtb	r2, r3
 8005900:	4b13      	ldr	r3, [pc, #76]	; (8005950 <veml_PushState+0xe4>)
 8005902:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	b25b      	sxtb	r3, r3
 800590a:	4313      	orrs	r3, r2
 800590c:	b25b      	sxtb	r3, r3
 800590e:	b2db      	uxtb	r3, r3
 8005910:	713b      	strb	r3, [r7, #4]
	out_data[0] |= VEML_State.powerSaveEnable;
 8005912:	793a      	ldrb	r2, [r7, #4]
 8005914:	4b0e      	ldr	r3, [pc, #56]	; (8005950 <veml_PushState+0xe4>)
 8005916:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800591a:	4313      	orrs	r3, r2
 800591c:	b2db      	uxtb	r3, r3
 800591e:	713b      	strb	r3, [r7, #4]


	//out_data |= (VEML_State.powerSaveMode << 1);
	//out_data |= VEML_State.powerSaveEnable;

	while (resp == HAL_ERROR){
 8005920:	e00e      	b.n	8005940 <veml_PushState+0xd4>
	  resp = HAL_I2C_Mem_Write(&(VEML_State.i2cHandle),
 8005922:	f04f 33ff 	mov.w	r3, #4294967295
 8005926:	9302      	str	r3, [sp, #8]
 8005928:	2302      	movs	r3, #2
 800592a:	9301      	str	r3, [sp, #4]
 800592c:	1d3b      	adds	r3, r7, #4
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	2301      	movs	r3, #1
 8005932:	2203      	movs	r2, #3
 8005934:	2120      	movs	r1, #32
 8005936:	4806      	ldr	r0, [pc, #24]	; (8005950 <veml_PushState+0xe4>)
 8005938:	f001 f9b2 	bl	8006ca0 <HAL_I2C_Mem_Write>
 800593c:	4603      	mov	r3, r0
 800593e:	71fb      	strb	r3, [r7, #7]
	while (resp == HAL_ERROR){
 8005940:	79fb      	ldrb	r3, [r7, #7]
 8005942:	2b01      	cmp	r3, #1
 8005944:	d0ed      	beq.n	8005922 <veml_PushState+0xb6>
							   out_data, 2,
							   HAL_MAX_DELAY);
	  //I2C_Write_16b(VEML7700_ALS_CONFIG, out_data);
	}

	return resp;
 8005946:	79fb      	ldrb	r3, [r7, #7]
}
 8005948:	4618      	mov	r0, r3
 800594a:	3708      	adds	r7, #8
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}
 8005950:	20007a68 	.word	0x20007a68

08005954 <veml_Setup>:

HAL_StatusTypeDef veml_Setup(I2C_HandleTypeDef i2cHandle, VEML7700_Mode_t Mode){
 8005954:	b084      	sub	sp, #16
 8005956:	b580      	push	{r7, lr}
 8005958:	af00      	add	r7, sp, #0
 800595a:	f107 0c08 	add.w	ip, r7, #8
 800595e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	VEML_State.i2cHandle = i2cHandle;
 8005962:	4b28      	ldr	r3, [pc, #160]	; (8005a04 <veml_Setup+0xb0>)
 8005964:	4618      	mov	r0, r3
 8005966:	f107 0108 	add.w	r1, r7, #8
 800596a:	234c      	movs	r3, #76	; 0x4c
 800596c:	461a      	mov	r2, r3
 800596e:	f00c fcd5 	bl	801231c <memcpy>
	VEML_State.autoGain = 0;
 8005972:	4b24      	ldr	r3, [pc, #144]	; (8005a04 <veml_Setup+0xb0>)
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	switch (Mode){
 800597a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800597e:	2b01      	cmp	r3, #1
 8005980:	d014      	beq.n	80059ac <veml_Setup+0x58>
 8005982:	2b02      	cmp	r3, #2
 8005984:	d023      	beq.n	80059ce <veml_Setup+0x7a>
 8005986:	2b00      	cmp	r3, #0
 8005988:	d132      	bne.n	80059f0 <veml_Setup+0x9c>
		case VEML_5S_POLLING:
			VEML_State.powerSaveMode = VEML7700_POWERSAVE_MODE4;
 800598a:	4b1e      	ldr	r3, [pc, #120]	; (8005a04 <veml_Setup+0xb0>)
 800598c:	2203      	movs	r2, #3
 800598e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			VEML_State.powerSaveEnable = 0x01;
 8005992:	4b1c      	ldr	r3, [pc, #112]	; (8005a04 <veml_Setup+0xb0>)
 8005994:	2201      	movs	r2, #1
 8005996:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			VEML_State.gain = VEML7700_GAIN_2;
 800599a:	4b1a      	ldr	r3, [pc, #104]	; (8005a04 <veml_Setup+0xb0>)
 800599c:	2201      	movs	r2, #1
 800599e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
			VEML_State.integrationTime = VEML7700_IT_800MS;
 80059a2:	4b18      	ldr	r3, [pc, #96]	; (8005a04 <veml_Setup+0xb0>)
 80059a4:	2203      	movs	r2, #3
 80059a6:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
			break;
 80059aa:	e021      	b.n	80059f0 <veml_Setup+0x9c>

		case VEML_100MS_POLLING:
			VEML_State.powerSaveMode = VEML7700_POWERSAVE_MODE1;
 80059ac:	4b15      	ldr	r3, [pc, #84]	; (8005a04 <veml_Setup+0xb0>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			VEML_State.powerSaveEnable = 0x00;
 80059b4:	4b13      	ldr	r3, [pc, #76]	; (8005a04 <veml_Setup+0xb0>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			VEML_State.gain = VEML7700_GAIN_2;
 80059bc:	4b11      	ldr	r3, [pc, #68]	; (8005a04 <veml_Setup+0xb0>)
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
			VEML_State.integrationTime = VEML7700_IT_100MS;
 80059c4:	4b0f      	ldr	r3, [pc, #60]	; (8005a04 <veml_Setup+0xb0>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
			break;
 80059cc:	e010      	b.n	80059f0 <veml_Setup+0x9c>

		case VEML_25MS_POLLING:
			VEML_State.powerSaveMode = VEML7700_POWERSAVE_MODE1;
 80059ce:	4b0d      	ldr	r3, [pc, #52]	; (8005a04 <veml_Setup+0xb0>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			VEML_State.powerSaveEnable = 0x00;
 80059d6:	4b0b      	ldr	r3, [pc, #44]	; (8005a04 <veml_Setup+0xb0>)
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			VEML_State.gain = VEML7700_GAIN_2;
 80059de:	4b09      	ldr	r3, [pc, #36]	; (8005a04 <veml_Setup+0xb0>)
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
			VEML_State.integrationTime = VEML7700_IT_25MS;
 80059e6:	4b07      	ldr	r3, [pc, #28]	; (8005a04 <veml_Setup+0xb0>)
 80059e8:	220c      	movs	r2, #12
 80059ea:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
			break;
 80059ee:	bf00      	nop
	}

	return veml_PushState();
 80059f0:	f7ff ff3c 	bl	800586c <veml_PushState>
 80059f4:	4603      	mov	r3, r0

}
 80059f6:	4618      	mov	r0, r3
 80059f8:	46bd      	mov	sp, r7
 80059fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059fe:	b004      	add	sp, #16
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	20007a68 	.word	0x20007a68

08005a08 <autoGain>:
HAL_StatusTypeDef veml_Set_IntegrationTime(uint8_t integrationTime){
	VEML_State.integrationTime = integrationTime;
	return veml_PushState();
}

void autoGain(uint16_t raw_data){
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	80fb      	strh	r3, [r7, #6]

	if (VEML_State.autoGain){ //if we are autoGaining
 8005a12:	4b29      	ldr	r3, [pc, #164]	; (8005ab8 <autoGain+0xb0>)
 8005a14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d049      	beq.n	8005ab0 <autoGain+0xa8>

		//if raw value is > ~90% of 0xFFFF and we're not at min gain
		if (VEML_State.gain != VEML7700_GAIN_1_8 && raw_data > 0xE665) {
 8005a1c:	4b26      	ldr	r3, [pc, #152]	; (8005ab8 <autoGain+0xb0>)
 8005a1e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d01f      	beq.n	8005a66 <autoGain+0x5e>
 8005a26:	88fb      	ldrh	r3, [r7, #6]
 8005a28:	f24e 6265 	movw	r2, #58981	; 0xe665
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d91a      	bls.n	8005a66 <autoGain+0x5e>
			switch (VEML_State.gain){
 8005a30:	4b21      	ldr	r3, [pc, #132]	; (8005ab8 <autoGain+0xb0>)
 8005a32:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d004      	beq.n	8005a44 <autoGain+0x3c>
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	d00c      	beq.n	8005a58 <autoGain+0x50>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d005      	beq.n	8005a4e <autoGain+0x46>
 8005a42:	e00e      	b.n	8005a62 <autoGain+0x5a>
				case VEML7700_GAIN_2:
					VEML_State.gain = VEML7700_GAIN_1;
 8005a44:	4b1c      	ldr	r3, [pc, #112]	; (8005ab8 <autoGain+0xb0>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
					break;
 8005a4c:	e009      	b.n	8005a62 <autoGain+0x5a>
				case VEML7700_GAIN_1:
					VEML_State.gain = VEML7700_GAIN_1_4;
 8005a4e:	4b1a      	ldr	r3, [pc, #104]	; (8005ab8 <autoGain+0xb0>)
 8005a50:	2203      	movs	r2, #3
 8005a52:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
				    break;
 8005a56:	e004      	b.n	8005a62 <autoGain+0x5a>
				case VEML7700_GAIN_1_4:
					VEML_State.gain = VEML7700_GAIN_1_8;
 8005a58:	4b17      	ldr	r3, [pc, #92]	; (8005ab8 <autoGain+0xb0>)
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
					break;
 8005a60:	bf00      	nop
			}
			veml_PushState();
 8005a62:	f7ff ff03 	bl	800586c <veml_PushState>
		}

		//if raw value is < ~45% of 0xFFFF and we're not at max gain
		if (VEML_State.gain != VEML7700_GAIN_2 && raw_data < 0x7332) {
 8005a66:	4b14      	ldr	r3, [pc, #80]	; (8005ab8 <autoGain+0xb0>)
 8005a68:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d01f      	beq.n	8005ab0 <autoGain+0xa8>
 8005a70:	88fb      	ldrh	r3, [r7, #6]
 8005a72:	f247 3231 	movw	r2, #29489	; 0x7331
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d81a      	bhi.n	8005ab0 <autoGain+0xa8>
			switch (VEML_State.gain){
 8005a7a:	4b0f      	ldr	r3, [pc, #60]	; (8005ab8 <autoGain+0xb0>)
 8005a7c:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d004      	beq.n	8005a8e <autoGain+0x86>
 8005a84:	2b03      	cmp	r3, #3
 8005a86:	d007      	beq.n	8005a98 <autoGain+0x90>
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00a      	beq.n	8005aa2 <autoGain+0x9a>
 8005a8c:	e00e      	b.n	8005aac <autoGain+0xa4>
				case VEML7700_GAIN_1_8:
					VEML_State.gain = VEML7700_GAIN_1_4;
 8005a8e:	4b0a      	ldr	r3, [pc, #40]	; (8005ab8 <autoGain+0xb0>)
 8005a90:	2203      	movs	r2, #3
 8005a92:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
					break;
 8005a96:	e009      	b.n	8005aac <autoGain+0xa4>
				case VEML7700_GAIN_1_4:
					VEML_State.gain = VEML7700_GAIN_1;
 8005a98:	4b07      	ldr	r3, [pc, #28]	; (8005ab8 <autoGain+0xb0>)
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
				    break;
 8005aa0:	e004      	b.n	8005aac <autoGain+0xa4>
				case VEML7700_GAIN_1:
					VEML_State.gain = VEML7700_GAIN_2;
 8005aa2:	4b05      	ldr	r3, [pc, #20]	; (8005ab8 <autoGain+0xb0>)
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
					break;
 8005aaa:	bf00      	nop
			}
			veml_PushState();
 8005aac:	f7ff fede 	bl	800586c <veml_PushState>
		}
	}
}
 8005ab0:	bf00      	nop
 8005ab2:	3708      	adds	r7, #8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	20007a68 	.word	0x20007a68

08005abc <veml_norm_data>:

float veml_norm_data(uint16_t raw_data){
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	80fb      	strh	r3, [r7, #6]

	float lux = (float)raw_data;
 8005ac6:	88fb      	ldrh	r3, [r7, #6]
 8005ac8:	ee07 3a90 	vmov	s15, r3
 8005acc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ad0:	edc7 7a03 	vstr	s15, [r7, #12]

	switch (VEML_State.gain){
 8005ad4:	4b3d      	ldr	r3, [pc, #244]	; (8005bcc <veml_norm_data+0x110>)
 8005ad6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d015      	beq.n	8005b0a <veml_norm_data+0x4e>
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	d00a      	beq.n	8005af8 <veml_norm_data+0x3c>
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d11a      	bne.n	8005b1c <veml_norm_data+0x60>
		case VEML7700_GAIN_2:
			lux /= 2.0;
 8005ae6:	ed97 7a03 	vldr	s14, [r7, #12]
 8005aea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005aee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005af2:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 8005af6:	e011      	b.n	8005b1c <veml_norm_data+0x60>
		case VEML7700_GAIN_1_4:
		    lux *= 4;
 8005af8:	edd7 7a03 	vldr	s15, [r7, #12]
 8005afc:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8005b00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b04:	edc7 7a03 	vstr	s15, [r7, #12]
		    break;
 8005b08:	e008      	b.n	8005b1c <veml_norm_data+0x60>
		case VEML7700_GAIN_1_8:
		    lux *= 8;
 8005b0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b0e:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8005b12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b16:	edc7 7a03 	vstr	s15, [r7, #12]
		    break;
 8005b1a:	bf00      	nop
	}

	switch (VEML_State.integrationTime){
 8005b1c:	4b2b      	ldr	r3, [pc, #172]	; (8005bcc <veml_norm_data+0x110>)
 8005b1e:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8005b22:	3b01      	subs	r3, #1
 8005b24:	2b0b      	cmp	r3, #11
 8005b26:	d846      	bhi.n	8005bb6 <veml_norm_data+0xfa>
 8005b28:	a201      	add	r2, pc, #4	; (adr r2, 8005b30 <veml_norm_data+0x74>)
 8005b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b2e:	bf00      	nop
 8005b30:	08005b81 	.word	0x08005b81
 8005b34:	08005b93 	.word	0x08005b93
 8005b38:	08005ba5 	.word	0x08005ba5
 8005b3c:	08005bb7 	.word	0x08005bb7
 8005b40:	08005bb7 	.word	0x08005bb7
 8005b44:	08005bb7 	.word	0x08005bb7
 8005b48:	08005bb7 	.word	0x08005bb7
 8005b4c:	08005b73 	.word	0x08005b73
 8005b50:	08005bb7 	.word	0x08005bb7
 8005b54:	08005bb7 	.word	0x08005bb7
 8005b58:	08005bb7 	.word	0x08005bb7
 8005b5c:	08005b61 	.word	0x08005b61
	  	case VEML7700_IT_25MS:
	  		lux *= 4;
 8005b60:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b64:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8005b68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b6c:	edc7 7a03 	vstr	s15, [r7, #12]
	  		break;
 8005b70:	e021      	b.n	8005bb6 <veml_norm_data+0xfa>
	  	case VEML7700_IT_50MS:
	  		lux *= 2;
 8005b72:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005b7a:	edc7 7a03 	vstr	s15, [r7, #12]
	  		break;
 8005b7e:	e01a      	b.n	8005bb6 <veml_norm_data+0xfa>
	  	case VEML7700_IT_200MS:
	  		lux /= 2.0;
 8005b80:	ed97 7a03 	vldr	s14, [r7, #12]
 8005b84:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005b88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b8c:	edc7 7a03 	vstr	s15, [r7, #12]
	  		break;
 8005b90:	e011      	b.n	8005bb6 <veml_norm_data+0xfa>
	  	case VEML7700_IT_400MS:
	  		lux /= 4.0;
 8005b92:	ed97 7a03 	vldr	s14, [r7, #12]
 8005b96:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8005b9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005b9e:	edc7 7a03 	vstr	s15, [r7, #12]
	  		break;
 8005ba2:	e008      	b.n	8005bb6 <veml_norm_data+0xfa>
	  	case VEML7700_IT_800MS:
	  		lux /= 8.0;
 8005ba4:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ba8:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8005bac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005bb0:	edc7 7a03 	vstr	s15, [r7, #12]
	  		break;
 8005bb4:	bf00      	nop
	}

	return lux;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	ee07 3a90 	vmov	s15, r3
}
 8005bbc:	eeb0 0a67 	vmov.f32	s0, s15
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	20007a68 	.word	0x20007a68

08005bd0 <veml_Get_Lux>:

float veml_Get_Lux(){
 8005bd0:	b5b0      	push	{r4, r5, r7, lr}
 8005bd2:	b088      	sub	sp, #32
 8005bd4:	af04      	add	r7, sp, #16

	const uint16_t max_tries = 300;
 8005bd6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8005bda:	80fb      	strh	r3, [r7, #6]
	uint16_t current_tries = 0;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	81fb      	strh	r3, [r7, #14]

	uint8_t buffer[2];

	HAL_StatusTypeDef resp = HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	737b      	strb	r3, [r7, #13]

	while (resp == HAL_ERROR && current_tries < max_tries){
 8005be4:	e011      	b.n	8005c0a <veml_Get_Lux+0x3a>
	  resp = HAL_I2C_Mem_Read(&(VEML_State.i2cHandle),
 8005be6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bea:	9302      	str	r3, [sp, #8]
 8005bec:	2302      	movs	r3, #2
 8005bee:	9301      	str	r3, [sp, #4]
 8005bf0:	463b      	mov	r3, r7
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	2204      	movs	r2, #4
 8005bf8:	2120      	movs	r1, #32
 8005bfa:	4867      	ldr	r0, [pc, #412]	; (8005d98 <veml_Get_Lux+0x1c8>)
 8005bfc:	f001 f964 	bl	8006ec8 <HAL_I2C_Mem_Read>
 8005c00:	4603      	mov	r3, r0
 8005c02:	737b      	strb	r3, [r7, #13]
							  HAL_MAX_DELAY);

	  //resp = HAL_I2C_Master_Receive(&VEML_State.i2cHandle,
	  //	  	  	  VEML_ADDR,&buffer, 2,
	//			  HAL_MAX_DELAY);
	  current_tries++;
 8005c04:	89fb      	ldrh	r3, [r7, #14]
 8005c06:	3301      	adds	r3, #1
 8005c08:	81fb      	strh	r3, [r7, #14]
	while (resp == HAL_ERROR && current_tries < max_tries){
 8005c0a:	7b7b      	ldrb	r3, [r7, #13]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d103      	bne.n	8005c18 <veml_Get_Lux+0x48>
 8005c10:	89fa      	ldrh	r2, [r7, #14]
 8005c12:	88fb      	ldrh	r3, [r7, #6]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d3e6      	bcc.n	8005be6 <veml_Get_Lux+0x16>
	}

	if (current_tries >= max_tries) {
 8005c18:	89fa      	ldrh	r2, [r7, #14]
 8005c1a:	88fb      	ldrh	r3, [r7, #6]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d301      	bcc.n	8005c24 <veml_Get_Lux+0x54>
	  return -1;
 8005c20:	4b5e      	ldr	r3, [pc, #376]	; (8005d9c <veml_Get_Lux+0x1cc>)
 8005c22:	e090      	b.n	8005d46 <veml_Get_Lux+0x176>
	}

	uint16_t data = (buffer[1] << 8) | buffer[0];
 8005c24:	787b      	ldrb	r3, [r7, #1]
 8005c26:	021b      	lsls	r3, r3, #8
 8005c28:	b21a      	sxth	r2, r3
 8005c2a:	783b      	ldrb	r3, [r7, #0]
 8005c2c:	b21b      	sxth	r3, r3
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	b21b      	sxth	r3, r3
 8005c32:	80bb      	strh	r3, [r7, #4]

	autoGain(data);
 8005c34:	88bb      	ldrh	r3, [r7, #4]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff fee6 	bl	8005a08 <autoGain>

	float lux = (veml_norm_data(data) * 0.0576);
 8005c3c:	88bb      	ldrh	r3, [r7, #4]
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7ff ff3c 	bl	8005abc <veml_norm_data>
 8005c44:	ee10 3a10 	vmov	r3, s0
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7fa fc55 	bl	80004f8 <__aeabi_f2d>
 8005c4e:	a342      	add	r3, pc, #264	; (adr r3, 8005d58 <veml_Get_Lux+0x188>)
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f7fa fca8 	bl	80005a8 <__aeabi_dmul>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	460c      	mov	r4, r1
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	4621      	mov	r1, r4
 8005c60:	f7fa ff7a 	bl	8000b58 <__aeabi_d2f>
 8005c64:	4603      	mov	r3, r0
 8005c66:	60bb      	str	r3, [r7, #8]

	if (VEML_State.gain == VEML7700_GAIN_1_8 && VEML_State.integrationTime == VEML7700_IT_25MS){
 8005c68:	4b4b      	ldr	r3, [pc, #300]	; (8005d98 <veml_Get_Lux+0x1c8>)
 8005c6a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d168      	bne.n	8005d44 <veml_Get_Lux+0x174>
 8005c72:	4b49      	ldr	r3, [pc, #292]	; (8005d98 <veml_Get_Lux+0x1c8>)
 8005c74:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8005c78:	2b0c      	cmp	r3, #12
 8005c7a:	d163      	bne.n	8005d44 <veml_Get_Lux+0x174>
		lux = 6.0135e-13 * pow(lux, 4) - 9.3924e-9 * pow(lux, 3) + 8.1488e-5 * pow(lux, 2) + 1.0023 * lux;
 8005c7c:	68b8      	ldr	r0, [r7, #8]
 8005c7e:	f7fa fc3b 	bl	80004f8 <__aeabi_f2d>
 8005c82:	4603      	mov	r3, r0
 8005c84:	460c      	mov	r4, r1
 8005c86:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8005d60 <veml_Get_Lux+0x190>
 8005c8a:	ec44 3b10 	vmov	d0, r3, r4
 8005c8e:	f00f f8f3 	bl	8014e78 <pow>
 8005c92:	ec51 0b10 	vmov	r0, r1, d0
 8005c96:	a334      	add	r3, pc, #208	; (adr r3, 8005d68 <veml_Get_Lux+0x198>)
 8005c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c9c:	f7fa fc84 	bl	80005a8 <__aeabi_dmul>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	4625      	mov	r5, r4
 8005ca6:	461c      	mov	r4, r3
 8005ca8:	68b8      	ldr	r0, [r7, #8]
 8005caa:	f7fa fc25 	bl	80004f8 <__aeabi_f2d>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	ed9f 1b2f 	vldr	d1, [pc, #188]	; 8005d70 <veml_Get_Lux+0x1a0>
 8005cb6:	ec43 2b10 	vmov	d0, r2, r3
 8005cba:	f00f f8dd 	bl	8014e78 <pow>
 8005cbe:	ec51 0b10 	vmov	r0, r1, d0
 8005cc2:	a32d      	add	r3, pc, #180	; (adr r3, 8005d78 <veml_Get_Lux+0x1a8>)
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	f7fa fc6e 	bl	80005a8 <__aeabi_dmul>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	4629      	mov	r1, r5
 8005cd4:	f7fa fab0 	bl	8000238 <__aeabi_dsub>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	460c      	mov	r4, r1
 8005cdc:	4625      	mov	r5, r4
 8005cde:	461c      	mov	r4, r3
 8005ce0:	68b8      	ldr	r0, [r7, #8]
 8005ce2:	f7fa fc09 	bl	80004f8 <__aeabi_f2d>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	460b      	mov	r3, r1
 8005cea:	ed9f 1b25 	vldr	d1, [pc, #148]	; 8005d80 <veml_Get_Lux+0x1b0>
 8005cee:	ec43 2b10 	vmov	d0, r2, r3
 8005cf2:	f00f f8c1 	bl	8014e78 <pow>
 8005cf6:	ec51 0b10 	vmov	r0, r1, d0
 8005cfa:	a323      	add	r3, pc, #140	; (adr r3, 8005d88 <veml_Get_Lux+0x1b8>)
 8005cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d00:	f7fa fc52 	bl	80005a8 <__aeabi_dmul>
 8005d04:	4602      	mov	r2, r0
 8005d06:	460b      	mov	r3, r1
 8005d08:	4620      	mov	r0, r4
 8005d0a:	4629      	mov	r1, r5
 8005d0c:	f7fa fa96 	bl	800023c <__adddf3>
 8005d10:	4603      	mov	r3, r0
 8005d12:	460c      	mov	r4, r1
 8005d14:	4625      	mov	r5, r4
 8005d16:	461c      	mov	r4, r3
 8005d18:	68b8      	ldr	r0, [r7, #8]
 8005d1a:	f7fa fbed 	bl	80004f8 <__aeabi_f2d>
 8005d1e:	a31c      	add	r3, pc, #112	; (adr r3, 8005d90 <veml_Get_Lux+0x1c0>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	f7fa fc40 	bl	80005a8 <__aeabi_dmul>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	4629      	mov	r1, r5
 8005d30:	f7fa fa84 	bl	800023c <__adddf3>
 8005d34:	4603      	mov	r3, r0
 8005d36:	460c      	mov	r4, r1
 8005d38:	4618      	mov	r0, r3
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	f7fa ff0c 	bl	8000b58 <__aeabi_d2f>
 8005d40:	4603      	mov	r3, r0
 8005d42:	60bb      	str	r3, [r7, #8]
	}

	return lux;
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	ee07 3a90 	vmov	s15, r3
}
 8005d4a:	eeb0 0a67 	vmov.f32	s0, s15
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bdb0      	pop	{r4, r5, r7, pc}
 8005d54:	f3af 8000 	nop.w
 8005d58:	487fcb92 	.word	0x487fcb92
 8005d5c:	3fad7dbf 	.word	0x3fad7dbf
 8005d60:	00000000 	.word	0x00000000
 8005d64:	40100000 	.word	0x40100000
 8005d68:	b18f283b 	.word	0xb18f283b
 8005d6c:	3d65287a 	.word	0x3d65287a
 8005d70:	00000000 	.word	0x00000000
 8005d74:	40080000 	.word	0x40080000
 8005d78:	c91ef46e 	.word	0xc91ef46e
 8005d7c:	3e442b86 	.word	0x3e442b86
 8005d80:	00000000 	.word	0x00000000
 8005d84:	40000000 	.word	0x40000000
 8005d88:	2e18cab0 	.word	0x2e18cab0
 8005d8c:	3f155c91 	.word	0x3f155c91
 8005d90:	b98c7e28 	.word	0xb98c7e28
 8005d94:	3ff0096b 	.word	0x3ff0096b
 8005d98:	20007a68 	.word	0x20007a68
 8005d9c:	bf800000 	.word	0xbf800000

08005da0 <veml_Get_White_Lux>:

float veml_Get_White_Lux(){
 8005da0:	b5b0      	push	{r4, r5, r7, lr}
 8005da2:	b088      	sub	sp, #32
 8005da4:	af04      	add	r7, sp, #16

	const uint16_t max_tries = 300;
 8005da6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8005daa:	80fb      	strh	r3, [r7, #6]
	uint16_t current_tries = 0;
 8005dac:	2300      	movs	r3, #0
 8005dae:	81fb      	strh	r3, [r7, #14]

	uint8_t buffer[2];

	HAL_StatusTypeDef resp = HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	737b      	strb	r3, [r7, #13]

	while (resp == HAL_ERROR && current_tries < max_tries){
 8005db4:	e011      	b.n	8005dda <veml_Get_White_Lux+0x3a>
	  resp = HAL_I2C_Mem_Read(&(VEML_State.i2cHandle),
 8005db6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dba:	9302      	str	r3, [sp, #8]
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	463b      	mov	r3, r7
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	2205      	movs	r2, #5
 8005dc8:	2120      	movs	r1, #32
 8005dca:	4867      	ldr	r0, [pc, #412]	; (8005f68 <veml_Get_White_Lux+0x1c8>)
 8005dcc:	f001 f87c 	bl	8006ec8 <HAL_I2C_Mem_Read>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	737b      	strb	r3, [r7, #13]
			  	  	  	  	  VEML_ADDR,
							  VEML7700_WHITE_DATA, 1,
							  buffer, 2,
							  HAL_MAX_DELAY);
	  current_tries++;
 8005dd4:	89fb      	ldrh	r3, [r7, #14]
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	81fb      	strh	r3, [r7, #14]
	while (resp == HAL_ERROR && current_tries < max_tries){
 8005dda:	7b7b      	ldrb	r3, [r7, #13]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d103      	bne.n	8005de8 <veml_Get_White_Lux+0x48>
 8005de0:	89fa      	ldrh	r2, [r7, #14]
 8005de2:	88fb      	ldrh	r3, [r7, #6]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d3e6      	bcc.n	8005db6 <veml_Get_White_Lux+0x16>
	}

	if (current_tries >= max_tries) {
 8005de8:	89fa      	ldrh	r2, [r7, #14]
 8005dea:	88fb      	ldrh	r3, [r7, #6]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d301      	bcc.n	8005df4 <veml_Get_White_Lux+0x54>
	  return -1;
 8005df0:	4b5e      	ldr	r3, [pc, #376]	; (8005f6c <veml_Get_White_Lux+0x1cc>)
 8005df2:	e090      	b.n	8005f16 <veml_Get_White_Lux+0x176>
	}

	uint16_t data = (buffer[1] << 8) | buffer[0];
 8005df4:	787b      	ldrb	r3, [r7, #1]
 8005df6:	021b      	lsls	r3, r3, #8
 8005df8:	b21a      	sxth	r2, r3
 8005dfa:	783b      	ldrb	r3, [r7, #0]
 8005dfc:	b21b      	sxth	r3, r3
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	b21b      	sxth	r3, r3
 8005e02:	80bb      	strh	r3, [r7, #4]

	autoGain(data);
 8005e04:	88bb      	ldrh	r3, [r7, #4]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7ff fdfe 	bl	8005a08 <autoGain>

	float lux = (veml_norm_data(data) * 0.0576);
 8005e0c:	88bb      	ldrh	r3, [r7, #4]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff fe54 	bl	8005abc <veml_norm_data>
 8005e14:	ee10 3a10 	vmov	r3, s0
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fa fb6d 	bl	80004f8 <__aeabi_f2d>
 8005e1e:	a342      	add	r3, pc, #264	; (adr r3, 8005f28 <veml_Get_White_Lux+0x188>)
 8005e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e24:	f7fa fbc0 	bl	80005a8 <__aeabi_dmul>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	460c      	mov	r4, r1
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	4621      	mov	r1, r4
 8005e30:	f7fa fe92 	bl	8000b58 <__aeabi_d2f>
 8005e34:	4603      	mov	r3, r0
 8005e36:	60bb      	str	r3, [r7, #8]

	if (VEML_State.gain == VEML7700_GAIN_1_8 && VEML_State.integrationTime == VEML7700_IT_25MS){
 8005e38:	4b4b      	ldr	r3, [pc, #300]	; (8005f68 <veml_Get_White_Lux+0x1c8>)
 8005e3a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d168      	bne.n	8005f14 <veml_Get_White_Lux+0x174>
 8005e42:	4b49      	ldr	r3, [pc, #292]	; (8005f68 <veml_Get_White_Lux+0x1c8>)
 8005e44:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8005e48:	2b0c      	cmp	r3, #12
 8005e4a:	d163      	bne.n	8005f14 <veml_Get_White_Lux+0x174>
		lux = 6.0135e-13 * pow(lux, 4) - 9.3924e-9 * pow(lux, 3) + 8.1488e-5 * pow(lux, 2) + 1.0023 * lux;
 8005e4c:	68b8      	ldr	r0, [r7, #8]
 8005e4e:	f7fa fb53 	bl	80004f8 <__aeabi_f2d>
 8005e52:	4603      	mov	r3, r0
 8005e54:	460c      	mov	r4, r1
 8005e56:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8005f30 <veml_Get_White_Lux+0x190>
 8005e5a:	ec44 3b10 	vmov	d0, r3, r4
 8005e5e:	f00f f80b 	bl	8014e78 <pow>
 8005e62:	ec51 0b10 	vmov	r0, r1, d0
 8005e66:	a334      	add	r3, pc, #208	; (adr r3, 8005f38 <veml_Get_White_Lux+0x198>)
 8005e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6c:	f7fa fb9c 	bl	80005a8 <__aeabi_dmul>
 8005e70:	4603      	mov	r3, r0
 8005e72:	460c      	mov	r4, r1
 8005e74:	4625      	mov	r5, r4
 8005e76:	461c      	mov	r4, r3
 8005e78:	68b8      	ldr	r0, [r7, #8]
 8005e7a:	f7fa fb3d 	bl	80004f8 <__aeabi_f2d>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	ed9f 1b2f 	vldr	d1, [pc, #188]	; 8005f40 <veml_Get_White_Lux+0x1a0>
 8005e86:	ec43 2b10 	vmov	d0, r2, r3
 8005e8a:	f00e fff5 	bl	8014e78 <pow>
 8005e8e:	ec51 0b10 	vmov	r0, r1, d0
 8005e92:	a32d      	add	r3, pc, #180	; (adr r3, 8005f48 <veml_Get_White_Lux+0x1a8>)
 8005e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e98:	f7fa fb86 	bl	80005a8 <__aeabi_dmul>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4620      	mov	r0, r4
 8005ea2:	4629      	mov	r1, r5
 8005ea4:	f7fa f9c8 	bl	8000238 <__aeabi_dsub>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	460c      	mov	r4, r1
 8005eac:	4625      	mov	r5, r4
 8005eae:	461c      	mov	r4, r3
 8005eb0:	68b8      	ldr	r0, [r7, #8]
 8005eb2:	f7fa fb21 	bl	80004f8 <__aeabi_f2d>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	ed9f 1b25 	vldr	d1, [pc, #148]	; 8005f50 <veml_Get_White_Lux+0x1b0>
 8005ebe:	ec43 2b10 	vmov	d0, r2, r3
 8005ec2:	f00e ffd9 	bl	8014e78 <pow>
 8005ec6:	ec51 0b10 	vmov	r0, r1, d0
 8005eca:	a323      	add	r3, pc, #140	; (adr r3, 8005f58 <veml_Get_White_Lux+0x1b8>)
 8005ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed0:	f7fa fb6a 	bl	80005a8 <__aeabi_dmul>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4620      	mov	r0, r4
 8005eda:	4629      	mov	r1, r5
 8005edc:	f7fa f9ae 	bl	800023c <__adddf3>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	4625      	mov	r5, r4
 8005ee6:	461c      	mov	r4, r3
 8005ee8:	68b8      	ldr	r0, [r7, #8]
 8005eea:	f7fa fb05 	bl	80004f8 <__aeabi_f2d>
 8005eee:	a31c      	add	r3, pc, #112	; (adr r3, 8005f60 <veml_Get_White_Lux+0x1c0>)
 8005ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef4:	f7fa fb58 	bl	80005a8 <__aeabi_dmul>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	460b      	mov	r3, r1
 8005efc:	4620      	mov	r0, r4
 8005efe:	4629      	mov	r1, r5
 8005f00:	f7fa f99c 	bl	800023c <__adddf3>
 8005f04:	4603      	mov	r3, r0
 8005f06:	460c      	mov	r4, r1
 8005f08:	4618      	mov	r0, r3
 8005f0a:	4621      	mov	r1, r4
 8005f0c:	f7fa fe24 	bl	8000b58 <__aeabi_d2f>
 8005f10:	4603      	mov	r3, r0
 8005f12:	60bb      	str	r3, [r7, #8]
	}

	return lux;
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	ee07 3a90 	vmov	s15, r3

}
 8005f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f1e:	3710      	adds	r7, #16
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bdb0      	pop	{r4, r5, r7, pc}
 8005f24:	f3af 8000 	nop.w
 8005f28:	487fcb92 	.word	0x487fcb92
 8005f2c:	3fad7dbf 	.word	0x3fad7dbf
 8005f30:	00000000 	.word	0x00000000
 8005f34:	40100000 	.word	0x40100000
 8005f38:	b18f283b 	.word	0xb18f283b
 8005f3c:	3d65287a 	.word	0x3d65287a
 8005f40:	00000000 	.word	0x00000000
 8005f44:	40080000 	.word	0x40080000
 8005f48:	c91ef46e 	.word	0xc91ef46e
 8005f4c:	3e442b86 	.word	0x3e442b86
 8005f50:	00000000 	.word	0x00000000
 8005f54:	40000000 	.word	0x40000000
 8005f58:	2e18cab0 	.word	0x2e18cab0
 8005f5c:	3f155c91 	.word	0x3f155c91
 8005f60:	b98c7e28 	.word	0xb98c7e28
 8005f64:	3ff0096b 	.word	0x3ff0096b
 8005f68:	20007a68 	.word	0x20007a68
 8005f6c:	bf800000 	.word	0xbf800000

08005f70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f70:	b480      	push	{r7}
 8005f72:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8005f74:	4b26      	ldr	r3, [pc, #152]	; (8006010 <SystemInit+0xa0>)
 8005f76:	2200      	movs	r2, #0
 8005f78:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8005f7a:	4b25      	ldr	r3, [pc, #148]	; (8006010 <SystemInit+0xa0>)
 8005f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f80:	4a23      	ldr	r2, [pc, #140]	; (8006010 <SystemInit+0xa0>)
 8005f82:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f86:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f94:	f043 0301 	orr.w	r3, r3, #1
 8005f98:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8005f9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f9e:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005fa2:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8005fa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fae:	4b19      	ldr	r3, [pc, #100]	; (8006014 <SystemInit+0xa4>)
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8005fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fbc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fc0:	f023 0305 	bic.w	r3, r3, #5
 8005fc4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8005fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005fd0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fd4:	f023 0301 	bic.w	r3, r3, #1
 8005fd8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8005fdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fe0:	4a0d      	ldr	r2, [pc, #52]	; (8006018 <SystemInit+0xa8>)
 8005fe2:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8005fe4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fe8:	4a0b      	ldr	r2, [pc, #44]	; (8006018 <SystemInit+0xa8>)
 8005fea:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005fec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ff6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ffa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005ffc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006000:	2200      	movs	r2, #0
 8006002:	619a      	str	r2, [r3, #24]
}
 8006004:	bf00      	nop
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	e000ed00 	.word	0xe000ed00
 8006014:	faf6fefb 	.word	0xfaf6fefb
 8006018:	22041000 	.word	0x22041000

0800601c <LL_DBGMCU_EnableDBGSleepMode>:
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006020:	4b05      	ldr	r3, [pc, #20]	; (8006038 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	4a04      	ldr	r2, [pc, #16]	; (8006038 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8006026:	f043 0301 	orr.w	r3, r3, #1
 800602a:	6053      	str	r3, [r2, #4]
}
 800602c:	bf00      	nop
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	e0042000 	.word	0xe0042000

0800603c <LL_DBGMCU_EnableDBGStopMode>:
{
 800603c:	b480      	push	{r7}
 800603e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8006040:	4b05      	ldr	r3, [pc, #20]	; (8006058 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	4a04      	ldr	r2, [pc, #16]	; (8006058 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8006046:	f043 0302 	orr.w	r3, r3, #2
 800604a:	6053      	str	r3, [r2, #4]
}
 800604c:	bf00      	nop
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	e0042000 	.word	0xe0042000

0800605c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b082      	sub	sp, #8
 8006060:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006062:	2300      	movs	r3, #0
 8006064:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006066:	4b0c      	ldr	r3, [pc, #48]	; (8006098 <HAL_Init+0x3c>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a0b      	ldr	r2, [pc, #44]	; (8006098 <HAL_Init+0x3c>)
 800606c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006070:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006072:	2003      	movs	r0, #3
 8006074:	f000 f961 	bl	800633a <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006078:	2000      	movs	r0, #0
 800607a:	f7ff fad1 	bl	8005620 <HAL_InitTick>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d002      	beq.n	800608a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	71fb      	strb	r3, [r7, #7]
 8006088:	e001      	b.n	800608e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800608a:	f7ff f9c4 	bl	8005416 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800608e:	79fb      	ldrb	r3, [r7, #7]
}
 8006090:	4618      	mov	r0, r3
 8006092:	3708      	adds	r7, #8
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}
 8006098:	58004000 	.word	0x58004000

0800609c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800609c:	b480      	push	{r7}
 800609e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80060a0:	4b06      	ldr	r3, [pc, #24]	; (80060bc <HAL_IncTick+0x20>)
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	461a      	mov	r2, r3
 80060a6:	4b06      	ldr	r3, [pc, #24]	; (80060c0 <HAL_IncTick+0x24>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4413      	add	r3, r2
 80060ac:	4a04      	ldr	r2, [pc, #16]	; (80060c0 <HAL_IncTick+0x24>)
 80060ae:	6013      	str	r3, [r2, #0]
}
 80060b0:	bf00      	nop
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	2000001c 	.word	0x2000001c
 80060c0:	20007abc 	.word	0x20007abc

080060c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0
  return uwTick;
 80060c8:	4b03      	ldr	r3, [pc, #12]	; (80060d8 <HAL_GetTick+0x14>)
 80060ca:	681b      	ldr	r3, [r3, #0]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	20007abc 	.word	0x20007abc

080060dc <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80060dc:	b480      	push	{r7}
 80060de:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80060e0:	4b03      	ldr	r3, [pc, #12]	; (80060f0 <HAL_GetTickPrio+0x14>)
 80060e2:	681b      	ldr	r3, [r3, #0]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	20000018 	.word	0x20000018

080060f4 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80060f4:	b480      	push	{r7}
 80060f6:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80060f8:	4b03      	ldr	r3, [pc, #12]	; (8006108 <HAL_GetTickFreq+0x14>)
 80060fa:	781b      	ldrb	r3, [r3, #0]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	2000001c 	.word	0x2000001c

0800610c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8006110:	f7ff ff84 	bl	800601c <LL_DBGMCU_EnableDBGSleepMode>
}
 8006114:	bf00      	nop
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 800611c:	f7ff ff8e 	bl	800603c <LL_DBGMCU_EnableDBGStopMode>
}
 8006120:	bf00      	nop
 8006122:	bd80      	pop	{r7, pc}

08006124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f003 0307 	and.w	r3, r3, #7
 8006132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006134:	4b0c      	ldr	r3, [pc, #48]	; (8006168 <__NVIC_SetPriorityGrouping+0x44>)
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800613a:	68ba      	ldr	r2, [r7, #8]
 800613c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006140:	4013      	ands	r3, r2
 8006142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800614c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006156:	4a04      	ldr	r2, [pc, #16]	; (8006168 <__NVIC_SetPriorityGrouping+0x44>)
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	60d3      	str	r3, [r2, #12]
}
 800615c:	bf00      	nop
 800615e:	3714      	adds	r7, #20
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr
 8006168:	e000ed00 	.word	0xe000ed00

0800616c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800616c:	b480      	push	{r7}
 800616e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006170:	4b04      	ldr	r3, [pc, #16]	; (8006184 <__NVIC_GetPriorityGrouping+0x18>)
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	0a1b      	lsrs	r3, r3, #8
 8006176:	f003 0307 	and.w	r3, r3, #7
}
 800617a:	4618      	mov	r0, r3
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	e000ed00 	.word	0xe000ed00

08006188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	4603      	mov	r3, r0
 8006190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006196:	2b00      	cmp	r3, #0
 8006198:	db0b      	blt.n	80061b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800619a:	79fb      	ldrb	r3, [r7, #7]
 800619c:	f003 021f 	and.w	r2, r3, #31
 80061a0:	4907      	ldr	r1, [pc, #28]	; (80061c0 <__NVIC_EnableIRQ+0x38>)
 80061a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061a6:	095b      	lsrs	r3, r3, #5
 80061a8:	2001      	movs	r0, #1
 80061aa:	fa00 f202 	lsl.w	r2, r0, r2
 80061ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80061b2:	bf00      	nop
 80061b4:	370c      	adds	r7, #12
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	e000e100 	.word	0xe000e100

080061c4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	4603      	mov	r3, r0
 80061cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	db10      	blt.n	80061f8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061d6:	79fb      	ldrb	r3, [r7, #7]
 80061d8:	f003 021f 	and.w	r2, r3, #31
 80061dc:	4909      	ldr	r1, [pc, #36]	; (8006204 <__NVIC_DisableIRQ+0x40>)
 80061de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061e2:	095b      	lsrs	r3, r3, #5
 80061e4:	2001      	movs	r0, #1
 80061e6:	fa00 f202 	lsl.w	r2, r0, r2
 80061ea:	3320      	adds	r3, #32
 80061ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80061f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80061f4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	e000e100 	.word	0xe000e100

08006208 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	4603      	mov	r3, r0
 8006210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006216:	2b00      	cmp	r3, #0
 8006218:	db0c      	blt.n	8006234 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800621a:	79fb      	ldrb	r3, [r7, #7]
 800621c:	f003 021f 	and.w	r2, r3, #31
 8006220:	4907      	ldr	r1, [pc, #28]	; (8006240 <__NVIC_SetPendingIRQ+0x38>)
 8006222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006226:	095b      	lsrs	r3, r3, #5
 8006228:	2001      	movs	r0, #1
 800622a:	fa00 f202 	lsl.w	r2, r0, r2
 800622e:	3340      	adds	r3, #64	; 0x40
 8006230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr
 8006240:	e000e100 	.word	0xe000e100

08006244 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	4603      	mov	r3, r0
 800624c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800624e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006252:	2b00      	cmp	r3, #0
 8006254:	db0c      	blt.n	8006270 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006256:	79fb      	ldrb	r3, [r7, #7]
 8006258:	f003 021f 	and.w	r2, r3, #31
 800625c:	4907      	ldr	r1, [pc, #28]	; (800627c <__NVIC_ClearPendingIRQ+0x38>)
 800625e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006262:	095b      	lsrs	r3, r3, #5
 8006264:	2001      	movs	r0, #1
 8006266:	fa00 f202 	lsl.w	r2, r0, r2
 800626a:	3360      	adds	r3, #96	; 0x60
 800626c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	e000e100 	.word	0xe000e100

08006280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	4603      	mov	r3, r0
 8006288:	6039      	str	r1, [r7, #0]
 800628a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800628c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006290:	2b00      	cmp	r3, #0
 8006292:	db0a      	blt.n	80062aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	b2da      	uxtb	r2, r3
 8006298:	490c      	ldr	r1, [pc, #48]	; (80062cc <__NVIC_SetPriority+0x4c>)
 800629a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800629e:	0112      	lsls	r2, r2, #4
 80062a0:	b2d2      	uxtb	r2, r2
 80062a2:	440b      	add	r3, r1
 80062a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80062a8:	e00a      	b.n	80062c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	4908      	ldr	r1, [pc, #32]	; (80062d0 <__NVIC_SetPriority+0x50>)
 80062b0:	79fb      	ldrb	r3, [r7, #7]
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	3b04      	subs	r3, #4
 80062b8:	0112      	lsls	r2, r2, #4
 80062ba:	b2d2      	uxtb	r2, r2
 80062bc:	440b      	add	r3, r1
 80062be:	761a      	strb	r2, [r3, #24]
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	e000e100 	.word	0xe000e100
 80062d0:	e000ed00 	.word	0xe000ed00

080062d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b089      	sub	sp, #36	; 0x24
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f003 0307 	and.w	r3, r3, #7
 80062e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	f1c3 0307 	rsb	r3, r3, #7
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	bf28      	it	cs
 80062f2:	2304      	movcs	r3, #4
 80062f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	3304      	adds	r3, #4
 80062fa:	2b06      	cmp	r3, #6
 80062fc:	d902      	bls.n	8006304 <NVIC_EncodePriority+0x30>
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	3b03      	subs	r3, #3
 8006302:	e000      	b.n	8006306 <NVIC_EncodePriority+0x32>
 8006304:	2300      	movs	r3, #0
 8006306:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006308:	f04f 32ff 	mov.w	r2, #4294967295
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	fa02 f303 	lsl.w	r3, r2, r3
 8006312:	43da      	mvns	r2, r3
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	401a      	ands	r2, r3
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800631c:	f04f 31ff 	mov.w	r1, #4294967295
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	fa01 f303 	lsl.w	r3, r1, r3
 8006326:	43d9      	mvns	r1, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800632c:	4313      	orrs	r3, r2
         );
}
 800632e:	4618      	mov	r0, r3
 8006330:	3724      	adds	r7, #36	; 0x24
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b082      	sub	sp, #8
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff feee 	bl	8006124 <__NVIC_SetPriorityGrouping>
}
 8006348:	bf00      	nop
 800634a:	3708      	adds	r7, #8
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	4603      	mov	r3, r0
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
 800635c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800635e:	f7ff ff05 	bl	800616c <__NVIC_GetPriorityGrouping>
 8006362:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	68b9      	ldr	r1, [r7, #8]
 8006368:	6978      	ldr	r0, [r7, #20]
 800636a:	f7ff ffb3 	bl	80062d4 <NVIC_EncodePriority>
 800636e:	4602      	mov	r2, r0
 8006370:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006374:	4611      	mov	r1, r2
 8006376:	4618      	mov	r0, r3
 8006378:	f7ff ff82 	bl	8006280 <__NVIC_SetPriority>
}
 800637c:	bf00      	nop
 800637e:	3718      	adds	r7, #24
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}

08006384 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	4603      	mov	r3, r0
 800638c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800638e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006392:	4618      	mov	r0, r3
 8006394:	f7ff fef8 	bl	8006188 <__NVIC_EnableIRQ>
}
 8006398:	bf00      	nop
 800639a:	3708      	adds	r7, #8
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	4603      	mov	r3, r0
 80063a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80063aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7ff ff08 	bl	80061c4 <__NVIC_DisableIRQ>
}
 80063b4:	bf00      	nop
 80063b6:	3708      	adds	r7, #8
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	4603      	mov	r3, r0
 80063c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80063c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7ff ff1c 	bl	8006208 <__NVIC_SetPendingIRQ>
}
 80063d0:	bf00      	nop
 80063d2:	3708      	adds	r7, #8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	4603      	mov	r3, r0
 80063e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80063e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7ff ff2c 	bl	8006244 <__NVIC_ClearPendingIRQ>
}
 80063ec:	bf00      	nop
 80063ee:	3708      	adds	r7, #8
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b087      	sub	sp, #28
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80063fe:	2300      	movs	r3, #0
 8006400:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006402:	e14c      	b.n	800669e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	2101      	movs	r1, #1
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	fa01 f303 	lsl.w	r3, r1, r3
 8006410:	4013      	ands	r3, r2
 8006412:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 813e 	beq.w	8006698 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d00b      	beq.n	800643c <HAL_GPIO_Init+0x48>
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	2b02      	cmp	r3, #2
 800642a:	d007      	beq.n	800643c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006430:	2b11      	cmp	r3, #17
 8006432:	d003      	beq.n	800643c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	2b12      	cmp	r3, #18
 800643a:	d130      	bne.n	800649e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	2203      	movs	r2, #3
 8006448:	fa02 f303 	lsl.w	r3, r2, r3
 800644c:	43db      	mvns	r3, r3
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	4013      	ands	r3, r2
 8006452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	68da      	ldr	r2, [r3, #12]
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	005b      	lsls	r3, r3, #1
 800645c:	fa02 f303 	lsl.w	r3, r2, r3
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	4313      	orrs	r3, r2
 8006464:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	693a      	ldr	r2, [r7, #16]
 800646a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006472:	2201      	movs	r2, #1
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	fa02 f303 	lsl.w	r3, r2, r3
 800647a:	43db      	mvns	r3, r3
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	4013      	ands	r3, r2
 8006480:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	091b      	lsrs	r3, r3, #4
 8006488:	f003 0201 	and.w	r2, r3, #1
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	fa02 f303 	lsl.w	r3, r2, r3
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	4313      	orrs	r3, r2
 8006496:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	005b      	lsls	r3, r3, #1
 80064a8:	2203      	movs	r2, #3
 80064aa:	fa02 f303 	lsl.w	r3, r2, r3
 80064ae:	43db      	mvns	r3, r3
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	4013      	ands	r3, r2
 80064b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	689a      	ldr	r2, [r3, #8]
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	fa02 f303 	lsl.w	r3, r2, r3
 80064c2:	693a      	ldr	r2, [r7, #16]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d003      	beq.n	80064de <HAL_GPIO_Init+0xea>
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2b12      	cmp	r3, #18
 80064dc:	d123      	bne.n	8006526 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	08da      	lsrs	r2, r3, #3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	3208      	adds	r2, #8
 80064e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	f003 0307 	and.w	r3, r3, #7
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	220f      	movs	r2, #15
 80064f6:	fa02 f303 	lsl.w	r3, r2, r3
 80064fa:	43db      	mvns	r3, r3
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	4013      	ands	r3, r2
 8006500:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	691a      	ldr	r2, [r3, #16]
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f003 0307 	and.w	r3, r3, #7
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	fa02 f303 	lsl.w	r3, r2, r3
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	4313      	orrs	r3, r2
 8006516:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	08da      	lsrs	r2, r3, #3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	3208      	adds	r2, #8
 8006520:	6939      	ldr	r1, [r7, #16]
 8006522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	005b      	lsls	r3, r3, #1
 8006530:	2203      	movs	r2, #3
 8006532:	fa02 f303 	lsl.w	r3, r2, r3
 8006536:	43db      	mvns	r3, r3
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	4013      	ands	r3, r2
 800653c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	f003 0203 	and.w	r2, r3, #3
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	005b      	lsls	r3, r3, #1
 800654a:	fa02 f303 	lsl.w	r3, r2, r3
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	4313      	orrs	r3, r2
 8006552:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006562:	2b00      	cmp	r3, #0
 8006564:	f000 8098 	beq.w	8006698 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8006568:	4a54      	ldr	r2, [pc, #336]	; (80066bc <HAL_GPIO_Init+0x2c8>)
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	089b      	lsrs	r3, r3, #2
 800656e:	3302      	adds	r3, #2
 8006570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006574:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	f003 0303 	and.w	r3, r3, #3
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	220f      	movs	r2, #15
 8006580:	fa02 f303 	lsl.w	r3, r2, r3
 8006584:	43db      	mvns	r3, r3
 8006586:	693a      	ldr	r2, [r7, #16]
 8006588:	4013      	ands	r3, r2
 800658a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006592:	d019      	beq.n	80065c8 <HAL_GPIO_Init+0x1d4>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a4a      	ldr	r2, [pc, #296]	; (80066c0 <HAL_GPIO_Init+0x2cc>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d013      	beq.n	80065c4 <HAL_GPIO_Init+0x1d0>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a49      	ldr	r2, [pc, #292]	; (80066c4 <HAL_GPIO_Init+0x2d0>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d00d      	beq.n	80065c0 <HAL_GPIO_Init+0x1cc>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a48      	ldr	r2, [pc, #288]	; (80066c8 <HAL_GPIO_Init+0x2d4>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d007      	beq.n	80065bc <HAL_GPIO_Init+0x1c8>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	4a47      	ldr	r2, [pc, #284]	; (80066cc <HAL_GPIO_Init+0x2d8>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d101      	bne.n	80065b8 <HAL_GPIO_Init+0x1c4>
 80065b4:	2304      	movs	r3, #4
 80065b6:	e008      	b.n	80065ca <HAL_GPIO_Init+0x1d6>
 80065b8:	2307      	movs	r3, #7
 80065ba:	e006      	b.n	80065ca <HAL_GPIO_Init+0x1d6>
 80065bc:	2303      	movs	r3, #3
 80065be:	e004      	b.n	80065ca <HAL_GPIO_Init+0x1d6>
 80065c0:	2302      	movs	r3, #2
 80065c2:	e002      	b.n	80065ca <HAL_GPIO_Init+0x1d6>
 80065c4:	2301      	movs	r3, #1
 80065c6:	e000      	b.n	80065ca <HAL_GPIO_Init+0x1d6>
 80065c8:	2300      	movs	r3, #0
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	f002 0203 	and.w	r2, r2, #3
 80065d0:	0092      	lsls	r2, r2, #2
 80065d2:	4093      	lsls	r3, r2
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80065da:	4938      	ldr	r1, [pc, #224]	; (80066bc <HAL_GPIO_Init+0x2c8>)
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	089b      	lsrs	r3, r3, #2
 80065e0:	3302      	adds	r3, #2
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80065e8:	4b39      	ldr	r3, [pc, #228]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 80065ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	43db      	mvns	r3, r3
 80065f4:	693a      	ldr	r2, [r7, #16]
 80065f6:	4013      	ands	r3, r2
 80065f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8006606:	693a      	ldr	r2, [r7, #16]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	4313      	orrs	r3, r2
 800660c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800660e:	4a30      	ldr	r2, [pc, #192]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8006616:	4b2e      	ldr	r3, [pc, #184]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 8006618:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800661c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	43db      	mvns	r3, r3
 8006622:	693a      	ldr	r2, [r7, #16]
 8006624:	4013      	ands	r3, r2
 8006626:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d003      	beq.n	800663c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8006634:	693a      	ldr	r2, [r7, #16]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	4313      	orrs	r3, r2
 800663a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800663c:	4a24      	ldr	r2, [pc, #144]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006644:	4b22      	ldr	r3, [pc, #136]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	43db      	mvns	r3, r3
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	4013      	ands	r3, r2
 8006652:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d003      	beq.n	8006668 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8006660:	693a      	ldr	r2, [r7, #16]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	4313      	orrs	r3, r2
 8006666:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006668:	4a19      	ldr	r2, [pc, #100]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800666e:	4b18      	ldr	r3, [pc, #96]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	43db      	mvns	r3, r3
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	4013      	ands	r3, r2
 800667c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d003      	beq.n	8006692 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	4313      	orrs	r3, r2
 8006690:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006692:	4a0f      	ldr	r2, [pc, #60]	; (80066d0 <HAL_GPIO_Init+0x2dc>)
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	3301      	adds	r3, #1
 800669c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	fa22 f303 	lsr.w	r3, r2, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	f47f aeab 	bne.w	8006404 <HAL_GPIO_Init+0x10>
  }
}
 80066ae:	bf00      	nop
 80066b0:	371c      	adds	r7, #28
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	40010000 	.word	0x40010000
 80066c0:	48000400 	.word	0x48000400
 80066c4:	48000800 	.word	0x48000800
 80066c8:	48000c00 	.word	0x48000c00
 80066cc:	48001000 	.word	0x48001000
 80066d0:	58000800 	.word	0x58000800

080066d4 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	460b      	mov	r3, r1
 80066de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	691a      	ldr	r2, [r3, #16]
 80066e4:	887b      	ldrh	r3, [r7, #2]
 80066e6:	4013      	ands	r3, r2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d002      	beq.n	80066f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80066ec:	2301      	movs	r3, #1
 80066ee:	73fb      	strb	r3, [r7, #15]
 80066f0:	e001      	b.n	80066f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066f2:	2300      	movs	r3, #0
 80066f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3714      	adds	r7, #20
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	807b      	strh	r3, [r7, #2]
 8006710:	4613      	mov	r3, r2
 8006712:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006714:	787b      	ldrb	r3, [r7, #1]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800671a:	887a      	ldrh	r2, [r7, #2]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006720:	e002      	b.n	8006728 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006722:	887a      	ldrh	r2, [r7, #2]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	4603      	mov	r3, r0
 800673c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800673e:	4b08      	ldr	r3, [pc, #32]	; (8006760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006740:	68da      	ldr	r2, [r3, #12]
 8006742:	88fb      	ldrh	r3, [r7, #6]
 8006744:	4013      	ands	r3, r2
 8006746:	2b00      	cmp	r3, #0
 8006748:	d006      	beq.n	8006758 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800674a:	4a05      	ldr	r2, [pc, #20]	; (8006760 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006750:	88fb      	ldrh	r3, [r7, #6]
 8006752:	4618      	mov	r0, r3
 8006754:	f7fd ffcc 	bl	80046f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006758:	bf00      	nop
 800675a:	3708      	adds	r7, #8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	58000800 	.word	0x58000800

08006764 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800676a:	4b0a      	ldr	r3, [pc, #40]	; (8006794 <HAL_HSEM_IRQHandler+0x30>)
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8006770:	4b08      	ldr	r3, [pc, #32]	; (8006794 <HAL_HSEM_IRQHandler+0x30>)
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	43db      	mvns	r3, r3
 8006778:	4906      	ldr	r1, [pc, #24]	; (8006794 <HAL_HSEM_IRQHandler+0x30>)
 800677a:	4013      	ands	r3, r2
 800677c:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800677e:	4a05      	ldr	r2, [pc, #20]	; (8006794 <HAL_HSEM_IRQHandler+0x30>)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 f807 	bl	8006798 <HAL_HSEM_FreeCallback>
}
 800678a:	bf00      	nop
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	58001500 	.word	0x58001500

08006798 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b082      	sub	sp, #8
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d101      	bne.n	80067be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e081      	b.n	80068c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d106      	bne.n	80067d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7fe fe60 	bl	8005498 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2224      	movs	r2, #36	; 0x24
 80067dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f022 0201 	bic.w	r2, r2, #1
 80067ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80067fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689a      	ldr	r2, [r3, #8]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800680c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d107      	bne.n	8006826 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	689a      	ldr	r2, [r3, #8]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006822:	609a      	str	r2, [r3, #8]
 8006824:	e006      	b.n	8006834 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	689a      	ldr	r2, [r3, #8]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006832:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	2b02      	cmp	r3, #2
 800683a:	d104      	bne.n	8006846 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006844:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	6812      	ldr	r2, [r2, #0]
 8006850:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006854:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006858:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68da      	ldr	r2, [r3, #12]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006868:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	691a      	ldr	r2, [r3, #16]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	ea42 0103 	orr.w	r1, r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	021a      	lsls	r2, r3, #8
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	430a      	orrs	r2, r1
 8006882:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	69d9      	ldr	r1, [r3, #28]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6a1a      	ldr	r2, [r3, #32]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	430a      	orrs	r2, r1
 8006892:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0201 	orr.w	r2, r2, #1
 80068a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2220      	movs	r2, #32
 80068ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80068c0:	2300      	movs	r3, #0
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3708      	adds	r7, #8
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
	...

080068cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b088      	sub	sp, #32
 80068d0:	af02      	add	r7, sp, #8
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	607a      	str	r2, [r7, #4]
 80068d6:	461a      	mov	r2, r3
 80068d8:	460b      	mov	r3, r1
 80068da:	817b      	strh	r3, [r7, #10]
 80068dc:	4613      	mov	r3, r2
 80068de:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	2b20      	cmp	r3, #32
 80068ea:	f040 80da 	bne.w	8006aa2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d101      	bne.n	80068fc <HAL_I2C_Master_Transmit+0x30>
 80068f8:	2302      	movs	r3, #2
 80068fa:	e0d3      	b.n	8006aa4 <HAL_I2C_Master_Transmit+0x1d8>
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006904:	f7ff fbde 	bl	80060c4 <HAL_GetTick>
 8006908:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	9300      	str	r3, [sp, #0]
 800690e:	2319      	movs	r3, #25
 8006910:	2201      	movs	r2, #1
 8006912:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 fcbc 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d001      	beq.n	8006926 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e0be      	b.n	8006aa4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2221      	movs	r2, #33	; 0x21
 800692a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2210      	movs	r2, #16
 8006932:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	893a      	ldrh	r2, [r7, #8]
 8006946:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006952:	b29b      	uxth	r3, r3
 8006954:	2bff      	cmp	r3, #255	; 0xff
 8006956:	d90e      	bls.n	8006976 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	22ff      	movs	r2, #255	; 0xff
 800695c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006962:	b2da      	uxtb	r2, r3
 8006964:	8979      	ldrh	r1, [r7, #10]
 8006966:	4b51      	ldr	r3, [pc, #324]	; (8006aac <HAL_I2C_Master_Transmit+0x1e0>)
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800696e:	68f8      	ldr	r0, [r7, #12]
 8006970:	f000 fe1e 	bl	80075b0 <I2C_TransferConfig>
 8006974:	e06c      	b.n	8006a50 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800697a:	b29a      	uxth	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006984:	b2da      	uxtb	r2, r3
 8006986:	8979      	ldrh	r1, [r7, #10]
 8006988:	4b48      	ldr	r3, [pc, #288]	; (8006aac <HAL_I2C_Master_Transmit+0x1e0>)
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f000 fe0d 	bl	80075b0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8006996:	e05b      	b.n	8006a50 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	6a39      	ldr	r1, [r7, #32]
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f000 fcb9 	bl	8007314 <I2C_WaitOnTXISFlagUntilTimeout>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d001      	beq.n	80069ac <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e07b      	b.n	8006aa4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b0:	781a      	ldrb	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069bc:	1c5a      	adds	r2, r3, #1
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	3b01      	subs	r3, #1
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069d4:	3b01      	subs	r3, #1
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d034      	beq.n	8006a50 <HAL_I2C_Master_Transmit+0x184>
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d130      	bne.n	8006a50 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	6a3b      	ldr	r3, [r7, #32]
 80069f4:	2200      	movs	r2, #0
 80069f6:	2180      	movs	r1, #128	; 0x80
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 fc4b 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d001      	beq.n	8006a08 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e04d      	b.n	8006aa4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	2bff      	cmp	r3, #255	; 0xff
 8006a10:	d90e      	bls.n	8006a30 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	22ff      	movs	r2, #255	; 0xff
 8006a16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	8979      	ldrh	r1, [r7, #10]
 8006a20:	2300      	movs	r3, #0
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 fdc1 	bl	80075b0 <I2C_TransferConfig>
 8006a2e:	e00f      	b.n	8006a50 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a34:	b29a      	uxth	r2, r3
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a3e:	b2da      	uxtb	r2, r3
 8006a40:	8979      	ldrh	r1, [r7, #10]
 8006a42:	2300      	movs	r3, #0
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 fdb0 	bl	80075b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d19e      	bne.n	8006998 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	6a39      	ldr	r1, [r7, #32]
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f000 fc98 	bl	8007394 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d001      	beq.n	8006a6e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e01a      	b.n	8006aa4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2220      	movs	r2, #32
 8006a74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	6859      	ldr	r1, [r3, #4]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	4b0b      	ldr	r3, [pc, #44]	; (8006ab0 <HAL_I2C_Master_Transmit+0x1e4>)
 8006a82:	400b      	ands	r3, r1
 8006a84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	e000      	b.n	8006aa4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8006aa2:	2302      	movs	r3, #2
  }
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3718      	adds	r7, #24
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	80002000 	.word	0x80002000
 8006ab0:	fe00e800 	.word	0xfe00e800

08006ab4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b088      	sub	sp, #32
 8006ab8:	af02      	add	r7, sp, #8
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	607a      	str	r2, [r7, #4]
 8006abe:	461a      	mov	r2, r3
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	817b      	strh	r3, [r7, #10]
 8006ac4:	4613      	mov	r3, r2
 8006ac6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	2b20      	cmp	r3, #32
 8006ad2:	f040 80db 	bne.w	8006c8c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d101      	bne.n	8006ae4 <HAL_I2C_Master_Receive+0x30>
 8006ae0:	2302      	movs	r3, #2
 8006ae2:	e0d4      	b.n	8006c8e <HAL_I2C_Master_Receive+0x1da>
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006aec:	f7ff faea 	bl	80060c4 <HAL_GetTick>
 8006af0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	2319      	movs	r3, #25
 8006af8:	2201      	movs	r2, #1
 8006afa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f000 fbc8 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d001      	beq.n	8006b0e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e0bf      	b.n	8006c8e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2222      	movs	r2, #34	; 0x22
 8006b12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2210      	movs	r2, #16
 8006b1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	893a      	ldrh	r2, [r7, #8]
 8006b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	2bff      	cmp	r3, #255	; 0xff
 8006b3e:	d90e      	bls.n	8006b5e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	22ff      	movs	r2, #255	; 0xff
 8006b44:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b4a:	b2da      	uxtb	r2, r3
 8006b4c:	8979      	ldrh	r1, [r7, #10]
 8006b4e:	4b52      	ldr	r3, [pc, #328]	; (8006c98 <HAL_I2C_Master_Receive+0x1e4>)
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b56:	68f8      	ldr	r0, [r7, #12]
 8006b58:	f000 fd2a 	bl	80075b0 <I2C_TransferConfig>
 8006b5c:	e06d      	b.n	8006c3a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b62:	b29a      	uxth	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	8979      	ldrh	r1, [r7, #10]
 8006b70:	4b49      	ldr	r3, [pc, #292]	; (8006c98 <HAL_I2C_Master_Receive+0x1e4>)
 8006b72:	9300      	str	r3, [sp, #0]
 8006b74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 fd19 	bl	80075b0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8006b7e:	e05c      	b.n	8006c3a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b80:	697a      	ldr	r2, [r7, #20]
 8006b82:	6a39      	ldr	r1, [r7, #32]
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 fc41 	bl	800740c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d001      	beq.n	8006b94 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e07c      	b.n	8006c8e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9e:	b2d2      	uxtb	r2, r2
 8006ba0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba6:	1c5a      	adds	r2, r3, #1
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	b29a      	uxth	r2, r3
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d034      	beq.n	8006c3a <HAL_I2C_Master_Receive+0x186>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d130      	bne.n	8006c3a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	9300      	str	r3, [sp, #0]
 8006bdc:	6a3b      	ldr	r3, [r7, #32]
 8006bde:	2200      	movs	r2, #0
 8006be0:	2180      	movs	r1, #128	; 0x80
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f000 fb56 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8006be8:	4603      	mov	r3, r0
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d001      	beq.n	8006bf2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e04d      	b.n	8006c8e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	2bff      	cmp	r3, #255	; 0xff
 8006bfa:	d90e      	bls.n	8006c1a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	22ff      	movs	r2, #255	; 0xff
 8006c00:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	8979      	ldrh	r1, [r7, #10]
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 fccc 	bl	80075b0 <I2C_TransferConfig>
 8006c18:	e00f      	b.n	8006c3a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c28:	b2da      	uxtb	r2, r3
 8006c2a:	8979      	ldrh	r1, [r7, #10]
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f000 fcbb 	bl	80075b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d19d      	bne.n	8006b80 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	6a39      	ldr	r1, [r7, #32]
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 fba3 	bl	8007394 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e01a      	b.n	8006c8e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	6859      	ldr	r1, [r3, #4]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	4b0c      	ldr	r3, [pc, #48]	; (8006c9c <HAL_I2C_Master_Receive+0x1e8>)
 8006c6c:	400b      	ands	r3, r1
 8006c6e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	e000      	b.n	8006c8e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006c8c:	2302      	movs	r3, #2
  }
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3718      	adds	r7, #24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	80002400 	.word	0x80002400
 8006c9c:	fe00e800 	.word	0xfe00e800

08006ca0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b088      	sub	sp, #32
 8006ca4:	af02      	add	r7, sp, #8
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	4608      	mov	r0, r1
 8006caa:	4611      	mov	r1, r2
 8006cac:	461a      	mov	r2, r3
 8006cae:	4603      	mov	r3, r0
 8006cb0:	817b      	strh	r3, [r7, #10]
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	813b      	strh	r3, [r7, #8]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	2b20      	cmp	r3, #32
 8006cc4:	f040 80f9 	bne.w	8006eba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d002      	beq.n	8006cd4 <HAL_I2C_Mem_Write+0x34>
 8006cce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d105      	bne.n	8006ce0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cda:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e0ed      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d101      	bne.n	8006cee <HAL_I2C_Mem_Write+0x4e>
 8006cea:	2302      	movs	r3, #2
 8006cec:	e0e6      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006cf6:	f7ff f9e5 	bl	80060c4 <HAL_GetTick>
 8006cfa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	2319      	movs	r3, #25
 8006d02:	2201      	movs	r2, #1
 8006d04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f000 fac3 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d001      	beq.n	8006d18 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e0d1      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2221      	movs	r2, #33	; 0x21
 8006d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2240      	movs	r2, #64	; 0x40
 8006d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6a3a      	ldr	r2, [r7, #32]
 8006d32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d40:	88f8      	ldrh	r0, [r7, #6]
 8006d42:	893a      	ldrh	r2, [r7, #8]
 8006d44:	8979      	ldrh	r1, [r7, #10]
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	9301      	str	r3, [sp, #4]
 8006d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4c:	9300      	str	r3, [sp, #0]
 8006d4e:	4603      	mov	r3, r0
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 f9d3 	bl	80070fc <I2C_RequestMemoryWrite>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d005      	beq.n	8006d68 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e0a9      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	2bff      	cmp	r3, #255	; 0xff
 8006d70:	d90e      	bls.n	8006d90 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	22ff      	movs	r2, #255	; 0xff
 8006d76:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	8979      	ldrh	r1, [r7, #10]
 8006d80:	2300      	movs	r3, #0
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f000 fc11 	bl	80075b0 <I2C_TransferConfig>
 8006d8e:	e00f      	b.n	8006db0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	8979      	ldrh	r1, [r7, #10]
 8006da2:	2300      	movs	r3, #0
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	f000 fc00 	bl	80075b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f000 faad 	bl	8007314 <I2C_WaitOnTXISFlagUntilTimeout>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d001      	beq.n	8006dc4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e07b      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc8:	781a      	ldrb	r2, [r3, #0]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd4:	1c5a      	adds	r2, r3, #1
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	3b01      	subs	r3, #1
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dec:	3b01      	subs	r3, #1
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d034      	beq.n	8006e68 <HAL_I2C_Mem_Write+0x1c8>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d130      	bne.n	8006e68 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	9300      	str	r3, [sp, #0]
 8006e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	2180      	movs	r1, #128	; 0x80
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 fa3f 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d001      	beq.n	8006e20 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e04d      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	2bff      	cmp	r3, #255	; 0xff
 8006e28:	d90e      	bls.n	8006e48 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	22ff      	movs	r2, #255	; 0xff
 8006e2e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e34:	b2da      	uxtb	r2, r3
 8006e36:	8979      	ldrh	r1, [r7, #10]
 8006e38:	2300      	movs	r3, #0
 8006e3a:	9300      	str	r3, [sp, #0]
 8006e3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 fbb5 	bl	80075b0 <I2C_TransferConfig>
 8006e46:	e00f      	b.n	8006e68 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e4c:	b29a      	uxth	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e56:	b2da      	uxtb	r2, r3
 8006e58:	8979      	ldrh	r1, [r7, #10]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	9300      	str	r3, [sp, #0]
 8006e5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f000 fba4 	bl	80075b0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d19e      	bne.n	8006db0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f000 fa8c 	bl	8007394 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d001      	beq.n	8006e86 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e01a      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2220      	movs	r2, #32
 8006e8c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6859      	ldr	r1, [r3, #4]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	4b0a      	ldr	r3, [pc, #40]	; (8006ec4 <HAL_I2C_Mem_Write+0x224>)
 8006e9a:	400b      	ands	r3, r1
 8006e9c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2220      	movs	r2, #32
 8006ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	e000      	b.n	8006ebc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006eba:	2302      	movs	r3, #2
  }
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3718      	adds	r7, #24
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	fe00e800 	.word	0xfe00e800

08006ec8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b088      	sub	sp, #32
 8006ecc:	af02      	add	r7, sp, #8
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	4608      	mov	r0, r1
 8006ed2:	4611      	mov	r1, r2
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	817b      	strh	r3, [r7, #10]
 8006eda:	460b      	mov	r3, r1
 8006edc:	813b      	strh	r3, [r7, #8]
 8006ede:	4613      	mov	r3, r2
 8006ee0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b20      	cmp	r3, #32
 8006eec:	f040 80fd 	bne.w	80070ea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ef0:	6a3b      	ldr	r3, [r7, #32]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d002      	beq.n	8006efc <HAL_I2C_Mem_Read+0x34>
 8006ef6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d105      	bne.n	8006f08 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f02:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e0f1      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d101      	bne.n	8006f16 <HAL_I2C_Mem_Read+0x4e>
 8006f12:	2302      	movs	r3, #2
 8006f14:	e0ea      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f1e:	f7ff f8d1 	bl	80060c4 <HAL_GetTick>
 8006f22:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	9300      	str	r3, [sp, #0]
 8006f28:	2319      	movs	r3, #25
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f30:	68f8      	ldr	r0, [r7, #12]
 8006f32:	f000 f9af 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d001      	beq.n	8006f40 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e0d5      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2222      	movs	r2, #34	; 0x22
 8006f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2240      	movs	r2, #64	; 0x40
 8006f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6a3a      	ldr	r2, [r7, #32]
 8006f5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006f60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f68:	88f8      	ldrh	r0, [r7, #6]
 8006f6a:	893a      	ldrh	r2, [r7, #8]
 8006f6c:	8979      	ldrh	r1, [r7, #10]
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	9301      	str	r3, [sp, #4]
 8006f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	4603      	mov	r3, r0
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f000 f913 	bl	80071a4 <I2C_RequestMemoryRead>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d005      	beq.n	8006f90 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e0ad      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	2bff      	cmp	r3, #255	; 0xff
 8006f98:	d90e      	bls.n	8006fb8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	22ff      	movs	r2, #255	; 0xff
 8006f9e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fa4:	b2da      	uxtb	r2, r3
 8006fa6:	8979      	ldrh	r1, [r7, #10]
 8006fa8:	4b52      	ldr	r3, [pc, #328]	; (80070f4 <HAL_I2C_Mem_Read+0x22c>)
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f000 fafd 	bl	80075b0 <I2C_TransferConfig>
 8006fb6:	e00f      	b.n	8006fd8 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fbc:	b29a      	uxth	r2, r3
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	8979      	ldrh	r1, [r7, #10]
 8006fca:	4b4a      	ldr	r3, [pc, #296]	; (80070f4 <HAL_I2C_Mem_Read+0x22c>)
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f000 faec 	bl	80075b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fde:	2200      	movs	r2, #0
 8006fe0:	2104      	movs	r1, #4
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f000 f956 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e07c      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffc:	b2d2      	uxtb	r2, r2
 8006ffe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007004:	1c5a      	adds	r2, r3, #1
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800700e:	3b01      	subs	r3, #1
 8007010:	b29a      	uxth	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800701a:	b29b      	uxth	r3, r3
 800701c:	3b01      	subs	r3, #1
 800701e:	b29a      	uxth	r2, r3
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007028:	b29b      	uxth	r3, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d034      	beq.n	8007098 <HAL_I2C_Mem_Read+0x1d0>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007032:	2b00      	cmp	r3, #0
 8007034:	d130      	bne.n	8007098 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	9300      	str	r3, [sp, #0]
 800703a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703c:	2200      	movs	r2, #0
 800703e:	2180      	movs	r1, #128	; 0x80
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 f927 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e04d      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007054:	b29b      	uxth	r3, r3
 8007056:	2bff      	cmp	r3, #255	; 0xff
 8007058:	d90e      	bls.n	8007078 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	22ff      	movs	r2, #255	; 0xff
 800705e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007064:	b2da      	uxtb	r2, r3
 8007066:	8979      	ldrh	r1, [r7, #10]
 8007068:	2300      	movs	r3, #0
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f000 fa9d 	bl	80075b0 <I2C_TransferConfig>
 8007076:	e00f      	b.n	8007098 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800707c:	b29a      	uxth	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007086:	b2da      	uxtb	r2, r3
 8007088:	8979      	ldrh	r1, [r7, #10]
 800708a:	2300      	movs	r3, #0
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 fa8c 	bl	80075b0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800709c:	b29b      	uxth	r3, r3
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d19a      	bne.n	8006fd8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f000 f974 	bl	8007394 <I2C_WaitOnSTOPFlagUntilTimeout>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d001      	beq.n	80070b6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e01a      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2220      	movs	r2, #32
 80070bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	6859      	ldr	r1, [r3, #4]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	4b0b      	ldr	r3, [pc, #44]	; (80070f8 <HAL_I2C_Mem_Read+0x230>)
 80070ca:	400b      	ands	r3, r1
 80070cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2220      	movs	r2, #32
 80070d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80070e6:	2300      	movs	r3, #0
 80070e8:	e000      	b.n	80070ec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80070ea:	2302      	movs	r3, #2
  }
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3718      	adds	r7, #24
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	80002400 	.word	0x80002400
 80070f8:	fe00e800 	.word	0xfe00e800

080070fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af02      	add	r7, sp, #8
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	4608      	mov	r0, r1
 8007106:	4611      	mov	r1, r2
 8007108:	461a      	mov	r2, r3
 800710a:	4603      	mov	r3, r0
 800710c:	817b      	strh	r3, [r7, #10]
 800710e:	460b      	mov	r3, r1
 8007110:	813b      	strh	r3, [r7, #8]
 8007112:	4613      	mov	r3, r2
 8007114:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007116:	88fb      	ldrh	r3, [r7, #6]
 8007118:	b2da      	uxtb	r2, r3
 800711a:	8979      	ldrh	r1, [r7, #10]
 800711c:	4b20      	ldr	r3, [pc, #128]	; (80071a0 <I2C_RequestMemoryWrite+0xa4>)
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	f000 fa43 	bl	80075b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800712a:	69fa      	ldr	r2, [r7, #28]
 800712c:	69b9      	ldr	r1, [r7, #24]
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f000 f8f0 	bl	8007314 <I2C_WaitOnTXISFlagUntilTimeout>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d001      	beq.n	800713e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e02c      	b.n	8007198 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800713e:	88fb      	ldrh	r3, [r7, #6]
 8007140:	2b01      	cmp	r3, #1
 8007142:	d105      	bne.n	8007150 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007144:	893b      	ldrh	r3, [r7, #8]
 8007146:	b2da      	uxtb	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	629a      	str	r2, [r3, #40]	; 0x28
 800714e:	e015      	b.n	800717c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007150:	893b      	ldrh	r3, [r7, #8]
 8007152:	0a1b      	lsrs	r3, r3, #8
 8007154:	b29b      	uxth	r3, r3
 8007156:	b2da      	uxtb	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800715e:	69fa      	ldr	r2, [r7, #28]
 8007160:	69b9      	ldr	r1, [r7, #24]
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 f8d6 	bl	8007314 <I2C_WaitOnTXISFlagUntilTimeout>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d001      	beq.n	8007172 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e012      	b.n	8007198 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007172:	893b      	ldrh	r3, [r7, #8]
 8007174:	b2da      	uxtb	r2, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	2200      	movs	r2, #0
 8007184:	2180      	movs	r1, #128	; 0x80
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 f884 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e000      	b.n	8007198 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	80002000 	.word	0x80002000

080071a4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b086      	sub	sp, #24
 80071a8:	af02      	add	r7, sp, #8
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	4608      	mov	r0, r1
 80071ae:	4611      	mov	r1, r2
 80071b0:	461a      	mov	r2, r3
 80071b2:	4603      	mov	r3, r0
 80071b4:	817b      	strh	r3, [r7, #10]
 80071b6:	460b      	mov	r3, r1
 80071b8:	813b      	strh	r3, [r7, #8]
 80071ba:	4613      	mov	r3, r2
 80071bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80071be:	88fb      	ldrh	r3, [r7, #6]
 80071c0:	b2da      	uxtb	r2, r3
 80071c2:	8979      	ldrh	r1, [r7, #10]
 80071c4:	4b20      	ldr	r3, [pc, #128]	; (8007248 <I2C_RequestMemoryRead+0xa4>)
 80071c6:	9300      	str	r3, [sp, #0]
 80071c8:	2300      	movs	r3, #0
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f000 f9f0 	bl	80075b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071d0:	69fa      	ldr	r2, [r7, #28]
 80071d2:	69b9      	ldr	r1, [r7, #24]
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	f000 f89d 	bl	8007314 <I2C_WaitOnTXISFlagUntilTimeout>
 80071da:	4603      	mov	r3, r0
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d001      	beq.n	80071e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e02c      	b.n	800723e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80071e4:	88fb      	ldrh	r3, [r7, #6]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d105      	bne.n	80071f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80071ea:	893b      	ldrh	r3, [r7, #8]
 80071ec:	b2da      	uxtb	r2, r3
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	629a      	str	r2, [r3, #40]	; 0x28
 80071f4:	e015      	b.n	8007222 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80071f6:	893b      	ldrh	r3, [r7, #8]
 80071f8:	0a1b      	lsrs	r3, r3, #8
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007204:	69fa      	ldr	r2, [r7, #28]
 8007206:	69b9      	ldr	r1, [r7, #24]
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f000 f883 	bl	8007314 <I2C_WaitOnTXISFlagUntilTimeout>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d001      	beq.n	8007218 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e012      	b.n	800723e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007218:	893b      	ldrh	r3, [r7, #8]
 800721a:	b2da      	uxtb	r2, r3
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	2200      	movs	r2, #0
 800722a:	2140      	movs	r1, #64	; 0x40
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 f831 	bl	8007294 <I2C_WaitOnFlagUntilTimeout>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	80002000 	.word	0x80002000

0800724c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	f003 0302 	and.w	r3, r3, #2
 800725e:	2b02      	cmp	r3, #2
 8007260:	d103      	bne.n	800726a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2200      	movs	r2, #0
 8007268:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	f003 0301 	and.w	r3, r3, #1
 8007274:	2b01      	cmp	r3, #1
 8007276:	d007      	beq.n	8007288 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	699a      	ldr	r2, [r3, #24]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f042 0201 	orr.w	r2, r2, #1
 8007286:	619a      	str	r2, [r3, #24]
  }
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	603b      	str	r3, [r7, #0]
 80072a0:	4613      	mov	r3, r2
 80072a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072a4:	e022      	b.n	80072ec <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ac:	d01e      	beq.n	80072ec <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072ae:	f7fe ff09 	bl	80060c4 <HAL_GetTick>
 80072b2:	4602      	mov	r2, r0
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	683a      	ldr	r2, [r7, #0]
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d302      	bcc.n	80072c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d113      	bne.n	80072ec <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072c8:	f043 0220 	orr.w	r2, r3, #32
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2220      	movs	r2, #32
 80072d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	e00f      	b.n	800730c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	699a      	ldr	r2, [r3, #24]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	4013      	ands	r3, r2
 80072f6:	68ba      	ldr	r2, [r7, #8]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	bf0c      	ite	eq
 80072fc:	2301      	moveq	r3, #1
 80072fe:	2300      	movne	r3, #0
 8007300:	b2db      	uxtb	r3, r3
 8007302:	461a      	mov	r2, r3
 8007304:	79fb      	ldrb	r3, [r7, #7]
 8007306:	429a      	cmp	r2, r3
 8007308:	d0cd      	beq.n	80072a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007320:	e02c      	b.n	800737c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007322:	687a      	ldr	r2, [r7, #4]
 8007324:	68b9      	ldr	r1, [r7, #8]
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f000 f8dc 	bl	80074e4 <I2C_IsAcknowledgeFailed>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e02a      	b.n	800738c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800733c:	d01e      	beq.n	800737c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800733e:	f7fe fec1 	bl	80060c4 <HAL_GetTick>
 8007342:	4602      	mov	r2, r0
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	429a      	cmp	r2, r3
 800734c:	d302      	bcc.n	8007354 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d113      	bne.n	800737c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007358:	f043 0220 	orr.w	r2, r3, #32
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2220      	movs	r2, #32
 8007364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2200      	movs	r2, #0
 800736c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e007      	b.n	800738c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	699b      	ldr	r3, [r3, #24]
 8007382:	f003 0302 	and.w	r3, r3, #2
 8007386:	2b02      	cmp	r3, #2
 8007388:	d1cb      	bne.n	8007322 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	60b9      	str	r1, [r7, #8]
 800739e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80073a0:	e028      	b.n	80073f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	68b9      	ldr	r1, [r7, #8]
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f000 f89c 	bl	80074e4 <I2C_IsAcknowledgeFailed>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d001      	beq.n	80073b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e026      	b.n	8007404 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073b6:	f7fe fe85 	bl	80060c4 <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d302      	bcc.n	80073cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d113      	bne.n	80073f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073d0:	f043 0220 	orr.w	r2, r3, #32
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2220      	movs	r2, #32
 80073dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e007      	b.n	8007404 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	f003 0320 	and.w	r3, r3, #32
 80073fe:	2b20      	cmp	r3, #32
 8007400:	d1cf      	bne.n	80073a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007418:	e055      	b.n	80074c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	68b9      	ldr	r1, [r7, #8]
 800741e:	68f8      	ldr	r0, [r7, #12]
 8007420:	f000 f860 	bl	80074e4 <I2C_IsAcknowledgeFailed>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e053      	b.n	80074d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	699b      	ldr	r3, [r3, #24]
 8007434:	f003 0320 	and.w	r3, r3, #32
 8007438:	2b20      	cmp	r3, #32
 800743a:	d129      	bne.n	8007490 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	f003 0304 	and.w	r3, r3, #4
 8007446:	2b04      	cmp	r3, #4
 8007448:	d105      	bne.n	8007456 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800744e:	2b00      	cmp	r3, #0
 8007450:	d001      	beq.n	8007456 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	e03f      	b.n	80074d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2220      	movs	r2, #32
 800745c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6859      	ldr	r1, [r3, #4]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	4b1d      	ldr	r3, [pc, #116]	; (80074e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800746a:	400b      	ands	r3, r1
 800746c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2220      	movs	r2, #32
 8007478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e022      	b.n	80074d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007490:	f7fe fe18 	bl	80060c4 <HAL_GetTick>
 8007494:	4602      	mov	r2, r0
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	1ad3      	subs	r3, r2, r3
 800749a:	68ba      	ldr	r2, [r7, #8]
 800749c:	429a      	cmp	r2, r3
 800749e:	d302      	bcc.n	80074a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10f      	bne.n	80074c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074aa:	f043 0220 	orr.w	r2, r3, #32
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2220      	movs	r2, #32
 80074b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e007      	b.n	80074d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	f003 0304 	and.w	r3, r3, #4
 80074d0:	2b04      	cmp	r3, #4
 80074d2:	d1a2      	bne.n	800741a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	fe00e800 	.word	0xfe00e800

080074e4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	699b      	ldr	r3, [r3, #24]
 80074f6:	f003 0310 	and.w	r3, r3, #16
 80074fa:	2b10      	cmp	r3, #16
 80074fc:	d151      	bne.n	80075a2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074fe:	e022      	b.n	8007546 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007506:	d01e      	beq.n	8007546 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007508:	f7fe fddc 	bl	80060c4 <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	68ba      	ldr	r2, [r7, #8]
 8007514:	429a      	cmp	r2, r3
 8007516:	d302      	bcc.n	800751e <I2C_IsAcknowledgeFailed+0x3a>
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d113      	bne.n	8007546 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007522:	f043 0220 	orr.w	r2, r3, #32
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2220      	movs	r2, #32
 800752e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e02e      	b.n	80075a4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	f003 0320 	and.w	r3, r3, #32
 8007550:	2b20      	cmp	r3, #32
 8007552:	d1d5      	bne.n	8007500 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2210      	movs	r2, #16
 800755a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2220      	movs	r2, #32
 8007562:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f7ff fe71 	bl	800724c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6859      	ldr	r1, [r3, #4]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	4b0d      	ldr	r3, [pc, #52]	; (80075ac <I2C_IsAcknowledgeFailed+0xc8>)
 8007576:	400b      	ands	r3, r1
 8007578:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800757e:	f043 0204 	orr.w	r2, r3, #4
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2220      	movs	r2, #32
 800758a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e000      	b.n	80075a4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3710      	adds	r7, #16
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	fe00e800 	.word	0xfe00e800

080075b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	607b      	str	r3, [r7, #4]
 80075ba:	460b      	mov	r3, r1
 80075bc:	817b      	strh	r3, [r7, #10]
 80075be:	4613      	mov	r3, r2
 80075c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	685a      	ldr	r2, [r3, #4]
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	0d5b      	lsrs	r3, r3, #21
 80075cc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80075d0:	4b0d      	ldr	r3, [pc, #52]	; (8007608 <I2C_TransferConfig+0x58>)
 80075d2:	430b      	orrs	r3, r1
 80075d4:	43db      	mvns	r3, r3
 80075d6:	ea02 0103 	and.w	r1, r2, r3
 80075da:	897b      	ldrh	r3, [r7, #10]
 80075dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80075e0:	7a7b      	ldrb	r3, [r7, #9]
 80075e2:	041b      	lsls	r3, r3, #16
 80075e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80075e8:	431a      	orrs	r2, r3
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	431a      	orrs	r2, r3
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	431a      	orrs	r2, r3
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	430a      	orrs	r2, r1
 80075f8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80075fa:	bf00      	nop
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr
 8007606:	bf00      	nop
 8007608:	03ff63ff 	.word	0x03ff63ff

0800760c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b20      	cmp	r3, #32
 8007620:	d138      	bne.n	8007694 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007628:	2b01      	cmp	r3, #1
 800762a:	d101      	bne.n	8007630 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800762c:	2302      	movs	r3, #2
 800762e:	e032      	b.n	8007696 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2224      	movs	r2, #36	; 0x24
 800763c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f022 0201 	bic.w	r2, r2, #1
 800764e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800765e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	6819      	ldr	r1, [r3, #0]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	683a      	ldr	r2, [r7, #0]
 800766c:	430a      	orrs	r2, r1
 800766e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0201 	orr.w	r2, r2, #1
 800767e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2220      	movs	r2, #32
 8007684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007690:	2300      	movs	r3, #0
 8007692:	e000      	b.n	8007696 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007694:	2302      	movs	r3, #2
  }
}
 8007696:	4618      	mov	r0, r3
 8007698:	370c      	adds	r7, #12
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr

080076a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80076a2:	b480      	push	{r7}
 80076a4:	b085      	sub	sp, #20
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b20      	cmp	r3, #32
 80076b6:	d139      	bne.n	800772c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d101      	bne.n	80076c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80076c2:	2302      	movs	r3, #2
 80076c4:	e033      	b.n	800772e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2224      	movs	r2, #36	; 0x24
 80076d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f022 0201 	bic.w	r2, r2, #1
 80076e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80076f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	021b      	lsls	r3, r3, #8
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f042 0201 	orr.w	r2, r2, #1
 8007716:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2220      	movs	r2, #32
 800771c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007728:	2300      	movs	r3, #0
 800772a:	e000      	b.n	800772e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800772c:	2302      	movs	r3, #2
  }
}
 800772e:	4618      	mov	r0, r3
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
	...

0800773c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800773c:	b480      	push	{r7}
 800773e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007740:	4b05      	ldr	r3, [pc, #20]	; (8007758 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a04      	ldr	r2, [pc, #16]	; (8007758 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800774a:	6013      	str	r3, [r2, #0]
}
 800774c:	bf00      	nop
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	58000400 	.word	0x58000400

0800775c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800775c:	b480      	push	{r7}
 800775e:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007760:	4b04      	ldr	r3, [pc, #16]	; (8007774 <HAL_PWREx_GetVoltageRange+0x18>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8007768:	4618      	mov	r0, r3
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	58000400 	.word	0x58000400

08007778 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8007778:	b480      	push	{r7}
 800777a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800777c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007786:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800778a:	d101      	bne.n	8007790 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800778c:	2301      	movs	r3, #1
 800778e:	e000      	b.n	8007792 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <LL_RCC_HSE_Enable>:
{
 800779c:	b480      	push	{r7}
 800779e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80077a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80077aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077ae:	6013      	str	r3, [r2, #0]
}
 80077b0:	bf00      	nop
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <LL_RCC_HSE_Disable>:
{
 80077ba:	b480      	push	{r7}
 80077bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80077be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80077c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077cc:	6013      	str	r3, [r2, #0]
}
 80077ce:	bf00      	nop
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <LL_RCC_HSE_IsReady>:
{
 80077d8:	b480      	push	{r7}
 80077da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80077dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077ea:	d101      	bne.n	80077f0 <LL_RCC_HSE_IsReady+0x18>
 80077ec:	2301      	movs	r3, #1
 80077ee:	e000      	b.n	80077f2 <LL_RCC_HSE_IsReady+0x1a>
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <LL_RCC_HSI_Enable>:
{
 80077fc:	b480      	push	{r7}
 80077fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8007800:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800780a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800780e:	6013      	str	r3, [r2, #0]
}
 8007810:	bf00      	nop
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr

0800781a <LL_RCC_HSI_Disable>:
{
 800781a:	b480      	push	{r7}
 800781c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800781e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007828:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800782c:	6013      	str	r3, [r2, #0]
}
 800782e:	bf00      	nop
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <LL_RCC_HSI_IsReady>:
{
 8007838:	b480      	push	{r7}
 800783a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800783c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800784a:	d101      	bne.n	8007850 <LL_RCC_HSI_IsReady+0x18>
 800784c:	2301      	movs	r3, #1
 800784e:	e000      	b.n	8007852 <LL_RCC_HSI_IsReady+0x1a>
 8007850:	2300      	movs	r3, #0
}
 8007852:	4618      	mov	r0, r3
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <LL_RCC_HSI_SetCalibTrimming>:
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8007864:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	061b      	lsls	r3, r3, #24
 8007872:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007876:	4313      	orrs	r3, r2
 8007878:	604b      	str	r3, [r1, #4]
}
 800787a:	bf00      	nop
 800787c:	370c      	adds	r7, #12
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr

08007886 <LL_RCC_HSI48_Enable>:
{
 8007886:	b480      	push	{r7}
 8007888:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800788a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800788e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007892:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007896:	f043 0301 	orr.w	r3, r3, #1
 800789a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800789e:	bf00      	nop
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <LL_RCC_HSI48_Disable>:
{
 80078a8:	b480      	push	{r7}
 80078aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80078ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80078b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80078b8:	f023 0301 	bic.w	r3, r3, #1
 80078bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80078c0:	bf00      	nop
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <LL_RCC_HSI48_IsReady>:
{
 80078ca:	b480      	push	{r7}
 80078cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80078ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80078d6:	f003 0302 	and.w	r3, r3, #2
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d101      	bne.n	80078e2 <LL_RCC_HSI48_IsReady+0x18>
 80078de:	2301      	movs	r3, #1
 80078e0:	e000      	b.n	80078e4 <LL_RCC_HSI48_IsReady+0x1a>
 80078e2:	2300      	movs	r3, #0
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr

080078ee <LL_RCC_LSE_Enable>:
{
 80078ee:	b480      	push	{r7}
 80078f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80078f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80078fe:	f043 0301 	orr.w	r3, r3, #1
 8007902:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007906:	bf00      	nop
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <LL_RCC_LSE_Disable>:
{
 8007910:	b480      	push	{r7}
 8007912:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800791c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007920:	f023 0301 	bic.w	r3, r3, #1
 8007924:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007928:	bf00      	nop
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <LL_RCC_LSE_EnableBypass>:
{
 8007932:	b480      	push	{r7}
 8007934:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800793a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800793e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007942:	f043 0304 	orr.w	r3, r3, #4
 8007946:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800794a:	bf00      	nop
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <LL_RCC_LSE_DisableBypass>:
{
 8007954:	b480      	push	{r7}
 8007956:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007958:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800795c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007960:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007964:	f023 0304 	bic.w	r3, r3, #4
 8007968:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800796c:	bf00      	nop
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <LL_RCC_LSE_IsReady>:
{
 8007976:	b480      	push	{r7}
 8007978:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800797a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800797e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	2b02      	cmp	r3, #2
 8007988:	d101      	bne.n	800798e <LL_RCC_LSE_IsReady+0x18>
 800798a:	2301      	movs	r3, #1
 800798c:	e000      	b.n	8007990 <LL_RCC_LSE_IsReady+0x1a>
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <LL_RCC_LSI1_Enable>:
{
 800799a:	b480      	push	{r7}
 800799c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800799e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80079aa:	f043 0301 	orr.w	r3, r3, #1
 80079ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80079b2:	bf00      	nop
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <LL_RCC_LSI1_Disable>:
{
 80079bc:	b480      	push	{r7}
 80079be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80079c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80079cc:	f023 0301 	bic.w	r3, r3, #1
 80079d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80079d4:	bf00      	nop
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr

080079de <LL_RCC_LSI1_IsReady>:
{
 80079de:	b480      	push	{r7}
 80079e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80079e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80079ea:	f003 0302 	and.w	r3, r3, #2
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d101      	bne.n	80079f6 <LL_RCC_LSI1_IsReady+0x18>
 80079f2:	2301      	movs	r3, #1
 80079f4:	e000      	b.n	80079f8 <LL_RCC_LSI1_IsReady+0x1a>
 80079f6:	2300      	movs	r3, #0
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <LL_RCC_LSI2_Enable>:
{
 8007a02:	b480      	push	{r7}
 8007a04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8007a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a12:	f043 0304 	orr.w	r3, r3, #4
 8007a16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007a1a:	bf00      	nop
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <LL_RCC_LSI2_Disable>:
{
 8007a24:	b480      	push	{r7}
 8007a26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8007a28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a34:	f023 0304 	bic.w	r3, r3, #4
 8007a38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007a3c:	bf00      	nop
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr

08007a46 <LL_RCC_LSI2_IsReady>:
{
 8007a46:	b480      	push	{r7}
 8007a48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8007a4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a52:	f003 0308 	and.w	r3, r3, #8
 8007a56:	2b08      	cmp	r3, #8
 8007a58:	d101      	bne.n	8007a5e <LL_RCC_LSI2_IsReady+0x18>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e000      	b.n	8007a60 <LL_RCC_LSI2_IsReady+0x1a>
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <LL_RCC_LSI2_SetTrimming>:
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b083      	sub	sp, #12
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8007a72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a7a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	021b      	lsls	r3, r3, #8
 8007a82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007a86:	4313      	orrs	r3, r2
 8007a88:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8007a8c:	bf00      	nop
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <LL_RCC_MSI_Enable>:
{
 8007a98:	b480      	push	{r7}
 8007a9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8007a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007aa6:	f043 0301 	orr.w	r3, r3, #1
 8007aaa:	6013      	str	r3, [r2, #0]
}
 8007aac:	bf00      	nop
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <LL_RCC_MSI_Disable>:
{
 8007ab6:	b480      	push	{r7}
 8007ab8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8007aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ac4:	f023 0301 	bic.w	r3, r3, #1
 8007ac8:	6013      	str	r3, [r2, #0]
}
 8007aca:	bf00      	nop
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <LL_RCC_MSI_IsReady>:
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8007ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d101      	bne.n	8007aea <LL_RCC_MSI_IsReady+0x16>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e000      	b.n	8007aec <LL_RCC_MSI_IsReady+0x18>
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr

08007af6 <LL_RCC_MSI_SetRange>:
{
 8007af6:	b480      	push	{r7}
 8007af8:	b083      	sub	sp, #12
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8007afe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b08:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	600b      	str	r3, [r1, #0]
}
 8007b12:	bf00      	nop
 8007b14:	370c      	adds	r7, #12
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr

08007b1e <LL_RCC_MSI_GetRange>:
{
 8007b1e:	b480      	push	{r7}
 8007b20:	b083      	sub	sp, #12
 8007b22:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8007b24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b2e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2bb0      	cmp	r3, #176	; 0xb0
 8007b34:	d901      	bls.n	8007b3a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8007b36:	23b0      	movs	r3, #176	; 0xb0
 8007b38:	607b      	str	r3, [r7, #4]
  return msiRange;
 8007b3a:	687b      	ldr	r3, [r7, #4]
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <LL_RCC_MSI_SetCalibTrimming>:
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8007b50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	021b      	lsls	r3, r3, #8
 8007b5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007b62:	4313      	orrs	r3, r2
 8007b64:	604b      	str	r3, [r1, #4]
}
 8007b66:	bf00      	nop
 8007b68:	370c      	adds	r7, #12
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr

08007b72 <LL_RCC_SetSysClkSource>:
{
 8007b72:	b480      	push	{r7}
 8007b74:	b083      	sub	sp, #12
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8007b7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	f023 0203 	bic.w	r2, r3, #3
 8007b84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	608b      	str	r3, [r1, #8]
}
 8007b8e:	bf00      	nop
 8007b90:	370c      	adds	r7, #12
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr

08007b9a <LL_RCC_GetSysClkSource>:
{
 8007b9a:	b480      	push	{r7}
 8007b9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	f003 030c 	and.w	r3, r3, #12
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr

08007bb2 <LL_RCC_SetAHBPrescaler>:
{
 8007bb2:	b480      	push	{r7}
 8007bb4:	b083      	sub	sp, #12
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8007bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	608b      	str	r3, [r1, #8]
}
 8007bce:	bf00      	nop
 8007bd0:	370c      	adds	r7, #12
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <LL_C2_RCC_SetAHBPrescaler>:
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b083      	sub	sp, #12
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8007be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007be6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007bea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8007bfa:	bf00      	nop
 8007bfc:	370c      	adds	r7, #12
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr

08007c06 <LL_RCC_SetAHB4Prescaler>:
{
 8007c06:	b480      	push	{r7}
 8007c08:	b083      	sub	sp, #12
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8007c0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c12:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007c16:	f023 020f 	bic.w	r2, r3, #15
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	091b      	lsrs	r3, r3, #4
 8007c1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007c22:	4313      	orrs	r3, r2
 8007c24:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8007c28:	bf00      	nop
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <LL_RCC_SetAPB1Prescaler>:
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8007c3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007c46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	608b      	str	r3, [r1, #8]
}
 8007c50:	bf00      	nop
 8007c52:	370c      	adds	r7, #12
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <LL_RCC_SetAPB2Prescaler>:
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8007c64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007c6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	608b      	str	r3, [r1, #8]
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <LL_RCC_GetAHBPrescaler>:
{
 8007c84:	b480      	push	{r7}
 8007c86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8007c88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <LL_C2_RCC_GetAHBPrescaler>:
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8007ca0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ca4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007ca8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <LL_RCC_GetAHB4Prescaler>:
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8007cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007cbe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007cc2:	011b      	lsls	r3, r3, #4
 8007cc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <LL_RCC_GetAPB1Prescaler>:
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8007cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr

08007cea <LL_RCC_GetAPB2Prescaler>:
{
 8007cea:	b480      	push	{r7}
 8007cec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8007cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr

08007d02 <LL_RCC_PLL_Enable>:
{
 8007d02:	b480      	push	{r7}
 8007d04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8007d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007d10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d14:	6013      	str	r3, [r2, #0]
}
 8007d16:	bf00      	nop
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <LL_RCC_PLL_Disable>:
{
 8007d20:	b480      	push	{r7}
 8007d22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8007d24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007d2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d32:	6013      	str	r3, [r2, #0]
}
 8007d34:	bf00      	nop
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr

08007d3e <LL_RCC_PLL_IsReady>:
{
 8007d3e:	b480      	push	{r7}
 8007d40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8007d42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d4c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d50:	d101      	bne.n	8007d56 <LL_RCC_PLL_IsReady+0x18>
 8007d52:	2301      	movs	r3, #1
 8007d54:	e000      	b.n	8007d58 <LL_RCC_PLL_IsReady+0x1a>
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr

08007d62 <LL_RCC_PLL_GetN>:
{
 8007d62:	b480      	push	{r7}
 8007d64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8007d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	0a1b      	lsrs	r3, r3, #8
 8007d6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <LL_RCC_PLL_GetR>:
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8007d80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <LL_RCC_PLL_GetDivider>:
{
 8007d94:	b480      	push	{r7}
 8007d96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8007d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <LL_RCC_PLL_GetMainSource>:
{
 8007dac:	b480      	push	{r7}
 8007dae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8007db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	f003 0303 	and.w	r3, r3, #3
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <LL_RCC_IsActiveFlag_HPRE>:
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8007dc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dd6:	d101      	bne.n	8007ddc <LL_RCC_IsActiveFlag_HPRE+0x18>
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e000      	b.n	8007dde <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <LL_RCC_IsActiveFlag_C2HPRE>:
{
 8007de8:	b480      	push	{r7}
 8007dea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8007dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007df0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007df8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007dfc:	d101      	bne.n	8007e02 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e000      	b.n	8007e04 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 8007e0e:	b480      	push	{r7}
 8007e10:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8007e12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e16:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007e1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e22:	d101      	bne.n	8007e28 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8007e24:	2301      	movs	r3, #1
 8007e26:	e000      	b.n	8007e2a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <LL_RCC_IsActiveFlag_PPRE1>:
{
 8007e34:	b480      	push	{r7}
 8007e36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8007e38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e46:	d101      	bne.n	8007e4c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	e000      	b.n	8007e4e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8007e4c:	2300      	movs	r3, #0
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <LL_RCC_IsActiveFlag_PPRE2>:
{
 8007e58:	b480      	push	{r7}
 8007e5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8007e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e66:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007e6a:	d101      	bne.n	8007e70 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e000      	b.n	8007e72 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e7c:	b590      	push	{r4, r7, lr}
 8007e7e:	b08d      	sub	sp, #52	; 0x34
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d101      	bne.n	8007e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e37e      	b.n	800858c <HAL_RCC_OscConfig+0x710>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 0320 	and.w	r3, r3, #32
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 8092 	beq.w	8007fc0 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e9c:	f7ff fe7d 	bl	8007b9a <LL_RCC_GetSysClkSource>
 8007ea0:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ea2:	f7ff ff83 	bl	8007dac <LL_RCC_PLL_GetMainSource>
 8007ea6:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d005      	beq.n	8007eba <HAL_RCC_OscConfig+0x3e>
 8007eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eb0:	2b0c      	cmp	r3, #12
 8007eb2:	d14c      	bne.n	8007f4e <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8007eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d149      	bne.n	8007f4e <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007eba:	f7ff fe0b 	bl	8007ad4 <LL_RCC_MSI_IsReady>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d005      	beq.n	8007ed0 <HAL_RCC_OscConfig+0x54>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d101      	bne.n	8007ed0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e35d      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8007ed4:	f7ff fe23 	bl	8007b1e <LL_RCC_MSI_GetRange>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	429c      	cmp	r4, r3
 8007edc:	d914      	bls.n	8007f08 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f000 fd5c 	bl	80089a0 <RCC_SetFlashLatencyFromMSIRange>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d001      	beq.n	8007ef2 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e34c      	b.n	800858c <HAL_RCC_OscConfig+0x710>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f7ff fdfd 	bl	8007af6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6a1b      	ldr	r3, [r3, #32]
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7ff fe21 	bl	8007b48 <LL_RCC_MSI_SetCalibTrimming>
 8007f06:	e013      	b.n	8007f30 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7ff fdf2 	bl	8007af6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7ff fe16 	bl	8007b48 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 fd3d 	bl	80089a0 <RCC_SetFlashLatencyFromMSIRange>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d001      	beq.n	8007f30 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e32d      	b.n	800858c <HAL_RCC_OscConfig+0x710>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007f30:	f000 fcda 	bl	80088e8 <HAL_RCC_GetHCLKFreq>
 8007f34:	4602      	mov	r2, r0
 8007f36:	4bb3      	ldr	r3, [pc, #716]	; (8008204 <HAL_RCC_OscConfig+0x388>)
 8007f38:	601a      	str	r2, [r3, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007f3a:	4bb3      	ldr	r3, [pc, #716]	; (8008208 <HAL_RCC_OscConfig+0x38c>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7fd fb6e 	bl	8005620 <HAL_InitTick>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d039      	beq.n	8007fbe <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e31e      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	69db      	ldr	r3, [r3, #28]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d01e      	beq.n	8007f94 <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007f56:	f7ff fd9f 	bl	8007a98 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007f5a:	f7fe f8b3 	bl	80060c4 <HAL_GetTick>
 8007f5e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8007f60:	e008      	b.n	8007f74 <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007f62:	f7fe f8af 	bl	80060c4 <HAL_GetTick>
 8007f66:	4602      	mov	r2, r0
 8007f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f6a:	1ad3      	subs	r3, r2, r3
 8007f6c:	2b02      	cmp	r3, #2
 8007f6e:	d901      	bls.n	8007f74 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8007f70:	2303      	movs	r3, #3
 8007f72:	e30b      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() == 0U)
 8007f74:	f7ff fdae 	bl	8007ad4 <LL_RCC_MSI_IsReady>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d0f1      	beq.n	8007f62 <HAL_RCC_OscConfig+0xe6>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7ff fdb7 	bl	8007af6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7ff fddb 	bl	8007b48 <LL_RCC_MSI_SetCalibTrimming>
 8007f92:	e015      	b.n	8007fc0 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007f94:	f7ff fd8f 	bl	8007ab6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007f98:	f7fe f894 	bl	80060c4 <HAL_GetTick>
 8007f9c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8007f9e:	e008      	b.n	8007fb2 <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007fa0:	f7fe f890 	bl	80060c4 <HAL_GetTick>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa8:	1ad3      	subs	r3, r2, r3
 8007faa:	2b02      	cmp	r3, #2
 8007fac:	d901      	bls.n	8007fb2 <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e2ec      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() != 0U)
 8007fb2:	f7ff fd8f 	bl	8007ad4 <LL_RCC_MSI_IsReady>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1f1      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x124>
 8007fbc:	e000      	b.n	8007fc0 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007fbe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d04e      	beq.n	800806a <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fcc:	f7ff fde5 	bl	8007b9a <LL_RCC_GetSysClkSource>
 8007fd0:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007fd2:	f7ff feeb 	bl	8007dac <LL_RCC_PLL_GetMainSource>
 8007fd6:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007fd8:	6a3b      	ldr	r3, [r7, #32]
 8007fda:	2b08      	cmp	r3, #8
 8007fdc:	d005      	beq.n	8007fea <HAL_RCC_OscConfig+0x16e>
 8007fde:	6a3b      	ldr	r3, [r7, #32]
 8007fe0:	2b0c      	cmp	r3, #12
 8007fe2:	d10d      	bne.n	8008000 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	2b03      	cmp	r3, #3
 8007fe8:	d10a      	bne.n	8008000 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fea:	f7ff fbf5 	bl	80077d8 <LL_RCC_HSE_IsReady>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d039      	beq.n	8008068 <HAL_RCC_OscConfig+0x1ec>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d135      	bne.n	8008068 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e2c5      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008008:	d102      	bne.n	8008010 <HAL_RCC_OscConfig+0x194>
 800800a:	f7ff fbc7 	bl	800779c <LL_RCC_HSE_Enable>
 800800e:	e001      	b.n	8008014 <HAL_RCC_OscConfig+0x198>
 8008010:	f7ff fbd3 	bl	80077ba <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d012      	beq.n	8008042 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800801c:	f7fe f852 	bl	80060c4 <HAL_GetTick>
 8008020:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8008022:	e008      	b.n	8008036 <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008024:	f7fe f84e 	bl	80060c4 <HAL_GetTick>
 8008028:	4602      	mov	r2, r0
 800802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	2b64      	cmp	r3, #100	; 0x64
 8008030:	d901      	bls.n	8008036 <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e2aa      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() == 0U)
 8008036:	f7ff fbcf 	bl	80077d8 <LL_RCC_HSE_IsReady>
 800803a:	4603      	mov	r3, r0
 800803c:	2b00      	cmp	r3, #0
 800803e:	d0f1      	beq.n	8008024 <HAL_RCC_OscConfig+0x1a8>
 8008040:	e013      	b.n	800806a <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008042:	f7fe f83f 	bl	80060c4 <HAL_GetTick>
 8008046:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8008048:	e008      	b.n	800805c <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800804a:	f7fe f83b 	bl	80060c4 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	2b64      	cmp	r3, #100	; 0x64
 8008056:	d901      	bls.n	800805c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8008058:	2303      	movs	r3, #3
 800805a:	e297      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() != 0U)
 800805c:	f7ff fbbc 	bl	80077d8 <LL_RCC_HSE_IsReady>
 8008060:	4603      	mov	r3, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1f1      	bne.n	800804a <HAL_RCC_OscConfig+0x1ce>
 8008066:	e000      	b.n	800806a <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f003 0302 	and.w	r3, r3, #2
 8008072:	2b00      	cmp	r3, #0
 8008074:	d051      	beq.n	800811a <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008076:	f7ff fd90 	bl	8007b9a <LL_RCC_GetSysClkSource>
 800807a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800807c:	f7ff fe96 	bl	8007dac <LL_RCC_PLL_GetMainSource>
 8008080:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8008082:	69bb      	ldr	r3, [r7, #24]
 8008084:	2b04      	cmp	r3, #4
 8008086:	d005      	beq.n	8008094 <HAL_RCC_OscConfig+0x218>
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	2b0c      	cmp	r3, #12
 800808c:	d113      	bne.n	80080b6 <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	2b02      	cmp	r3, #2
 8008092:	d110      	bne.n	80080b6 <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008094:	f7ff fbd0 	bl	8007838 <LL_RCC_HSI_IsReady>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d005      	beq.n	80080aa <HAL_RCC_OscConfig+0x22e>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e270      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7ff fbd4 	bl	800785c <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080b4:	e031      	b.n	800811a <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d019      	beq.n	80080f2 <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80080be:	f7ff fb9d 	bl	80077fc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c2:	f7fd ffff 	bl	80060c4 <HAL_GetTick>
 80080c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80080c8:	e008      	b.n	80080dc <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080ca:	f7fd fffb 	bl	80060c4 <HAL_GetTick>
 80080ce:	4602      	mov	r2, r0
 80080d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d2:	1ad3      	subs	r3, r2, r3
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d901      	bls.n	80080dc <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e257      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() == 0U)
 80080dc:	f7ff fbac 	bl	8007838 <LL_RCC_HSI_IsReady>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d0f1      	beq.n	80080ca <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	691b      	ldr	r3, [r3, #16]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7ff fbb6 	bl	800785c <LL_RCC_HSI_SetCalibTrimming>
 80080f0:	e013      	b.n	800811a <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80080f2:	f7ff fb92 	bl	800781a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080f6:	f7fd ffe5 	bl	80060c4 <HAL_GetTick>
 80080fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80080fc:	e008      	b.n	8008110 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080fe:	f7fd ffe1 	bl	80060c4 <HAL_GetTick>
 8008102:	4602      	mov	r2, r0
 8008104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008106:	1ad3      	subs	r3, r2, r3
 8008108:	2b02      	cmp	r3, #2
 800810a:	d901      	bls.n	8008110 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 800810c:	2303      	movs	r3, #3
 800810e:	e23d      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() != 0U)
 8008110:	f7ff fb92 	bl	8007838 <LL_RCC_HSI_IsReady>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1f1      	bne.n	80080fe <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 0308 	and.w	r3, r3, #8
 8008122:	2b00      	cmp	r3, #0
 8008124:	d106      	bne.n	8008134 <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800812e:	2b00      	cmp	r3, #0
 8008130:	f000 80a3 	beq.w	800827a <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	695b      	ldr	r3, [r3, #20]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d076      	beq.n	800822a <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0310 	and.w	r3, r3, #16
 8008144:	2b00      	cmp	r3, #0
 8008146:	d046      	beq.n	80081d6 <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8008148:	f7ff fc49 	bl	80079de <LL_RCC_LSI1_IsReady>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d113      	bne.n	800817a <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8008152:	f7ff fc22 	bl	800799a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008156:	f7fd ffb5 	bl	80060c4 <HAL_GetTick>
 800815a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800815c:	e008      	b.n	8008170 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800815e:	f7fd ffb1 	bl	80060c4 <HAL_GetTick>
 8008162:	4602      	mov	r2, r0
 8008164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008166:	1ad3      	subs	r3, r2, r3
 8008168:	2b02      	cmp	r3, #2
 800816a:	d901      	bls.n	8008170 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 800816c:	2303      	movs	r3, #3
 800816e:	e20d      	b.n	800858c <HAL_RCC_OscConfig+0x710>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8008170:	f7ff fc35 	bl	80079de <LL_RCC_LSI1_IsReady>
 8008174:	4603      	mov	r3, r0
 8008176:	2b00      	cmp	r3, #0
 8008178:	d0f1      	beq.n	800815e <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800817a:	f7ff fc42 	bl	8007a02 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800817e:	f7fd ffa1 	bl	80060c4 <HAL_GetTick>
 8008182:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8008184:	e008      	b.n	8008198 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008186:	f7fd ff9d 	bl	80060c4 <HAL_GetTick>
 800818a:	4602      	mov	r2, r0
 800818c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800818e:	1ad3      	subs	r3, r2, r3
 8008190:	2b03      	cmp	r3, #3
 8008192:	d901      	bls.n	8008198 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8008194:	2303      	movs	r3, #3
 8008196:	e1f9      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8008198:	f7ff fc55 	bl	8007a46 <LL_RCC_LSI2_IsReady>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d0f1      	beq.n	8008186 <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	699b      	ldr	r3, [r3, #24]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7ff fc5f 	bl	8007a6a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80081ac:	f7ff fc06 	bl	80079bc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b0:	f7fd ff88 	bl	80060c4 <HAL_GetTick>
 80081b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80081b6:	e008      	b.n	80081ca <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80081b8:	f7fd ff84 	bl	80060c4 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d901      	bls.n	80081ca <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e1e0      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80081ca:	f7ff fc08 	bl	80079de <LL_RCC_LSI1_IsReady>
 80081ce:	4603      	mov	r3, r0
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1f1      	bne.n	80081b8 <HAL_RCC_OscConfig+0x33c>
 80081d4:	e051      	b.n	800827a <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80081d6:	f7ff fbe0 	bl	800799a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081da:	f7fd ff73 	bl	80060c4 <HAL_GetTick>
 80081de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80081e0:	e008      	b.n	80081f4 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80081e2:	f7fd ff6f 	bl	80060c4 <HAL_GetTick>
 80081e6:	4602      	mov	r2, r0
 80081e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ea:	1ad3      	subs	r3, r2, r3
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d901      	bls.n	80081f4 <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e1cb      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80081f4:	f7ff fbf3 	bl	80079de <LL_RCC_LSI1_IsReady>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d0f1      	beq.n	80081e2 <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80081fe:	f7ff fc11 	bl	8007a24 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8008202:	e00c      	b.n	800821e <HAL_RCC_OscConfig+0x3a2>
 8008204:	20000014 	.word	0x20000014
 8008208:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800820c:	f7fd ff5a 	bl	80060c4 <HAL_GetTick>
 8008210:	4602      	mov	r2, r0
 8008212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008214:	1ad3      	subs	r3, r2, r3
 8008216:	2b03      	cmp	r3, #3
 8008218:	d901      	bls.n	800821e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800821a:	2303      	movs	r3, #3
 800821c:	e1b6      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800821e:	f7ff fc12 	bl	8007a46 <LL_RCC_LSI2_IsReady>
 8008222:	4603      	mov	r3, r0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1f1      	bne.n	800820c <HAL_RCC_OscConfig+0x390>
 8008228:	e027      	b.n	800827a <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800822a:	f7ff fbfb 	bl	8007a24 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800822e:	f7fd ff49 	bl	80060c4 <HAL_GetTick>
 8008232:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8008234:	e008      	b.n	8008248 <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008236:	f7fd ff45 	bl	80060c4 <HAL_GetTick>
 800823a:	4602      	mov	r2, r0
 800823c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800823e:	1ad3      	subs	r3, r2, r3
 8008240:	2b03      	cmp	r3, #3
 8008242:	d901      	bls.n	8008248 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008244:	2303      	movs	r3, #3
 8008246:	e1a1      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8008248:	f7ff fbfd 	bl	8007a46 <LL_RCC_LSI2_IsReady>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d1f1      	bne.n	8008236 <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8008252:	f7ff fbb3 	bl	80079bc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008256:	f7fd ff35 	bl	80060c4 <HAL_GetTick>
 800825a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800825c:	e008      	b.n	8008270 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800825e:	f7fd ff31 	bl	80060c4 <HAL_GetTick>
 8008262:	4602      	mov	r2, r0
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008266:	1ad3      	subs	r3, r2, r3
 8008268:	2b02      	cmp	r3, #2
 800826a:	d901      	bls.n	8008270 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800826c:	2303      	movs	r3, #3
 800826e:	e18d      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8008270:	f7ff fbb5 	bl	80079de <LL_RCC_LSI1_IsReady>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1f1      	bne.n	800825e <HAL_RCC_OscConfig+0x3e2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 0304 	and.w	r3, r3, #4
 8008282:	2b00      	cmp	r3, #0
 8008284:	d05b      	beq.n	800833e <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008286:	4bb5      	ldr	r3, [pc, #724]	; (800855c <HAL_RCC_OscConfig+0x6e0>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800828e:	2b00      	cmp	r3, #0
 8008290:	d114      	bne.n	80082bc <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008292:	f7ff fa53 	bl	800773c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008296:	f7fd ff15 	bl	80060c4 <HAL_GetTick>
 800829a:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800829c:	e008      	b.n	80082b0 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800829e:	f7fd ff11 	bl	80060c4 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d901      	bls.n	80082b0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80082ac:	2303      	movs	r3, #3
 80082ae:	e16d      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082b0:	4baa      	ldr	r3, [pc, #680]	; (800855c <HAL_RCC_OscConfig+0x6e0>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0f0      	beq.n	800829e <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d102      	bne.n	80082ca <HAL_RCC_OscConfig+0x44e>
 80082c4:	f7ff fb13 	bl	80078ee <LL_RCC_LSE_Enable>
 80082c8:	e00c      	b.n	80082e4 <HAL_RCC_OscConfig+0x468>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	2b05      	cmp	r3, #5
 80082d0:	d104      	bne.n	80082dc <HAL_RCC_OscConfig+0x460>
 80082d2:	f7ff fb2e 	bl	8007932 <LL_RCC_LSE_EnableBypass>
 80082d6:	f7ff fb0a 	bl	80078ee <LL_RCC_LSE_Enable>
 80082da:	e003      	b.n	80082e4 <HAL_RCC_OscConfig+0x468>
 80082dc:	f7ff fb18 	bl	8007910 <LL_RCC_LSE_Disable>
 80082e0:	f7ff fb38 	bl	8007954 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d014      	beq.n	8008316 <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082ec:	f7fd feea 	bl	80060c4 <HAL_GetTick>
 80082f0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80082f2:	e00a      	b.n	800830a <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082f4:	f7fd fee6 	bl	80060c4 <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008302:	4293      	cmp	r3, r2
 8008304:	d901      	bls.n	800830a <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e140      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() == 0U)
 800830a:	f7ff fb34 	bl	8007976 <LL_RCC_LSE_IsReady>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	d0ef      	beq.n	80082f4 <HAL_RCC_OscConfig+0x478>
 8008314:	e013      	b.n	800833e <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008316:	f7fd fed5 	bl	80060c4 <HAL_GetTick>
 800831a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800831c:	e00a      	b.n	8008334 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800831e:	f7fd fed1 	bl	80060c4 <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	f241 3288 	movw	r2, #5000	; 0x1388
 800832c:	4293      	cmp	r3, r2
 800832e:	d901      	bls.n	8008334 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e12b      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() != 0U)
 8008334:	f7ff fb1f 	bl	8007976 <LL_RCC_LSE_IsReady>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1ef      	bne.n	800831e <HAL_RCC_OscConfig+0x4a2>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008346:	2b00      	cmp	r3, #0
 8008348:	d02c      	beq.n	80083a4 <HAL_RCC_OscConfig+0x528>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800834e:	2b00      	cmp	r3, #0
 8008350:	d014      	beq.n	800837c <HAL_RCC_OscConfig+0x500>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008352:	f7ff fa98 	bl	8007886 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008356:	f7fd feb5 	bl	80060c4 <HAL_GetTick>
 800835a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800835c:	e008      	b.n	8008370 <HAL_RCC_OscConfig+0x4f4>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800835e:	f7fd feb1 	bl	80060c4 <HAL_GetTick>
 8008362:	4602      	mov	r2, r0
 8008364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008366:	1ad3      	subs	r3, r2, r3
 8008368:	2b02      	cmp	r3, #2
 800836a:	d901      	bls.n	8008370 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e10d      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8008370:	f7ff faab 	bl	80078ca <LL_RCC_HSI48_IsReady>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d0f1      	beq.n	800835e <HAL_RCC_OscConfig+0x4e2>
 800837a:	e013      	b.n	80083a4 <HAL_RCC_OscConfig+0x528>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800837c:	f7ff fa94 	bl	80078a8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008380:	f7fd fea0 	bl	80060c4 <HAL_GetTick>
 8008384:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8008386:	e008      	b.n	800839a <HAL_RCC_OscConfig+0x51e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008388:	f7fd fe9c 	bl	80060c4 <HAL_GetTick>
 800838c:	4602      	mov	r2, r0
 800838e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	2b02      	cmp	r3, #2
 8008394:	d901      	bls.n	800839a <HAL_RCC_OscConfig+0x51e>
        {
          return HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	e0f8      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800839a:	f7ff fa96 	bl	80078ca <LL_RCC_HSI48_IsReady>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1f1      	bne.n	8008388 <HAL_RCC_OscConfig+0x50c>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	f000 80ee 	beq.w	800858a <HAL_RCC_OscConfig+0x70e>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083ae:	f7ff fbf4 	bl	8007b9a <LL_RCC_GetSysClkSource>
 80083b2:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80083b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083c0:	2b02      	cmp	r3, #2
 80083c2:	f040 80af 	bne.w	8008524 <HAL_RCC_OscConfig+0x6a8>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f003 0203 	and.w	r2, r3, #3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d123      	bne.n	800841c <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083de:	429a      	cmp	r2, r3
 80083e0:	d11c      	bne.n	800841c <HAL_RCC_OscConfig+0x5a0>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	0a1b      	lsrs	r3, r3, #8
 80083e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d114      	bne.n	800841c <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d10d      	bne.n	800841c <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800840a:	429a      	cmp	r2, r3
 800840c:	d106      	bne.n	800841c <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008418:	429a      	cmp	r2, r3
 800841a:	d05d      	beq.n	80084d8 <HAL_RCC_OscConfig+0x65c>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	2b0c      	cmp	r3, #12
 8008420:	d058      	beq.n	80084d4 <HAL_RCC_OscConfig+0x658>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008422:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d001      	beq.n	8008434 <HAL_RCC_OscConfig+0x5b8>

          {
            return HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	e0ab      	b.n	800858c <HAL_RCC_OscConfig+0x710>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008434:	f7ff fc74 	bl	8007d20 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008438:	f7fd fe44 	bl	80060c4 <HAL_GetTick>
 800843c:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800843e:	e008      	b.n	8008452 <HAL_RCC_OscConfig+0x5d6>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008440:	f7fd fe40 	bl	80060c4 <HAL_GetTick>
 8008444:	4602      	mov	r2, r0
 8008446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008448:	1ad3      	subs	r3, r2, r3
 800844a:	2b02      	cmp	r3, #2
 800844c:	d901      	bls.n	8008452 <HAL_RCC_OscConfig+0x5d6>
              {
                return HAL_TIMEOUT;
 800844e:	2303      	movs	r3, #3
 8008450:	e09c      	b.n	800858c <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008452:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1ef      	bne.n	8008440 <HAL_RCC_OscConfig+0x5c4>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008464:	68da      	ldr	r2, [r3, #12]
 8008466:	4b3e      	ldr	r3, [pc, #248]	; (8008560 <HAL_RCC_OscConfig+0x6e4>)
 8008468:	4013      	ands	r3, r2
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008472:	4311      	orrs	r1, r2
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008478:	0212      	lsls	r2, r2, #8
 800847a:	4311      	orrs	r1, r2
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008480:	4311      	orrs	r1, r2
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008486:	4311      	orrs	r1, r2
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800848c:	430a      	orrs	r2, r1
 800848e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008492:	4313      	orrs	r3, r2
 8008494:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008496:	f7ff fc34 	bl	8007d02 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800849a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800849e:	68db      	ldr	r3, [r3, #12]
 80084a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80084a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084a8:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80084aa:	f7fd fe0b 	bl	80060c4 <HAL_GetTick>
 80084ae:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80084b0:	e008      	b.n	80084c4 <HAL_RCC_OscConfig+0x648>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084b2:	f7fd fe07 	bl	80060c4 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	2b02      	cmp	r3, #2
 80084be:	d901      	bls.n	80084c4 <HAL_RCC_OscConfig+0x648>
              {
                return HAL_TIMEOUT;
 80084c0:	2303      	movs	r3, #3
 80084c2:	e063      	b.n	800858c <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80084c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d0ef      	beq.n	80084b2 <HAL_RCC_OscConfig+0x636>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80084d2:	e05a      	b.n	800858a <HAL_RCC_OscConfig+0x70e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	e059      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80084d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d151      	bne.n	800858a <HAL_RCC_OscConfig+0x70e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80084e6:	f7ff fc0c 	bl	8007d02 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80084ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80084f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084f8:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80084fa:	f7fd fde3 	bl	80060c4 <HAL_GetTick>
 80084fe:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008500:	e008      	b.n	8008514 <HAL_RCC_OscConfig+0x698>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008502:	f7fd fddf 	bl	80060c4 <HAL_GetTick>
 8008506:	4602      	mov	r2, r0
 8008508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850a:	1ad3      	subs	r3, r2, r3
 800850c:	2b02      	cmp	r3, #2
 800850e:	d901      	bls.n	8008514 <HAL_RCC_OscConfig+0x698>
            {
              return HAL_TIMEOUT;
 8008510:	2303      	movs	r3, #3
 8008512:	e03b      	b.n	800858c <HAL_RCC_OscConfig+0x710>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800851e:	2b00      	cmp	r3, #0
 8008520:	d0ef      	beq.n	8008502 <HAL_RCC_OscConfig+0x686>
 8008522:	e032      	b.n	800858a <HAL_RCC_OscConfig+0x70e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	2b0c      	cmp	r3, #12
 8008528:	d02d      	beq.n	8008586 <HAL_RCC_OscConfig+0x70a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800852a:	f7ff fbf9 	bl	8007d20 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800852e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008538:	f023 0303 	bic.w	r3, r3, #3
 800853c:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 800853e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008542:	68db      	ldr	r3, [r3, #12]
 8008544:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008548:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800854c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008550:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008552:	f7fd fdb7 	bl	80060c4 <HAL_GetTick>
 8008556:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008558:	e00d      	b.n	8008576 <HAL_RCC_OscConfig+0x6fa>
 800855a:	bf00      	nop
 800855c:	58000400 	.word	0x58000400
 8008560:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008564:	f7fd fdae 	bl	80060c4 <HAL_GetTick>
 8008568:	4602      	mov	r2, r0
 800856a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856c:	1ad3      	subs	r3, r2, r3
 800856e:	2b02      	cmp	r3, #2
 8008570:	d901      	bls.n	8008576 <HAL_RCC_OscConfig+0x6fa>
          {
            return HAL_TIMEOUT;
 8008572:	2303      	movs	r3, #3
 8008574:	e00a      	b.n	800858c <HAL_RCC_OscConfig+0x710>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1ef      	bne.n	8008564 <HAL_RCC_OscConfig+0x6e8>
 8008584:	e001      	b.n	800858a <HAL_RCC_OscConfig+0x70e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e000      	b.n	800858c <HAL_RCC_OscConfig+0x710>
      }
    }
  }
  return HAL_OK;
 800858a:	2300      	movs	r3, #0
}
 800858c:	4618      	mov	r0, r3
 800858e:	3734      	adds	r7, #52	; 0x34
 8008590:	46bd      	mov	sp, r7
 8008592:	bd90      	pop	{r4, r7, pc}

08008594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d101      	bne.n	80085a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e12d      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80085a8:	4b98      	ldr	r3, [pc, #608]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0307 	and.w	r3, r3, #7
 80085b0:	683a      	ldr	r2, [r7, #0]
 80085b2:	429a      	cmp	r2, r3
 80085b4:	d91b      	bls.n	80085ee <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085b6:	4b95      	ldr	r3, [pc, #596]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f023 0207 	bic.w	r2, r3, #7
 80085be:	4993      	ldr	r1, [pc, #588]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085c6:	f7fd fd7d 	bl	80060c4 <HAL_GetTick>
 80085ca:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085cc:	e008      	b.n	80085e0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80085ce:	f7fd fd79 	bl	80060c4 <HAL_GetTick>
 80085d2:	4602      	mov	r2, r0
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	1ad3      	subs	r3, r2, r3
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d901      	bls.n	80085e0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80085dc:	2303      	movs	r3, #3
 80085de:	e111      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085e0:	4b8a      	ldr	r3, [pc, #552]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f003 0307 	and.w	r3, r3, #7
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d1ef      	bne.n	80085ce <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0302 	and.w	r3, r3, #2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d016      	beq.n	8008628 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	4618      	mov	r0, r3
 8008600:	f7ff fad7 	bl	8007bb2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008604:	f7fd fd5e 	bl	80060c4 <HAL_GetTick>
 8008608:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800860a:	e008      	b.n	800861e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800860c:	f7fd fd5a 	bl	80060c4 <HAL_GetTick>
 8008610:	4602      	mov	r2, r0
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	2b02      	cmp	r3, #2
 8008618:	d901      	bls.n	800861e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800861a:	2303      	movs	r3, #3
 800861c:	e0f2      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800861e:	f7ff fbd1 	bl	8007dc4 <LL_RCC_IsActiveFlag_HPRE>
 8008622:	4603      	mov	r3, r0
 8008624:	2b00      	cmp	r3, #0
 8008626:	d0f1      	beq.n	800860c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f003 0320 	and.w	r3, r3, #32
 8008630:	2b00      	cmp	r3, #0
 8008632:	d016      	beq.n	8008662 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	4618      	mov	r0, r3
 800863a:	f7ff face 	bl	8007bda <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800863e:	f7fd fd41 	bl	80060c4 <HAL_GetTick>
 8008642:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008644:	e008      	b.n	8008658 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008646:	f7fd fd3d 	bl	80060c4 <HAL_GetTick>
 800864a:	4602      	mov	r2, r0
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	2b02      	cmp	r3, #2
 8008652:	d901      	bls.n	8008658 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e0d5      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008658:	f7ff fbc6 	bl	8007de8 <LL_RCC_IsActiveFlag_C2HPRE>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d0f1      	beq.n	8008646 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800866a:	2b00      	cmp	r3, #0
 800866c:	d016      	beq.n	800869c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	4618      	mov	r0, r3
 8008674:	f7ff fac7 	bl	8007c06 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008678:	f7fd fd24 	bl	80060c4 <HAL_GetTick>
 800867c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800867e:	e008      	b.n	8008692 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008680:	f7fd fd20 	bl	80060c4 <HAL_GetTick>
 8008684:	4602      	mov	r2, r0
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	1ad3      	subs	r3, r2, r3
 800868a:	2b02      	cmp	r3, #2
 800868c:	d901      	bls.n	8008692 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800868e:	2303      	movs	r3, #3
 8008690:	e0b8      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008692:	f7ff fbbc 	bl	8007e0e <LL_RCC_IsActiveFlag_SHDHPRE>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d0f1      	beq.n	8008680 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0304 	and.w	r3, r3, #4
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d016      	beq.n	80086d6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	4618      	mov	r0, r3
 80086ae:	f7ff fac1 	bl	8007c34 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80086b2:	f7fd fd07 	bl	80060c4 <HAL_GetTick>
 80086b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80086b8:	e008      	b.n	80086cc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80086ba:	f7fd fd03 	bl	80060c4 <HAL_GetTick>
 80086be:	4602      	mov	r2, r0
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	1ad3      	subs	r3, r2, r3
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d901      	bls.n	80086cc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80086c8:	2303      	movs	r3, #3
 80086ca:	e09b      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80086cc:	f7ff fbb2 	bl	8007e34 <LL_RCC_IsActiveFlag_PPRE1>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d0f1      	beq.n	80086ba <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 0308 	and.w	r3, r3, #8
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d017      	beq.n	8008712 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	00db      	lsls	r3, r3, #3
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7ff fab7 	bl	8007c5c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80086ee:	f7fd fce9 	bl	80060c4 <HAL_GetTick>
 80086f2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80086f4:	e008      	b.n	8008708 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80086f6:	f7fd fce5 	bl	80060c4 <HAL_GetTick>
 80086fa:	4602      	mov	r2, r0
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	1ad3      	subs	r3, r2, r3
 8008700:	2b02      	cmp	r3, #2
 8008702:	d901      	bls.n	8008708 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8008704:	2303      	movs	r3, #3
 8008706:	e07d      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008708:	f7ff fba6 	bl	8007e58 <LL_RCC_IsActiveFlag_PPRE2>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d0f1      	beq.n	80086f6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 0301 	and.w	r3, r3, #1
 800871a:	2b00      	cmp	r3, #0
 800871c:	d043      	beq.n	80087a6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	2b02      	cmp	r3, #2
 8008724:	d106      	bne.n	8008734 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8008726:	f7ff f857 	bl	80077d8 <LL_RCC_HSE_IsReady>
 800872a:	4603      	mov	r3, r0
 800872c:	2b00      	cmp	r3, #0
 800872e:	d11e      	bne.n	800876e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	e067      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	2b03      	cmp	r3, #3
 800873a:	d106      	bne.n	800874a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800873c:	f7ff faff 	bl	8007d3e <LL_RCC_PLL_IsReady>
 8008740:	4603      	mov	r3, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	d113      	bne.n	800876e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	e05c      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d106      	bne.n	8008760 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8008752:	f7ff f9bf 	bl	8007ad4 <LL_RCC_MSI_IsReady>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d108      	bne.n	800876e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e051      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8008760:	f7ff f86a 	bl	8007838 <LL_RCC_HSI_IsReady>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d101      	bne.n	800876e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e04a      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	4618      	mov	r0, r3
 8008774:	f7ff f9fd 	bl	8007b72 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008778:	f7fd fca4 	bl	80060c4 <HAL_GetTick>
 800877c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800877e:	e00a      	b.n	8008796 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008780:	f7fd fca0 	bl	80060c4 <HAL_GetTick>
 8008784:	4602      	mov	r2, r0
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	1ad3      	subs	r3, r2, r3
 800878a:	f241 3288 	movw	r2, #5000	; 0x1388
 800878e:	4293      	cmp	r3, r2
 8008790:	d901      	bls.n	8008796 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8008792:	2303      	movs	r3, #3
 8008794:	e036      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008796:	f7ff fa00 	bl	8007b9a <LL_RCC_GetSysClkSource>
 800879a:	4602      	mov	r2, r0
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d1ec      	bne.n	8008780 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80087a6:	4b19      	ldr	r3, [pc, #100]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f003 0307 	and.w	r3, r3, #7
 80087ae:	683a      	ldr	r2, [r7, #0]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d21b      	bcs.n	80087ec <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087b4:	4b15      	ldr	r3, [pc, #84]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f023 0207 	bic.w	r2, r3, #7
 80087bc:	4913      	ldr	r1, [pc, #76]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	4313      	orrs	r3, r2
 80087c2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087c4:	f7fd fc7e 	bl	80060c4 <HAL_GetTick>
 80087c8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087ca:	e008      	b.n	80087de <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80087cc:	f7fd fc7a 	bl	80060c4 <HAL_GetTick>
 80087d0:	4602      	mov	r2, r0
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	1ad3      	subs	r3, r2, r3
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d901      	bls.n	80087de <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80087da:	2303      	movs	r3, #3
 80087dc:	e012      	b.n	8008804 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087de:	4b0b      	ldr	r3, [pc, #44]	; (800880c <HAL_RCC_ClockConfig+0x278>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f003 0307 	and.w	r3, r3, #7
 80087e6:	683a      	ldr	r2, [r7, #0]
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d1ef      	bne.n	80087cc <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80087ec:	f000 f87c 	bl	80088e8 <HAL_RCC_GetHCLKFreq>
 80087f0:	4602      	mov	r2, r0
 80087f2:	4b07      	ldr	r3, [pc, #28]	; (8008810 <HAL_RCC_ClockConfig+0x27c>)
 80087f4:	601a      	str	r2, [r3, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80087f6:	f7fd fc71 	bl	80060dc <HAL_GetTickPrio>
 80087fa:	4603      	mov	r3, r0
 80087fc:	4618      	mov	r0, r3
 80087fe:	f7fc ff0f 	bl	8005620 <HAL_InitTick>
 8008802:	4603      	mov	r3, r0
}
 8008804:	4618      	mov	r0, r3
 8008806:	3710      	adds	r7, #16
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	58004000 	.word	0x58004000
 8008810:	20000014 	.word	0x20000014

08008814 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008814:	b590      	push	{r4, r7, lr}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800881a:	f7ff f9be 	bl	8007b9a <LL_RCC_GetSysClkSource>
 800881e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10a      	bne.n	800883c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8008826:	f7ff f97a 	bl	8007b1e <LL_RCC_MSI_GetRange>
 800882a:	4603      	mov	r3, r0
 800882c:	091b      	lsrs	r3, r3, #4
 800882e:	f003 030f 	and.w	r3, r3, #15
 8008832:	4a2a      	ldr	r2, [pc, #168]	; (80088dc <HAL_RCC_GetSysClockFreq+0xc8>)
 8008834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008838:	60fb      	str	r3, [r7, #12]
 800883a:	e04a      	b.n	80088d2 <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2b04      	cmp	r3, #4
 8008840:	d102      	bne.n	8008848 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008842:	4b27      	ldr	r3, [pc, #156]	; (80088e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008844:	60fb      	str	r3, [r7, #12]
 8008846:	e044      	b.n	80088d2 <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2b08      	cmp	r3, #8
 800884c:	d10a      	bne.n	8008864 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800884e:	f7fe ff93 	bl	8007778 <LL_RCC_HSE_IsEnabledDiv2>
 8008852:	4603      	mov	r3, r0
 8008854:	2b01      	cmp	r3, #1
 8008856:	d102      	bne.n	800885e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8008858:	4b21      	ldr	r3, [pc, #132]	; (80088e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800885a:	60fb      	str	r3, [r7, #12]
 800885c:	e039      	b.n	80088d2 <HAL_RCC_GetSysClockFreq+0xbe>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800885e:	4b21      	ldr	r3, [pc, #132]	; (80088e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8008860:	60fb      	str	r3, [r7, #12]
 8008862:	e036      	b.n	80088d2 <HAL_RCC_GetSysClockFreq+0xbe>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8008864:	f7ff faa2 	bl	8007dac <LL_RCC_PLL_GetMainSource>
 8008868:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	2b02      	cmp	r3, #2
 800886e:	d002      	beq.n	8008876 <HAL_RCC_GetSysClockFreq+0x62>
 8008870:	2b03      	cmp	r3, #3
 8008872:	d003      	beq.n	800887c <HAL_RCC_GetSysClockFreq+0x68>
 8008874:	e00d      	b.n	8008892 <HAL_RCC_GetSysClockFreq+0x7e>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8008876:	4b1a      	ldr	r3, [pc, #104]	; (80088e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008878:	60bb      	str	r3, [r7, #8]
        break;
 800887a:	e015      	b.n	80088a8 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800887c:	f7fe ff7c 	bl	8007778 <LL_RCC_HSE_IsEnabledDiv2>
 8008880:	4603      	mov	r3, r0
 8008882:	2b01      	cmp	r3, #1
 8008884:	d102      	bne.n	800888c <HAL_RCC_GetSysClockFreq+0x78>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8008886:	4b16      	ldr	r3, [pc, #88]	; (80088e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008888:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800888a:	e00d      	b.n	80088a8 <HAL_RCC_GetSysClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 800888c:	4b15      	ldr	r3, [pc, #84]	; (80088e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800888e:	60bb      	str	r3, [r7, #8]
        break;
 8008890:	e00a      	b.n	80088a8 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8008892:	f7ff f944 	bl	8007b1e <LL_RCC_MSI_GetRange>
 8008896:	4603      	mov	r3, r0
 8008898:	091b      	lsrs	r3, r3, #4
 800889a:	f003 030f 	and.w	r3, r3, #15
 800889e:	4a0f      	ldr	r2, [pc, #60]	; (80088dc <HAL_RCC_GetSysClockFreq+0xc8>)
 80088a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088a4:	60bb      	str	r3, [r7, #8]
        break;
 80088a6:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 80088a8:	f7ff fa5b 	bl	8007d62 <LL_RCC_PLL_GetN>
 80088ac:	4602      	mov	r2, r0
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	fb03 f402 	mul.w	r4, r3, r2
 80088b4:	f7ff fa6e 	bl	8007d94 <LL_RCC_PLL_GetDivider>
 80088b8:	4603      	mov	r3, r0
 80088ba:	091b      	lsrs	r3, r3, #4
 80088bc:	3301      	adds	r3, #1
 80088be:	fbb4 f4f3 	udiv	r4, r4, r3
 80088c2:	f7ff fa5b 	bl	8007d7c <LL_RCC_PLL_GetR>
 80088c6:	4603      	mov	r3, r0
 80088c8:	0f5b      	lsrs	r3, r3, #29
 80088ca:	3301      	adds	r3, #1
 80088cc:	fbb4 f3f3 	udiv	r3, r4, r3
 80088d0:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 80088d2:	68fb      	ldr	r3, [r7, #12]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3714      	adds	r7, #20
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd90      	pop	{r4, r7, pc}
 80088dc:	080179e0 	.word	0x080179e0
 80088e0:	00f42400 	.word	0x00f42400
 80088e4:	01e84800 	.word	0x01e84800

080088e8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088e8:	b598      	push	{r3, r4, r7, lr}
 80088ea:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80088ec:	f7ff ff92 	bl	8008814 <HAL_RCC_GetSysClockFreq>
 80088f0:	4604      	mov	r4, r0
 80088f2:	f7ff f9c7 	bl	8007c84 <LL_RCC_GetAHBPrescaler>
 80088f6:	4603      	mov	r3, r0
 80088f8:	091b      	lsrs	r3, r3, #4
 80088fa:	f003 030f 	and.w	r3, r3, #15
 80088fe:	4a03      	ldr	r2, [pc, #12]	; (800890c <HAL_RCC_GetHCLKFreq+0x24>)
 8008900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008904:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8008908:	4618      	mov	r0, r3
 800890a:	bd98      	pop	{r3, r4, r7, pc}
 800890c:	08017980 	.word	0x08017980

08008910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008910:	b598      	push	{r3, r4, r7, lr}
 8008912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8008914:	f7ff ffe8 	bl	80088e8 <HAL_RCC_GetHCLKFreq>
 8008918:	4604      	mov	r4, r0
 800891a:	f7ff f9e6 	bl	8007cea <LL_RCC_GetAPB2Prescaler>
 800891e:	4603      	mov	r3, r0
 8008920:	0adb      	lsrs	r3, r3, #11
 8008922:	f003 0307 	and.w	r3, r3, #7
 8008926:	4a04      	ldr	r2, [pc, #16]	; (8008938 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800892c:	f003 031f 	and.w	r3, r3, #31
 8008930:	fa24 f303 	lsr.w	r3, r4, r3
}
 8008934:	4618      	mov	r0, r3
 8008936:	bd98      	pop	{r3, r4, r7, pc}
 8008938:	080179c0 	.word	0x080179c0

0800893c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	226f      	movs	r2, #111	; 0x6f
 800894a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 800894c:	f7ff f925 	bl	8007b9a <LL_RCC_GetSysClkSource>
 8008950:	4602      	mov	r2, r0
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8008956:	f7ff f995 	bl	8007c84 <LL_RCC_GetAHBPrescaler>
 800895a:	4602      	mov	r2, r0
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8008960:	f7ff f9b7 	bl	8007cd2 <LL_RCC_GetAPB1Prescaler>
 8008964:	4602      	mov	r2, r0
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800896a:	f7ff f9be 	bl	8007cea <LL_RCC_GetAPB2Prescaler>
 800896e:	4602      	mov	r2, r0
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8008974:	f7ff f992 	bl	8007c9c <LL_C2_RCC_GetAHBPrescaler>
 8008978:	4602      	mov	r2, r0
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800897e:	f7ff f99a 	bl	8007cb6 <LL_RCC_GetAHB4Prescaler>
 8008982:	4602      	mov	r2, r0
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008988:	4b04      	ldr	r3, [pc, #16]	; (800899c <HAL_RCC_GetClockConfig+0x60>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f003 0207 	and.w	r2, r3, #7
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	601a      	str	r2, [r3, #0]
}
 8008994:	bf00      	nop
 8008996:	3708      	adds	r7, #8
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	58004000 	.word	0x58004000

080089a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80089a0:	b590      	push	{r4, r7, lr}
 80089a2:	b085      	sub	sp, #20
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2bb0      	cmp	r3, #176	; 0xb0
 80089ac:	d903      	bls.n	80089b6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80089ae:	4b15      	ldr	r3, [pc, #84]	; (8008a04 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80089b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	e007      	b.n	80089c6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	091b      	lsrs	r3, r3, #4
 80089ba:	f003 030f 	and.w	r3, r3, #15
 80089be:	4a11      	ldr	r2, [pc, #68]	; (8008a04 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80089c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089c4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80089c6:	f7ff f976 	bl	8007cb6 <LL_RCC_GetAHB4Prescaler>
 80089ca:	4603      	mov	r3, r0
 80089cc:	091b      	lsrs	r3, r3, #4
 80089ce:	f003 030f 	and.w	r3, r3, #15
 80089d2:	4a0d      	ldr	r2, [pc, #52]	; (8008a08 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80089d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	fbb2 f3f3 	udiv	r3, r2, r3
 80089de:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	4a0a      	ldr	r2, [pc, #40]	; (8008a0c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80089e4:	fba2 2303 	umull	r2, r3, r2, r3
 80089e8:	0c9c      	lsrs	r4, r3, #18
 80089ea:	f7fe feb7 	bl	800775c <HAL_PWREx_GetVoltageRange>
 80089ee:	4603      	mov	r3, r0
 80089f0:	4619      	mov	r1, r3
 80089f2:	4620      	mov	r0, r4
 80089f4:	f000 f80c 	bl	8008a10 <RCC_SetFlashLatency>
 80089f8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3714      	adds	r7, #20
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd90      	pop	{r4, r7, pc}
 8008a02:	bf00      	nop
 8008a04:	080179e0 	.word	0x080179e0
 8008a08:	08017980 	.word	0x08017980
 8008a0c:	431bde83 	.word	0x431bde83

08008a10 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8008a10:	b590      	push	{r4, r7, lr}
 8008a12:	b093      	sub	sp, #76	; 0x4c
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8008a1a:	4b39      	ldr	r3, [pc, #228]	; (8008b00 <RCC_SetFlashLatency+0xf0>)
 8008a1c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8008a20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008a22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8008a26:	4a37      	ldr	r2, [pc, #220]	; (8008b04 <RCC_SetFlashLatency+0xf4>)
 8008a28:	f107 031c 	add.w	r3, r7, #28
 8008a2c:	ca07      	ldmia	r2, {r0, r1, r2}
 8008a2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8008a32:	4b35      	ldr	r3, [pc, #212]	; (8008b08 <RCC_SetFlashLatency+0xf8>)
 8008a34:	f107 040c 	add.w	r4, r7, #12
 8008a38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008a3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8008a3e:	2300      	movs	r3, #0
 8008a40:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a48:	d11c      	bne.n	8008a84 <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	643b      	str	r3, [r7, #64]	; 0x40
 8008a4e:	e015      	b.n	8008a7c <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8008a50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008a58:	4413      	add	r3, r2
 8008a5a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d808      	bhi.n	8008a76 <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008a64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8008a72:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8008a74:	e022      	b.n	8008abc <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a78:	3301      	adds	r3, #1
 8008a7a:	643b      	str	r3, [r7, #64]	; 0x40
 8008a7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a7e:	2b03      	cmp	r3, #3
 8008a80:	d9e6      	bls.n	8008a50 <RCC_SetFlashLatency+0x40>
 8008a82:	e01b      	b.n	8008abc <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008a84:	2300      	movs	r3, #0
 8008a86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a88:	e015      	b.n	8008ab6 <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8008a8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008a92:	4413      	add	r3, r2
 8008a94:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d808      	bhi.n	8008ab0 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008a9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8008aa6:	4413      	add	r3, r2
 8008aa8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8008aac:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8008aae:	e005      	b.n	8008abc <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8008ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ab6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d9e6      	bls.n	8008a8a <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8008abc:	4b13      	ldr	r3, [pc, #76]	; (8008b0c <RCC_SetFlashLatency+0xfc>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f023 0207 	bic.w	r2, r3, #7
 8008ac4:	4911      	ldr	r1, [pc, #68]	; (8008b0c <RCC_SetFlashLatency+0xfc>)
 8008ac6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ac8:	4313      	orrs	r3, r2
 8008aca:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008acc:	f7fd fafa 	bl	80060c4 <HAL_GetTick>
 8008ad0:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8008ad2:	e008      	b.n	8008ae6 <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008ad4:	f7fd faf6 	bl	80060c4 <HAL_GetTick>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008adc:	1ad3      	subs	r3, r2, r3
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d901      	bls.n	8008ae6 <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e007      	b.n	8008af6 <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8008ae6:	4b09      	ldr	r3, [pc, #36]	; (8008b0c <RCC_SetFlashLatency+0xfc>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f003 0307 	and.w	r3, r3, #7
 8008aee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d1ef      	bne.n	8008ad4 <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 8008af4:	2300      	movs	r3, #0
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	374c      	adds	r7, #76	; 0x4c
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd90      	pop	{r4, r7, pc}
 8008afe:	bf00      	nop
 8008b00:	08016888 	.word	0x08016888
 8008b04:	08016898 	.word	0x08016898
 8008b08:	080168a4 	.word	0x080168a4
 8008b0c:	58004000 	.word	0x58004000

08008b10 <LL_RCC_LSE_IsEnabled>:
{
 8008b10:	b480      	push	{r7}
 8008b12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8008b14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b1c:	f003 0301 	and.w	r3, r3, #1
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d101      	bne.n	8008b28 <LL_RCC_LSE_IsEnabled+0x18>
 8008b24:	2301      	movs	r3, #1
 8008b26:	e000      	b.n	8008b2a <LL_RCC_LSE_IsEnabled+0x1a>
 8008b28:	2300      	movs	r3, #0
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <LL_RCC_LSE_IsReady>:
{
 8008b34:	b480      	push	{r7}
 8008b36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008b38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b40:	f003 0302 	and.w	r3, r3, #2
 8008b44:	2b02      	cmp	r3, #2
 8008b46:	d101      	bne.n	8008b4c <LL_RCC_LSE_IsReady+0x18>
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e000      	b.n	8008b4e <LL_RCC_LSE_IsReady+0x1a>
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <LL_RCC_SetRFWKPClockSource>:
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8008b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008b68:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008b6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4313      	orrs	r3, r2
 8008b74:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <LL_RCC_SetSMPSClockSource>:
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8008b8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b92:	f023 0203 	bic.w	r2, r3, #3
 8008b96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr

08008bac <LL_RCC_SetSMPSPrescaler>:
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8008bb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bba:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008bbe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	624b      	str	r3, [r1, #36]	; 0x24
}
 8008bc8:	bf00      	nop
 8008bca:	370c      	adds	r7, #12
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd2:	4770      	bx	lr

08008bd4 <LL_RCC_SetUSARTClockSource>:
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b083      	sub	sp, #12
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8008bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008be4:	f023 0203 	bic.w	r2, r3, #3
 8008be8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008bf4:	bf00      	nop
 8008bf6:	370c      	adds	r7, #12
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr

08008c00 <LL_RCC_SetLPUARTClockSource>:
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8008c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c10:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008c14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <LL_RCC_SetI2CClockSource>:
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8008c34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c38:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	091b      	lsrs	r3, r3, #4
 8008c40:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8008c44:	43db      	mvns	r3, r3
 8008c46:	401a      	ands	r2, r3
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8008c50:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008c54:	4313      	orrs	r3, r2
 8008c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008c5a:	bf00      	nop
 8008c5c:	370c      	adds	r7, #12
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr

08008c66 <LL_RCC_SetLPTIMClockSource>:
{
 8008c66:	b480      	push	{r7}
 8008c68:	b083      	sub	sp, #12
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8008c6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c72:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	0c1b      	lsrs	r3, r3, #16
 8008c7a:	041b      	lsls	r3, r3, #16
 8008c7c:	43db      	mvns	r3, r3
 8008c7e:	401a      	ands	r2, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	041b      	lsls	r3, r3, #16
 8008c84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008c8e:	bf00      	nop
 8008c90:	370c      	adds	r7, #12
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <LL_RCC_SetSAIClockSource>:
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b083      	sub	sp, #12
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8008ca2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008caa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008cae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008cba:	bf00      	nop
 8008cbc:	370c      	adds	r7, #12
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr

08008cc6 <LL_RCC_SetRNGClockSource>:
{
 8008cc6:	b480      	push	{r7}
 8008cc8:	b083      	sub	sp, #12
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8008cce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cd6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8008cda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008ce6:	bf00      	nop
 8008ce8:	370c      	adds	r7, #12
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr

08008cf2 <LL_RCC_SetCLK48ClockSource>:
{
 8008cf2:	b480      	push	{r7}
 8008cf4:	b083      	sub	sp, #12
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8008cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008d06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008d12:	bf00      	nop
 8008d14:	370c      	adds	r7, #12
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <LL_RCC_SetUSBClockSource>:
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b082      	sub	sp, #8
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f7ff ffe3 	bl	8008cf2 <LL_RCC_SetCLK48ClockSource>
}
 8008d2c:	bf00      	nop
 8008d2e:	3708      	adds	r7, #8
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <LL_RCC_SetADCClockSource>:
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8008d3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d44:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008d48:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008d54:	bf00      	nop
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <LL_RCC_SetRTCClockSource>:
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8008d68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <LL_RCC_GetRTCClockSource>:
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8008d90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d98:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr

08008da6 <LL_RCC_ForceBackupDomainReset>:
{
 8008da6:	b480      	push	{r7}
 8008da8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8008daa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008db2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008db6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008dbe:	bf00      	nop
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <LL_RCC_ReleaseBackupDomainReset>:
{
 8008dc8:	b480      	push	{r7}
 8008dca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8008dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008dd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ddc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008de0:	bf00      	nop
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr

08008dea <LL_RCC_PLLSAI1_Enable>:
{
 8008dea:	b480      	push	{r7}
 8008dec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8008dee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008df8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008dfc:	6013      	str	r3, [r2, #0]
}
 8008dfe:	bf00      	nop
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <LL_RCC_PLLSAI1_Disable>:
{
 8008e08:	b480      	push	{r7}
 8008e0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8008e0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008e16:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008e1a:	6013      	str	r3, [r2, #0]
}
 8008e1c:	bf00      	nop
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr

08008e26 <LL_RCC_PLLSAI1_IsReady>:
{
 8008e26:	b480      	push	{r7}
 8008e28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8008e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008e38:	d101      	bne.n	8008e3e <LL_RCC_PLLSAI1_IsReady+0x18>
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e000      	b.n	8008e40 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008e4a:	b580      	push	{r7, lr}
 8008e4c:	b088      	sub	sp, #32
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8008e52:	2300      	movs	r3, #0
 8008e54:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8008e56:	2300      	movs	r3, #0
 8008e58:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d033      	beq.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e6e:	d00c      	beq.n	8008e8a <HAL_RCCEx_PeriphCLKConfig+0x40>
 8008e70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e74:	d802      	bhi.n	8008e7c <HAL_RCCEx_PeriphCLKConfig+0x32>
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d010      	beq.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008e7a:	e017      	b.n	8008eac <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008e7c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008e80:	d017      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8008e82:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008e86:	d016      	beq.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8008e88:	e010      	b.n	8008eac <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8008e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e98:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8008e9a:	e00d      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x6e>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	3304      	adds	r3, #4
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f000 f947 	bl	8009134 <RCCEx_PLLSAI1_ConfigNP>
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008eaa:	e005      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8008eac:	2301      	movs	r3, #1
 8008eae:	77fb      	strb	r3, [r7, #31]
        break;
 8008eb0:	e002      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 8008eb2:	bf00      	nop
 8008eb4:	e000      	b.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 8008eb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008eb8:	7ffb      	ldrb	r3, [r7, #31]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d105      	bne.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7ff fee9 	bl	8008c9a <LL_RCC_SetSAIClockSource>
 8008ec8:	e001      	b.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008eca:	7ffb      	ldrb	r3, [r7, #31]
 8008ecc:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d046      	beq.n	8008f68 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8008eda:	f7ff ff57 	bl	8008d8c <LL_RCC_GetRTCClockSource>
 8008ede:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee4:	69ba      	ldr	r2, [r7, #24]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d03c      	beq.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008eea:	f7fe fc27 	bl	800773c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d105      	bne.n	8008f00 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7ff ff31 	bl	8008d60 <LL_RCC_SetRTCClockSource>
 8008efe:	e02e      	b.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x114>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8008f00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f08:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8008f0a:	f7ff ff4c 	bl	8008da6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8008f0e:	f7ff ff5b 	bl	8008dc8 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8008f20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8008f2a:	f7ff fdf1 	bl	8008b10 <LL_RCC_LSE_IsEnabled>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d114      	bne.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008f34:	f7fd f8c6 	bl	80060c4 <HAL_GetTick>
 8008f38:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8008f3a:	e00b      	b.n	8008f54 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f3c:	f7fd f8c2 	bl	80060c4 <HAL_GetTick>
 8008f40:	4602      	mov	r2, r0
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	1ad3      	subs	r3, r2, r3
 8008f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d902      	bls.n	8008f54 <HAL_RCCEx_PeriphCLKConfig+0x10a>
            {
              ret = HAL_TIMEOUT;
 8008f4e:	2303      	movs	r3, #3
 8008f50:	77fb      	strb	r3, [r7, #31]
              break;
 8008f52:	e004      	b.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x114>
          while (LL_RCC_LSE_IsReady() != 1U)
 8008f54:	f7ff fdee 	bl	8008b34 <LL_RCC_LSE_IsReady>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d1ee      	bne.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0xf2>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8008f5e:	7ffb      	ldrb	r3, [r7, #31]
 8008f60:	77bb      	strb	r3, [r7, #30]
 8008f62:	e001      	b.n	8008f68 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f64:	7ffb      	ldrb	r3, [r7, #31]
 8008f66:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0301 	and.w	r3, r3, #1
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d004      	beq.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	699b      	ldr	r3, [r3, #24]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f7ff fe2b 	bl	8008bd4 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f003 0302 	and.w	r3, r3, #2
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d004      	beq.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	69db      	ldr	r3, [r3, #28]
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7ff fe36 	bl	8008c00 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 0310 	and.w	r3, r3, #16
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d004      	beq.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7ff fe5e 	bl	8008c66 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f003 0320 	and.w	r3, r3, #32
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d004      	beq.n	8008fc0 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff fe53 	bl	8008c66 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f003 0304 	and.w	r3, r3, #4
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d004      	beq.n	8008fd6 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	6a1b      	ldr	r3, [r3, #32]
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7ff fe2b 	bl	8008c2c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f003 0308 	and.w	r3, r3, #8
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d004      	beq.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff fe20 	bl	8008c2c <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d022      	beq.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7ff fe8e 	bl	8008d1e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009006:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800900a:	d107      	bne.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800900c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009010:	68db      	ldr	r3, [r3, #12]
 8009012:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009016:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800901a:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009020:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009024:	d10b      	bne.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	3304      	adds	r3, #4
 800902a:	4618      	mov	r0, r3
 800902c:	f000 f8dd 	bl	80091ea <RCCEx_PLLSAI1_ConfigNQ>
 8009030:	4603      	mov	r3, r0
 8009032:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8009034:	7ffb      	ldrb	r3, [r7, #31]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d001      	beq.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    {
      /* set overall return value */
      status = ret;
 800903a:	7ffb      	ldrb	r3, [r7, #31]
 800903c:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009046:	2b00      	cmp	r3, #0
 8009048:	d02b      	beq.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009052:	d008      	beq.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009058:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800905c:	d003      	beq.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009062:	2b00      	cmp	r3, #0
 8009064:	d105      	bne.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800906a:	4618      	mov	r0, r3
 800906c:	f7ff fe2b 	bl	8008cc6 <LL_RCC_SetRNGClockSource>
 8009070:	e00a      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800907a:	60fb      	str	r3, [r7, #12]
 800907c:	2000      	movs	r0, #0
 800907e:	f7ff fe22 	bl	8008cc6 <LL_RCC_SetRNGClockSource>
 8009082:	68f8      	ldr	r0, [r7, #12]
 8009084:	f7ff fe35 	bl	8008cf2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8009090:	d107      	bne.n	80090a2 <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8009092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800909c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80090a0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d022      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7ff fe3e 	bl	8008d34 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090c0:	d107      	bne.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80090c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80090cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090d0:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80090da:	d10b      	bne.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	3304      	adds	r3, #4
 80090e0:	4618      	mov	r0, r3
 80090e2:	f000 f8dd 	bl	80092a0 <RCCEx_PLLSAI1_ConfigNR>
 80090e6:	4603      	mov	r3, r0
 80090e8:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 80090ea:	7ffb      	ldrb	r3, [r7, #31]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d001      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
      /* set overall return value */
      status = ret;
 80090f0:	7ffb      	ldrb	r3, [r7, #31]
 80090f2:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d004      	beq.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009104:	4618      	mov	r0, r3
 8009106:	f7ff fd27 	bl	8008b58 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009112:	2b00      	cmp	r3, #0
 8009114:	d009      	beq.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x2e0>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800911a:	4618      	mov	r0, r3
 800911c:	f7ff fd46 	bl	8008bac <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009124:	4618      	mov	r0, r3
 8009126:	f7ff fd2d 	bl	8008b84 <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 800912a:	7fbb      	ldrb	r3, [r7, #30]
}
 800912c:	4618      	mov	r0, r3
 800912e:	3720      	adds	r7, #32
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b084      	sub	sp, #16
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009140:	f7ff fe62 	bl	8008e08 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009144:	f7fc ffbe 	bl	80060c4 <HAL_GetTick>
 8009148:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800914a:	e009      	b.n	8009160 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800914c:	f7fc ffba 	bl	80060c4 <HAL_GetTick>
 8009150:	4602      	mov	r2, r0
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	1ad3      	subs	r3, r2, r3
 8009156:	2b02      	cmp	r3, #2
 8009158:	d902      	bls.n	8009160 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800915a:	2303      	movs	r3, #3
 800915c:	73fb      	strb	r3, [r7, #15]
      break;
 800915e:	e004      	b.n	800916a <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009160:	f7ff fe61 	bl	8008e26 <LL_RCC_PLLSAI1_IsReady>
 8009164:	4603      	mov	r3, r0
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1f0      	bne.n	800914c <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800916a:	7bfb      	ldrb	r3, [r7, #15]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d137      	bne.n	80091e0 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009174:	691b      	ldr	r3, [r3, #16]
 8009176:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	021b      	lsls	r3, r3, #8
 8009180:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009184:	4313      	orrs	r3, r2
 8009186:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8009188:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800918c:	691b      	ldr	r3, [r3, #16]
 800918e:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800919a:	4313      	orrs	r3, r2
 800919c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800919e:	f7ff fe24 	bl	8008dea <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091a2:	f7fc ff8f 	bl	80060c4 <HAL_GetTick>
 80091a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80091a8:	e009      	b.n	80091be <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80091aa:	f7fc ff8b 	bl	80060c4 <HAL_GetTick>
 80091ae:	4602      	mov	r2, r0
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d902      	bls.n	80091be <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	73fb      	strb	r3, [r7, #15]
        break;
 80091bc:	e004      	b.n	80091c8 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80091be:	f7ff fe32 	bl	8008e26 <LL_RCC_PLLSAI1_IsReady>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d1f0      	bne.n	80091aa <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d108      	bne.n	80091e0 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80091ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80091d2:	691a      	ldr	r2, [r3, #16]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	691b      	ldr	r3, [r3, #16]
 80091d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80091dc:	4313      	orrs	r3, r2
 80091de:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80091e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b084      	sub	sp, #16
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80091f2:	2300      	movs	r3, #0
 80091f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80091f6:	f7ff fe07 	bl	8008e08 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80091fa:	f7fc ff63 	bl	80060c4 <HAL_GetTick>
 80091fe:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009200:	e009      	b.n	8009216 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009202:	f7fc ff5f 	bl	80060c4 <HAL_GetTick>
 8009206:	4602      	mov	r2, r0
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	2b02      	cmp	r3, #2
 800920e:	d902      	bls.n	8009216 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8009210:	2303      	movs	r3, #3
 8009212:	73fb      	strb	r3, [r7, #15]
      break;
 8009214:	e004      	b.n	8009220 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009216:	f7ff fe06 	bl	8008e26 <LL_RCC_PLLSAI1_IsReady>
 800921a:	4603      	mov	r3, r0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d1f0      	bne.n	8009202 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8009220:	7bfb      	ldrb	r3, [r7, #15]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d137      	bne.n	8009296 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009226:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800922a:	691b      	ldr	r3, [r3, #16]
 800922c:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	021b      	lsls	r3, r3, #8
 8009236:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800923a:	4313      	orrs	r3, r2
 800923c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800923e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009242:	691b      	ldr	r3, [r3, #16]
 8009244:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009250:	4313      	orrs	r3, r2
 8009252:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009254:	f7ff fdc9 	bl	8008dea <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009258:	f7fc ff34 	bl	80060c4 <HAL_GetTick>
 800925c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800925e:	e009      	b.n	8009274 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009260:	f7fc ff30 	bl	80060c4 <HAL_GetTick>
 8009264:	4602      	mov	r2, r0
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	1ad3      	subs	r3, r2, r3
 800926a:	2b02      	cmp	r3, #2
 800926c:	d902      	bls.n	8009274 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800926e:	2303      	movs	r3, #3
 8009270:	73fb      	strb	r3, [r7, #15]
        break;
 8009272:	e004      	b.n	800927e <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009274:	f7ff fdd7 	bl	8008e26 <LL_RCC_PLLSAI1_IsReady>
 8009278:	4603      	mov	r3, r0
 800927a:	2b01      	cmp	r3, #1
 800927c:	d1f0      	bne.n	8009260 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800927e:	7bfb      	ldrb	r3, [r7, #15]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d108      	bne.n	8009296 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009288:	691a      	ldr	r2, [r3, #16]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009292:	4313      	orrs	r3, r2
 8009294:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009296:	7bfb      	ldrb	r3, [r7, #15]
}
 8009298:	4618      	mov	r0, r3
 800929a:	3710      	adds	r7, #16
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}

080092a0 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b084      	sub	sp, #16
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80092a8:	2300      	movs	r3, #0
 80092aa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80092ac:	f7ff fdac 	bl	8008e08 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80092b0:	f7fc ff08 	bl	80060c4 <HAL_GetTick>
 80092b4:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80092b6:	e009      	b.n	80092cc <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80092b8:	f7fc ff04 	bl	80060c4 <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d902      	bls.n	80092cc <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	73fb      	strb	r3, [r7, #15]
      break;
 80092ca:	e004      	b.n	80092d6 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80092cc:	f7ff fdab 	bl	8008e26 <LL_RCC_PLLSAI1_IsReady>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d1f0      	bne.n	80092b8 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d137      	bne.n	800934c <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80092dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80092e0:	691b      	ldr	r3, [r3, #16]
 80092e2:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	021b      	lsls	r3, r3, #8
 80092ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80092f0:	4313      	orrs	r3, r2
 80092f2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80092f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009306:	4313      	orrs	r3, r2
 8009308:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800930a:	f7ff fd6e 	bl	8008dea <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800930e:	f7fc fed9 	bl	80060c4 <HAL_GetTick>
 8009312:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009314:	e009      	b.n	800932a <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009316:	f7fc fed5 	bl	80060c4 <HAL_GetTick>
 800931a:	4602      	mov	r2, r0
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	1ad3      	subs	r3, r2, r3
 8009320:	2b02      	cmp	r3, #2
 8009322:	d902      	bls.n	800932a <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8009324:	2303      	movs	r3, #3
 8009326:	73fb      	strb	r3, [r7, #15]
        break;
 8009328:	e004      	b.n	8009334 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800932a:	f7ff fd7c 	bl	8008e26 <LL_RCC_PLLSAI1_IsReady>
 800932e:	4603      	mov	r3, r0
 8009330:	2b01      	cmp	r3, #1
 8009332:	d1f0      	bne.n	8009316 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8009334:	7bfb      	ldrb	r3, [r7, #15]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d108      	bne.n	800934c <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800933a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800933e:	691a      	ldr	r2, [r3, #16]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	691b      	ldr	r3, [r3, #16]
 8009344:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009348:	4313      	orrs	r3, r2
 800934a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800934c:	7bfb      	ldrb	r3, [r7, #15]
}
 800934e:	4618      	mov	r0, r3
 8009350:	3710      	adds	r7, #16
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}

08009356 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009356:	b580      	push	{r7, lr}
 8009358:	b082      	sub	sp, #8
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d101      	bne.n	8009368 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	e090      	b.n	800948a <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800936e:	b2db      	uxtb	r3, r3
 8009370:	2b00      	cmp	r3, #0
 8009372:	d106      	bne.n	8009382 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2200      	movs	r2, #0
 8009378:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7fc f86b 	bl	8005458 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2202      	movs	r2, #2
 8009386:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	22ca      	movs	r2, #202	; 0xca
 8009390:	625a      	str	r2, [r3, #36]	; 0x24
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2253      	movs	r2, #83	; 0x53
 8009398:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 faba 	bl	8009914 <RTC_EnterInitMode>
 80093a0:	4603      	mov	r3, r0
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d009      	beq.n	80093ba <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	22ff      	movs	r2, #255	; 0xff
 80093ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2204      	movs	r2, #4
 80093b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e067      	b.n	800948a <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	6812      	ldr	r2, [r2, #0]
 80093c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80093c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093cc:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	6899      	ldr	r1, [r3, #8]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	685a      	ldr	r2, [r3, #4]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	431a      	orrs	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	699b      	ldr	r3, [r3, #24]
 80093e2:	431a      	orrs	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	430a      	orrs	r2, r1
 80093ea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	68d2      	ldr	r2, [r2, #12]
 80093f4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	6919      	ldr	r1, [r3, #16]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	041a      	lsls	r2, r3, #16
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	430a      	orrs	r2, r1
 8009408:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68da      	ldr	r2, [r3, #12]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009418:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f022 0203 	bic.w	r2, r2, #3
 8009428:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	69da      	ldr	r2, [r3, #28]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	695b      	ldr	r3, [r3, #20]
 8009438:	431a      	orrs	r2, r3
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	430a      	orrs	r2, r1
 8009440:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	f003 0320 	and.w	r3, r3, #32
 800944c:	2b00      	cmp	r3, #0
 800944e:	d113      	bne.n	8009478 <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f000 fa39 	bl	80098c8 <HAL_RTC_WaitForSynchro>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d00d      	beq.n	8009478 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	22ff      	movs	r2, #255	; 0xff
 8009462:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2204      	movs	r2, #4
 8009468:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e008      	b.n	800948a <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	22ff      	movs	r2, #255	; 0xff
 800947e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 8009488:	2300      	movs	r3, #0
  }
}
 800948a:	4618      	mov	r0, r3
 800948c:	3708      	adds	r7, #8
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}

08009492 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009492:	b590      	push	{r4, r7, lr}
 8009494:	b087      	sub	sp, #28
 8009496:	af00      	add	r7, sp, #0
 8009498:	60f8      	str	r0, [r7, #12]
 800949a:	60b9      	str	r1, [r7, #8]
 800949c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d101      	bne.n	80094ac <HAL_RTC_SetTime+0x1a>
 80094a8:	2302      	movs	r3, #2
 80094aa:	e0b2      	b.n	8009612 <HAL_RTC_SetTime+0x180>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2202      	movs	r2, #2
 80094b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if(Format == RTC_FORMAT_BIN)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d126      	bne.n	8009510 <HAL_RTC_SetTime+0x7e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	689b      	ldr	r3, [r3, #8]
 80094c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d102      	bne.n	80094d6 <HAL_RTC_SetTime+0x44>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	2200      	movs	r2, #0
 80094d4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	781b      	ldrb	r3, [r3, #0]
 80094da:	4618      	mov	r0, r3
 80094dc:	f000 fa44 	bl	8009968 <RTC_ByteToBcd2>
 80094e0:	4603      	mov	r3, r0
 80094e2:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	785b      	ldrb	r3, [r3, #1]
 80094e8:	4618      	mov	r0, r3
 80094ea:	f000 fa3d 	bl	8009968 <RTC_ByteToBcd2>
 80094ee:	4603      	mov	r3, r0
 80094f0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80094f2:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	789b      	ldrb	r3, [r3, #2]
 80094f8:	4618      	mov	r0, r3
 80094fa:	f000 fa35 	bl	8009968 <RTC_ByteToBcd2>
 80094fe:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8009500:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	78db      	ldrb	r3, [r3, #3]
 8009508:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800950a:	4313      	orrs	r3, r2
 800950c:	617b      	str	r3, [r7, #20]
 800950e:	e018      	b.n	8009542 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	689b      	ldr	r3, [r3, #8]
 8009516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800951a:	2b00      	cmp	r3, #0
 800951c:	d102      	bne.n	8009524 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	2200      	movs	r2, #0
 8009522:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	785b      	ldrb	r3, [r3, #1]
 800952e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8009530:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8009532:	68ba      	ldr	r2, [r7, #8]
 8009534:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8009536:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	78db      	ldrb	r3, [r3, #3]
 800953c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800953e:	4313      	orrs	r3, r2
 8009540:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	22ca      	movs	r2, #202	; 0xca
 8009548:	625a      	str	r2, [r3, #36]	; 0x24
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	2253      	movs	r2, #83	; 0x53
 8009550:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009552:	68f8      	ldr	r0, [r7, #12]
 8009554:	f000 f9de 	bl	8009914 <RTC_EnterInitMode>
 8009558:	4603      	mov	r3, r0
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00d      	beq.n	800957a <HAL_RTC_SetTime+0xe8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	22ff      	movs	r2, #255	; 0xff
 8009564:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2204      	movs	r2, #4
 800956a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8009576:	2301      	movs	r3, #1
 8009578:	e04b      	b.n	8009612 <HAL_RTC_SetTime+0x180>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681a      	ldr	r2, [r3, #0]
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009584:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8009588:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	689a      	ldr	r2, [r3, #8]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009598:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6899      	ldr	r1, [r3, #8]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	68da      	ldr	r2, [r3, #12]
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	691b      	ldr	r3, [r3, #16]
 80095a8:	431a      	orrs	r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	430a      	orrs	r2, r1
 80095b0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68da      	ldr	r2, [r3, #12]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80095c0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	f003 0320 	and.w	r3, r3, #32
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d113      	bne.n	80095f8 <HAL_RTC_SetTime+0x166>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f000 f979 	bl	80098c8 <HAL_RTC_WaitForSynchro>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d00d      	beq.n	80095f8 <HAL_RTC_SetTime+0x166>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	22ff      	movs	r2, #255	; 0xff
 80095e2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2204      	movs	r2, #4
 80095e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e00c      	b.n	8009612 <HAL_RTC_SetTime+0x180>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	22ff      	movs	r2, #255	; 0xff
 80095fe:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2201      	movs	r2, #1
 8009604:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   __HAL_UNLOCK(hrtc); 
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2200      	movs	r2, #0
 800960c:	f883 2020 	strb.w	r2, [r3, #32]

   return HAL_OK;
 8009610:	2300      	movs	r3, #0
  }
}
 8009612:	4618      	mov	r0, r3
 8009614:	371c      	adds	r7, #28
 8009616:	46bd      	mov	sp, r7
 8009618:	bd90      	pop	{r4, r7, pc}

0800961a <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800961a:	b580      	push	{r7, lr}
 800961c:	b086      	sub	sp, #24
 800961e:	af00      	add	r7, sp, #0
 8009620:	60f8      	str	r0, [r7, #12]
 8009622:	60b9      	str	r1, [r7, #8]
 8009624:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	691b      	ldr	r3, [r3, #16]
 8009636:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009648:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800964c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	0c1b      	lsrs	r3, r3, #16
 8009652:	b2db      	uxtb	r3, r3
 8009654:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009658:	b2da      	uxtb	r2, r3
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	0a1b      	lsrs	r3, r3, #8
 8009662:	b2db      	uxtb	r3, r3
 8009664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009668:	b2da      	uxtb	r2, r3
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	b2db      	uxtb	r3, r3
 8009672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009676:	b2da      	uxtb	r2, r3
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	0c1b      	lsrs	r3, r3, #16
 8009680:	b2db      	uxtb	r3, r3
 8009682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009686:	b2da      	uxtb	r2, r3
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d11a      	bne.n	80096c8 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	781b      	ldrb	r3, [r3, #0]
 8009696:	4618      	mov	r0, r3
 8009698:	f000 f986 	bl	80099a8 <RTC_Bcd2ToByte>
 800969c:	4603      	mov	r3, r0
 800969e:	461a      	mov	r2, r3
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	785b      	ldrb	r3, [r3, #1]
 80096a8:	4618      	mov	r0, r3
 80096aa:	f000 f97d 	bl	80099a8 <RTC_Bcd2ToByte>
 80096ae:	4603      	mov	r3, r0
 80096b0:	461a      	mov	r2, r3
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	789b      	ldrb	r3, [r3, #2]
 80096ba:	4618      	mov	r0, r3
 80096bc:	f000 f974 	bl	80099a8 <RTC_Bcd2ToByte>
 80096c0:	4603      	mov	r3, r0
 80096c2:	461a      	mov	r2, r3
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3718      	adds	r7, #24
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}

080096d2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80096d2:	b590      	push	{r4, r7, lr}
 80096d4:	b087      	sub	sp, #28
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	60f8      	str	r0, [r7, #12]
 80096da:	60b9      	str	r1, [r7, #8]
 80096dc:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d101      	bne.n	80096ec <HAL_RTC_SetDate+0x1a>
 80096e8:	2302      	movs	r3, #2
 80096ea:	e09c      	b.n	8009826 <HAL_RTC_SetDate+0x154>
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2201      	movs	r2, #1
 80096f0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2202      	movs	r2, #2
 80096f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d10e      	bne.n	8009720 <HAL_RTC_SetDate+0x4e>
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	785b      	ldrb	r3, [r3, #1]
 8009706:	f003 0310 	and.w	r3, r3, #16
 800970a:	2b00      	cmp	r3, #0
 800970c:	d008      	beq.n	8009720 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	785b      	ldrb	r3, [r3, #1]
 8009712:	f023 0310 	bic.w	r3, r3, #16
 8009716:	b2db      	uxtb	r3, r3
 8009718:	330a      	adds	r3, #10
 800971a:	b2da      	uxtb	r2, r3
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d11c      	bne.n	8009760 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	78db      	ldrb	r3, [r3, #3]
 800972a:	4618      	mov	r0, r3
 800972c:	f000 f91c 	bl	8009968 <RTC_ByteToBcd2>
 8009730:	4603      	mov	r3, r0
 8009732:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	785b      	ldrb	r3, [r3, #1]
 8009738:	4618      	mov	r0, r3
 800973a:	f000 f915 	bl	8009968 <RTC_ByteToBcd2>
 800973e:	4603      	mov	r3, r0
 8009740:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8009742:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	789b      	ldrb	r3, [r3, #2]
 8009748:	4618      	mov	r0, r3
 800974a:	f000 f90d 	bl	8009968 <RTC_ByteToBcd2>
 800974e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8009750:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	781b      	ldrb	r3, [r3, #0]
 8009758:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800975a:	4313      	orrs	r3, r2
 800975c:	617b      	str	r3, [r7, #20]
 800975e:	e00e      	b.n	800977e <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	78db      	ldrb	r3, [r3, #3]
 8009764:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	785b      	ldrb	r3, [r3, #1]
 800976a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800976c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800976e:	68ba      	ldr	r2, [r7, #8]
 8009770:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8009772:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	781b      	ldrb	r3, [r3, #0]
 8009778:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800977a:	4313      	orrs	r3, r2
 800977c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	22ca      	movs	r2, #202	; 0xca
 8009784:	625a      	str	r2, [r3, #36]	; 0x24
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	2253      	movs	r2, #83	; 0x53
 800978c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800978e:	68f8      	ldr	r0, [r7, #12]
 8009790:	f000 f8c0 	bl	8009914 <RTC_EnterInitMode>
 8009794:	4603      	mov	r3, r0
 8009796:	2b00      	cmp	r3, #0
 8009798:	d00d      	beq.n	80097b6 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	22ff      	movs	r2, #255	; 0xff
 80097a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2204      	movs	r2, #4
 80097a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e037      	b.n	8009826 <HAL_RTC_SetDate+0x154>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80097c0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80097c4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	68da      	ldr	r2, [r3, #12]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80097d4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	f003 0320 	and.w	r3, r3, #32
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d113      	bne.n	800980c <HAL_RTC_SetDate+0x13a>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80097e4:	68f8      	ldr	r0, [r7, #12]
 80097e6:	f000 f86f 	bl	80098c8 <HAL_RTC_WaitForSynchro>
 80097ea:	4603      	mov	r3, r0
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00d      	beq.n	800980c <HAL_RTC_SetDate+0x13a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	22ff      	movs	r2, #255	; 0xff
 80097f6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2204      	movs	r2, #4
 80097fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	e00c      	b.n	8009826 <HAL_RTC_SetDate+0x154>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	22ff      	movs	r2, #255	; 0xff
 8009812:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_OK;
 8009824:	2300      	movs	r3, #0
  }
}
 8009826:	4618      	mov	r0, r3
 8009828:	371c      	adds	r7, #28
 800982a:	46bd      	mov	sp, r7
 800982c:	bd90      	pop	{r4, r7, pc}

0800982e <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b086      	sub	sp, #24
 8009832:	af00      	add	r7, sp, #0
 8009834:	60f8      	str	r0, [r7, #12]
 8009836:	60b9      	str	r1, [r7, #8]
 8009838:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	685b      	ldr	r3, [r3, #4]
 8009840:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009844:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009848:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	0c1b      	lsrs	r3, r3, #16
 800984e:	b2da      	uxtb	r2, r3
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	0a1b      	lsrs	r3, r3, #8
 8009858:	b2db      	uxtb	r3, r3
 800985a:	f003 031f 	and.w	r3, r3, #31
 800985e:	b2da      	uxtb	r2, r3
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	b2db      	uxtb	r3, r3
 8009868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800986c:	b2da      	uxtb	r2, r3
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	0b5b      	lsrs	r3, r3, #13
 8009876:	b2db      	uxtb	r3, r3
 8009878:	f003 0307 	and.w	r3, r3, #7
 800987c:	b2da      	uxtb	r2, r3
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d11a      	bne.n	80098be <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	78db      	ldrb	r3, [r3, #3]
 800988c:	4618      	mov	r0, r3
 800988e:	f000 f88b 	bl	80099a8 <RTC_Bcd2ToByte>
 8009892:	4603      	mov	r3, r0
 8009894:	461a      	mov	r2, r3
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	785b      	ldrb	r3, [r3, #1]
 800989e:	4618      	mov	r0, r3
 80098a0:	f000 f882 	bl	80099a8 <RTC_Bcd2ToByte>
 80098a4:	4603      	mov	r3, r0
 80098a6:	461a      	mov	r2, r3
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	789b      	ldrb	r3, [r3, #2]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f000 f879 	bl	80099a8 <RTC_Bcd2ToByte>
 80098b6:	4603      	mov	r3, r0
 80098b8:	461a      	mov	r2, r3
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80098be:	2300      	movs	r3, #0
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3718      	adds	r7, #24
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	68da      	ldr	r2, [r3, #12]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80098de:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80098e0:	f7fc fbf0 	bl	80060c4 <HAL_GetTick>
 80098e4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80098e6:	e009      	b.n	80098fc <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80098e8:	f7fc fbec 	bl	80060c4 <HAL_GetTick>
 80098ec:	4602      	mov	r2, r0
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	1ad3      	subs	r3, r2, r3
 80098f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80098f6:	d901      	bls.n	80098fc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80098f8:	2303      	movs	r3, #3
 80098fa:	e007      	b.n	800990c <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	f003 0320 	and.w	r3, r3, #32
 8009906:	2b00      	cmp	r3, #0
 8009908:	d0ee      	beq.n	80098e8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800990a:	2300      	movs	r3, #0
}
 800990c:	4618      	mov	r0, r3
 800990e:	3710      	adds	r7, #16
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009926:	2b00      	cmp	r3, #0
 8009928:	d119      	bne.n	800995e <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f04f 32ff 	mov.w	r2, #4294967295
 8009932:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009934:	f7fc fbc6 	bl	80060c4 <HAL_GetTick>
 8009938:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800993a:	e009      	b.n	8009950 <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800993c:	f7fc fbc2 	bl	80060c4 <HAL_GetTick>
 8009940:	4602      	mov	r2, r0
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	1ad3      	subs	r3, r2, r3
 8009946:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800994a:	d901      	bls.n	8009950 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800994c:	2303      	movs	r3, #3
 800994e:	e007      	b.n	8009960 <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68db      	ldr	r3, [r3, #12]
 8009956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	d0ee      	beq.n	800993c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800995e:	2300      	movs	r3, #0
}
 8009960:	4618      	mov	r0, r3
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}

08009968 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009968:	b480      	push	{r7}
 800996a:	b085      	sub	sp, #20
 800996c:	af00      	add	r7, sp, #0
 800996e:	4603      	mov	r3, r0
 8009970:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009972:	2300      	movs	r3, #0
 8009974:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8009976:	79fb      	ldrb	r3, [r7, #7]
 8009978:	72fb      	strb	r3, [r7, #11]

  while(Param >= 10U)
 800997a:	e005      	b.n	8009988 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3301      	adds	r3, #1
 8009980:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8009982:	7afb      	ldrb	r3, [r7, #11]
 8009984:	3b0a      	subs	r3, #10
 8009986:	72fb      	strb	r3, [r7, #11]
  while(Param >= 10U)
 8009988:	7afb      	ldrb	r3, [r7, #11]
 800998a:	2b09      	cmp	r3, #9
 800998c:	d8f6      	bhi.n	800997c <RTC_ByteToBcd2+0x14>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	011b      	lsls	r3, r3, #4
 8009994:	b2da      	uxtb	r2, r3
 8009996:	7afb      	ldrb	r3, [r7, #11]
 8009998:	4313      	orrs	r3, r2
 800999a:	b2db      	uxtb	r3, r3
}
 800999c:	4618      	mov	r0, r3
 800999e:	3714      	adds	r7, #20
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b085      	sub	sp, #20
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	4603      	mov	r3, r0
 80099b0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80099b2:	79fb      	ldrb	r3, [r7, #7]
 80099b4:	091b      	lsrs	r3, r3, #4
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	461a      	mov	r2, r3
 80099ba:	4613      	mov	r3, r2
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	4413      	add	r3, r2
 80099c0:	005b      	lsls	r3, r3, #1
 80099c2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	b2da      	uxtb	r2, r3
 80099c8:	79fb      	ldrb	r3, [r7, #7]
 80099ca:	f003 030f 	and.w	r3, r3, #15
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	4413      	add	r3, r2
 80099d2:	b2db      	uxtb	r3, r3
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3714      	adds	r7, #20
 80099d8:	46bd      	mov	sp, r7
 80099da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099de:	4770      	bx	lr

080099e0 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b083      	sub	sp, #12
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d101      	bne.n	80099f6 <HAL_RTCEx_EnableBypassShadow+0x16>
 80099f2:	2302      	movs	r3, #2
 80099f4:	e024      	b.n	8009a40 <HAL_RTCEx_EnableBypassShadow+0x60>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2201      	movs	r2, #1
 80099fa:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2202      	movs	r2, #2
 8009a02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	22ca      	movs	r2, #202	; 0xca
 8009a0c:	625a      	str	r2, [r3, #36]	; 0x24
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	2253      	movs	r2, #83	; 0x53
 8009a14:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	689a      	ldr	r2, [r3, #8]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f042 0220 	orr.w	r2, r2, #32
 8009a24:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	22ff      	movs	r2, #255	; 0xff
 8009a2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2201      	movs	r2, #1
 8009a32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d101      	bne.n	8009a5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e095      	b.n	8009b8a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d108      	bne.n	8009a78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a6e:	d009      	beq.n	8009a84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	61da      	str	r2, [r3, #28]
 8009a76:	e005      	b.n	8009a84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2200      	movs	r2, #0
 8009a88:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d106      	bne.n	8009aa4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f7fb fd2c 	bl	80054fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2202      	movs	r2, #2
 8009aa8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009aba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009ac4:	d902      	bls.n	8009acc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	60fb      	str	r3, [r7, #12]
 8009aca:	e002      	b.n	8009ad2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ad0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	68db      	ldr	r3, [r3, #12]
 8009ad6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009ada:	d007      	beq.n	8009aec <HAL_SPI_Init+0xa0>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009ae4:	d002      	beq.n	8009aec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009afc:	431a      	orrs	r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	691b      	ldr	r3, [r3, #16]
 8009b02:	f003 0302 	and.w	r3, r3, #2
 8009b06:	431a      	orrs	r2, r3
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	695b      	ldr	r3, [r3, #20]
 8009b0c:	f003 0301 	and.w	r3, r3, #1
 8009b10:	431a      	orrs	r2, r3
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b1a:	431a      	orrs	r2, r3
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	69db      	ldr	r3, [r3, #28]
 8009b20:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b24:	431a      	orrs	r2, r3
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6a1b      	ldr	r3, [r3, #32]
 8009b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b2e:	ea42 0103 	orr.w	r1, r2, r3
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b36:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	430a      	orrs	r2, r1
 8009b40:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	699b      	ldr	r3, [r3, #24]
 8009b46:	0c1b      	lsrs	r3, r3, #16
 8009b48:	f003 0204 	and.w	r2, r3, #4
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b50:	f003 0310 	and.w	r3, r3, #16
 8009b54:	431a      	orrs	r2, r3
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b5a:	f003 0308 	and.w	r3, r3, #8
 8009b5e:	431a      	orrs	r2, r3
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	68db      	ldr	r3, [r3, #12]
 8009b64:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009b68:	ea42 0103 	orr.w	r1, r2, r3
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	430a      	orrs	r2, r1
 8009b78:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}

08009b92 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b92:	b580      	push	{r7, lr}
 8009b94:	b088      	sub	sp, #32
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	60f8      	str	r0, [r7, #12]
 8009b9a:	60b9      	str	r1, [r7, #8]
 8009b9c:	603b      	str	r3, [r7, #0]
 8009b9e:	4613      	mov	r3, r2
 8009ba0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d101      	bne.n	8009bb4 <HAL_SPI_Transmit+0x22>
 8009bb0:	2302      	movs	r3, #2
 8009bb2:	e158      	b.n	8009e66 <HAL_SPI_Transmit+0x2d4>
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009bbc:	f7fc fa82 	bl	80060c4 <HAL_GetTick>
 8009bc0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009bc2:	88fb      	ldrh	r3, [r7, #6]
 8009bc4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d002      	beq.n	8009bd8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009bd2:	2302      	movs	r3, #2
 8009bd4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009bd6:	e13d      	b.n	8009e54 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d002      	beq.n	8009be4 <HAL_SPI_Transmit+0x52>
 8009bde:	88fb      	ldrh	r3, [r7, #6]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d102      	bne.n	8009bea <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009be4:	2301      	movs	r3, #1
 8009be6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009be8:	e134      	b.n	8009e54 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2203      	movs	r2, #3
 8009bee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	68ba      	ldr	r2, [r7, #8]
 8009bfc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	88fa      	ldrh	r2, [r7, #6]
 8009c02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	88fa      	ldrh	r2, [r7, #6]
 8009c08:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2200      	movs	r2, #0
 8009c24:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c34:	d10f      	bne.n	8009c56 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	681a      	ldr	r2, [r3, #0]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c60:	2b40      	cmp	r3, #64	; 0x40
 8009c62:	d007      	beq.n	8009c74 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009c7c:	d94b      	bls.n	8009d16 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d002      	beq.n	8009c8c <HAL_SPI_Transmit+0xfa>
 8009c86:	8afb      	ldrh	r3, [r7, #22]
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d13e      	bne.n	8009d0a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c90:	881a      	ldrh	r2, [r3, #0]
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c9c:	1c9a      	adds	r2, r3, #2
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	3b01      	subs	r3, #1
 8009caa:	b29a      	uxth	r2, r3
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009cb0:	e02b      	b.n	8009d0a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	689b      	ldr	r3, [r3, #8]
 8009cb8:	f003 0302 	and.w	r3, r3, #2
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d112      	bne.n	8009ce6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cc4:	881a      	ldrh	r2, [r3, #0]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cd0:	1c9a      	adds	r2, r3, #2
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	3b01      	subs	r3, #1
 8009cde:	b29a      	uxth	r2, r3
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009ce4:	e011      	b.n	8009d0a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ce6:	f7fc f9ed 	bl	80060c4 <HAL_GetTick>
 8009cea:	4602      	mov	r2, r0
 8009cec:	69bb      	ldr	r3, [r7, #24]
 8009cee:	1ad3      	subs	r3, r2, r3
 8009cf0:	683a      	ldr	r2, [r7, #0]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d803      	bhi.n	8009cfe <HAL_SPI_Transmit+0x16c>
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cfc:	d102      	bne.n	8009d04 <HAL_SPI_Transmit+0x172>
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d102      	bne.n	8009d0a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8009d04:	2303      	movs	r3, #3
 8009d06:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009d08:	e0a4      	b.n	8009e54 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1ce      	bne.n	8009cb2 <HAL_SPI_Transmit+0x120>
 8009d14:	e07c      	b.n	8009e10 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d002      	beq.n	8009d24 <HAL_SPI_Transmit+0x192>
 8009d1e:	8afb      	ldrh	r3, [r7, #22]
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d170      	bne.n	8009e06 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d912      	bls.n	8009d54 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d32:	881a      	ldrh	r2, [r3, #0]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d3e:	1c9a      	adds	r2, r3, #2
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	3b02      	subs	r3, #2
 8009d4c:	b29a      	uxth	r2, r3
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009d52:	e058      	b.n	8009e06 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	330c      	adds	r3, #12
 8009d5e:	7812      	ldrb	r2, [r2, #0]
 8009d60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d66:	1c5a      	adds	r2, r3, #1
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d70:	b29b      	uxth	r3, r3
 8009d72:	3b01      	subs	r3, #1
 8009d74:	b29a      	uxth	r2, r3
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009d7a:	e044      	b.n	8009e06 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	689b      	ldr	r3, [r3, #8]
 8009d82:	f003 0302 	and.w	r3, r3, #2
 8009d86:	2b02      	cmp	r3, #2
 8009d88:	d12b      	bne.n	8009de2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	d912      	bls.n	8009dba <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d98:	881a      	ldrh	r2, [r3, #0]
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da4:	1c9a      	adds	r2, r3, #2
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	3b02      	subs	r3, #2
 8009db2:	b29a      	uxth	r2, r3
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009db8:	e025      	b.n	8009e06 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	330c      	adds	r3, #12
 8009dc4:	7812      	ldrb	r2, [r2, #0]
 8009dc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dcc:	1c5a      	adds	r2, r3, #1
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	3b01      	subs	r3, #1
 8009dda:	b29a      	uxth	r2, r3
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009de0:	e011      	b.n	8009e06 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009de2:	f7fc f96f 	bl	80060c4 <HAL_GetTick>
 8009de6:	4602      	mov	r2, r0
 8009de8:	69bb      	ldr	r3, [r7, #24]
 8009dea:	1ad3      	subs	r3, r2, r3
 8009dec:	683a      	ldr	r2, [r7, #0]
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d803      	bhi.n	8009dfa <HAL_SPI_Transmit+0x268>
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009df8:	d102      	bne.n	8009e00 <HAL_SPI_Transmit+0x26e>
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d102      	bne.n	8009e06 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8009e00:	2303      	movs	r3, #3
 8009e02:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009e04:	e026      	b.n	8009e54 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1b5      	bne.n	8009d7c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009e10:	69ba      	ldr	r2, [r7, #24]
 8009e12:	6839      	ldr	r1, [r7, #0]
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f000 f941 	bl	800a09c <SPI_EndRxTxTransaction>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d002      	beq.n	8009e26 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	2220      	movs	r2, #32
 8009e24:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	689b      	ldr	r3, [r3, #8]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d10a      	bne.n	8009e44 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e2e:	2300      	movs	r3, #0
 8009e30:	613b      	str	r3, [r7, #16]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	613b      	str	r3, [r7, #16]
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	689b      	ldr	r3, [r3, #8]
 8009e40:	613b      	str	r3, [r7, #16]
 8009e42:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d002      	beq.n	8009e52 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	77fb      	strb	r3, [r7, #31]
 8009e50:	e000      	b.n	8009e54 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8009e52:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2201      	movs	r2, #1
 8009e58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009e64:	7ffb      	ldrb	r3, [r7, #31]
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3720      	adds	r7, #32
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
	...

08009e70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b088      	sub	sp, #32
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	60b9      	str	r1, [r7, #8]
 8009e7a:	603b      	str	r3, [r7, #0]
 8009e7c:	4613      	mov	r3, r2
 8009e7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009e80:	f7fc f920 	bl	80060c4 <HAL_GetTick>
 8009e84:	4602      	mov	r2, r0
 8009e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e88:	1a9b      	subs	r3, r3, r2
 8009e8a:	683a      	ldr	r2, [r7, #0]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009e90:	f7fc f918 	bl	80060c4 <HAL_GetTick>
 8009e94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009e96:	4b39      	ldr	r3, [pc, #228]	; (8009f7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	015b      	lsls	r3, r3, #5
 8009e9c:	0d1b      	lsrs	r3, r3, #20
 8009e9e:	69fa      	ldr	r2, [r7, #28]
 8009ea0:	fb02 f303 	mul.w	r3, r2, r3
 8009ea4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ea6:	e054      	b.n	8009f52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eae:	d050      	beq.n	8009f52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009eb0:	f7fc f908 	bl	80060c4 <HAL_GetTick>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	69bb      	ldr	r3, [r7, #24]
 8009eb8:	1ad3      	subs	r3, r2, r3
 8009eba:	69fa      	ldr	r2, [r7, #28]
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d902      	bls.n	8009ec6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009ec0:	69fb      	ldr	r3, [r7, #28]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d13d      	bne.n	8009f42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	685a      	ldr	r2, [r3, #4]
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009ed4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ede:	d111      	bne.n	8009f04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	689b      	ldr	r3, [r3, #8]
 8009ee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ee8:	d004      	beq.n	8009ef4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ef2:	d107      	bne.n	8009f04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f0c:	d10f      	bne.n	8009f2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f1c:	601a      	str	r2, [r3, #0]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2201      	movs	r2, #1
 8009f32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009f3e:	2303      	movs	r3, #3
 8009f40:	e017      	b.n	8009f72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d101      	bne.n	8009f4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009f48:	2300      	movs	r3, #0
 8009f4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	3b01      	subs	r3, #1
 8009f50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	689a      	ldr	r2, [r3, #8]
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	4013      	ands	r3, r2
 8009f5c:	68ba      	ldr	r2, [r7, #8]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	bf0c      	ite	eq
 8009f62:	2301      	moveq	r3, #1
 8009f64:	2300      	movne	r3, #0
 8009f66:	b2db      	uxtb	r3, r3
 8009f68:	461a      	mov	r2, r3
 8009f6a:	79fb      	ldrb	r3, [r7, #7]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d19b      	bne.n	8009ea8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3720      	adds	r7, #32
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	20000014 	.word	0x20000014

08009f80 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b088      	sub	sp, #32
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	60f8      	str	r0, [r7, #12]
 8009f88:	60b9      	str	r1, [r7, #8]
 8009f8a:	607a      	str	r2, [r7, #4]
 8009f8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009f8e:	f7fc f899 	bl	80060c4 <HAL_GetTick>
 8009f92:	4602      	mov	r2, r0
 8009f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f96:	1a9b      	subs	r3, r3, r2
 8009f98:	683a      	ldr	r2, [r7, #0]
 8009f9a:	4413      	add	r3, r2
 8009f9c:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009f9e:	f7fc f891 	bl	80060c4 <HAL_GetTick>
 8009fa2:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009fa4:	4b3c      	ldr	r3, [pc, #240]	; (800a098 <SPI_WaitFifoStateUntilTimeout+0x118>)
 8009fa6:	681a      	ldr	r2, [r3, #0]
 8009fa8:	4613      	mov	r3, r2
 8009faa:	009b      	lsls	r3, r3, #2
 8009fac:	4413      	add	r3, r2
 8009fae:	00da      	lsls	r2, r3, #3
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	0d1b      	lsrs	r3, r3, #20
 8009fb4:	69fa      	ldr	r2, [r7, #28]
 8009fb6:	fb02 f303 	mul.w	r3, r2, r3
 8009fba:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8009fbc:	e05f      	b.n	800a07e <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009fc4:	d106      	bne.n	8009fd4 <SPI_WaitFifoStateUntilTimeout+0x54>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d103      	bne.n	8009fd4 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	330c      	adds	r3, #12
 8009fd2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fda:	d050      	beq.n	800a07e <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009fdc:	f7fc f872 	bl	80060c4 <HAL_GetTick>
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	69bb      	ldr	r3, [r7, #24]
 8009fe4:	1ad3      	subs	r3, r2, r3
 8009fe6:	69fa      	ldr	r2, [r7, #28]
 8009fe8:	429a      	cmp	r2, r3
 8009fea:	d902      	bls.n	8009ff2 <SPI_WaitFifoStateUntilTimeout+0x72>
 8009fec:	69fb      	ldr	r3, [r7, #28]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d13d      	bne.n	800a06e <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	685a      	ldr	r2, [r3, #4]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	685b      	ldr	r3, [r3, #4]
 800a006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a00a:	d111      	bne.n	800a030 <SPI_WaitFifoStateUntilTimeout+0xb0>
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	689b      	ldr	r3, [r3, #8]
 800a010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a014:	d004      	beq.n	800a020 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	689b      	ldr	r3, [r3, #8]
 800a01a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a01e:	d107      	bne.n	800a030 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a02e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a038:	d10f      	bne.n	800a05a <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	681a      	ldr	r2, [r3, #0]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a048:	601a      	str	r2, [r3, #0]
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a058:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2201      	movs	r2, #1
 800a05e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2200      	movs	r2, #0
 800a066:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a06a:	2303      	movs	r3, #3
 800a06c:	e010      	b.n	800a090 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d101      	bne.n	800a078 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 800a074:	2300      	movs	r3, #0
 800a076:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	3b01      	subs	r3, #1
 800a07c:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	689a      	ldr	r2, [r3, #8]
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	4013      	ands	r3, r2
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d197      	bne.n	8009fbe <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800a08e:	2300      	movs	r3, #0
}
 800a090:	4618      	mov	r0, r3
 800a092:	3720      	adds	r7, #32
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}
 800a098:	20000014 	.word	0x20000014

0800a09c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b086      	sub	sp, #24
 800a0a0:	af02      	add	r7, sp, #8
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	9300      	str	r3, [sp, #0]
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a0b4:	68f8      	ldr	r0, [r7, #12]
 800a0b6:	f7ff ff63 	bl	8009f80 <SPI_WaitFifoStateUntilTimeout>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d007      	beq.n	800a0d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0c4:	f043 0220 	orr.w	r2, r3, #32
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a0cc:	2303      	movs	r3, #3
 800a0ce:	e027      	b.n	800a120 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	2180      	movs	r1, #128	; 0x80
 800a0da:	68f8      	ldr	r0, [r7, #12]
 800a0dc:	f7ff fec8 	bl	8009e70 <SPI_WaitFlagStateUntilTimeout>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d007      	beq.n	800a0f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0ea:	f043 0220 	orr.w	r2, r3, #32
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a0f2:	2303      	movs	r3, #3
 800a0f4:	e014      	b.n	800a120 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f7ff ff3c 	bl	8009f80 <SPI_WaitFifoStateUntilTimeout>
 800a108:	4603      	mov	r3, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d007      	beq.n	800a11e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a112:	f043 0220 	orr.w	r2, r3, #32
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a11a:	2303      	movs	r3, #3
 800a11c:	e000      	b.n	800a120 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3710      	adds	r7, #16
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d101      	bne.n	800a13a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a136:	2301      	movs	r3, #1
 800a138:	e049      	b.n	800a1ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a140:	b2db      	uxtb	r3, r3
 800a142:	2b00      	cmp	r3, #0
 800a144:	d106      	bne.n	800a154 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2200      	movs	r2, #0
 800a14a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f7fb fa04 	bl	800555c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2202      	movs	r2, #2
 800a158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681a      	ldr	r2, [r3, #0]
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	3304      	adds	r3, #4
 800a164:	4619      	mov	r1, r3
 800a166:	4610      	mov	r0, r2
 800a168:	f000 fd5a 	bl	800ac20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2201      	movs	r2, #1
 800a170:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2201      	movs	r2, #1
 800a178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2201      	movs	r2, #1
 800a180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2201      	movs	r2, #1
 800a188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2201      	movs	r2, #1
 800a190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2201      	movs	r2, #1
 800a198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2201      	movs	r2, #1
 800a1a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a1cc:	2300      	movs	r3, #0
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3708      	adds	r7, #8
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
	...

0800a1d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b085      	sub	sp, #20
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d001      	beq.n	800a1f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	e036      	b.n	800a25e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2202      	movs	r2, #2
 800a1f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68da      	ldr	r2, [r3, #12]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f042 0201 	orr.w	r2, r2, #1
 800a206:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a17      	ldr	r2, [pc, #92]	; (800a26c <HAL_TIM_Base_Start_IT+0x94>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d004      	beq.n	800a21c <HAL_TIM_Base_Start_IT+0x44>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a21a:	d115      	bne.n	800a248 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	689a      	ldr	r2, [r3, #8]
 800a222:	4b13      	ldr	r3, [pc, #76]	; (800a270 <HAL_TIM_Base_Start_IT+0x98>)
 800a224:	4013      	ands	r3, r2
 800a226:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2b06      	cmp	r3, #6
 800a22c:	d015      	beq.n	800a25a <HAL_TIM_Base_Start_IT+0x82>
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a234:	d011      	beq.n	800a25a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f042 0201 	orr.w	r2, r2, #1
 800a244:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a246:	e008      	b.n	800a25a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	681a      	ldr	r2, [r3, #0]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f042 0201 	orr.w	r2, r2, #1
 800a256:	601a      	str	r2, [r3, #0]
 800a258:	e000      	b.n	800a25c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a25a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3714      	adds	r7, #20
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr
 800a26a:	bf00      	nop
 800a26c:	40012c00 	.word	0x40012c00
 800a270:	00010007 	.word	0x00010007

0800a274 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d101      	bne.n	800a286 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a282:	2301      	movs	r3, #1
 800a284:	e049      	b.n	800a31a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d106      	bne.n	800a2a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2200      	movs	r2, #0
 800a296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 f841 	bl	800a322 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2202      	movs	r2, #2
 800a2a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	3304      	adds	r3, #4
 800a2b0:	4619      	mov	r1, r3
 800a2b2:	4610      	mov	r0, r2
 800a2b4:	f000 fcb4 	bl	800ac20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2201      	movs	r2, #1
 800a30c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2201      	movs	r2, #1
 800a314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a318:	2300      	movs	r3, #0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3708      	adds	r7, #8
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a322:	b480      	push	{r7}
 800a324:	b083      	sub	sp, #12
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a32a:	bf00      	nop
 800a32c:	370c      	adds	r7, #12
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr
	...

0800a338 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b084      	sub	sp, #16
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d109      	bne.n	800a35c <HAL_TIM_PWM_Start+0x24>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	2b01      	cmp	r3, #1
 800a352:	bf14      	ite	ne
 800a354:	2301      	movne	r3, #1
 800a356:	2300      	moveq	r3, #0
 800a358:	b2db      	uxtb	r3, r3
 800a35a:	e03c      	b.n	800a3d6 <HAL_TIM_PWM_Start+0x9e>
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	2b04      	cmp	r3, #4
 800a360:	d109      	bne.n	800a376 <HAL_TIM_PWM_Start+0x3e>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a368:	b2db      	uxtb	r3, r3
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	bf14      	ite	ne
 800a36e:	2301      	movne	r3, #1
 800a370:	2300      	moveq	r3, #0
 800a372:	b2db      	uxtb	r3, r3
 800a374:	e02f      	b.n	800a3d6 <HAL_TIM_PWM_Start+0x9e>
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	2b08      	cmp	r3, #8
 800a37a:	d109      	bne.n	800a390 <HAL_TIM_PWM_Start+0x58>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a382:	b2db      	uxtb	r3, r3
 800a384:	2b01      	cmp	r3, #1
 800a386:	bf14      	ite	ne
 800a388:	2301      	movne	r3, #1
 800a38a:	2300      	moveq	r3, #0
 800a38c:	b2db      	uxtb	r3, r3
 800a38e:	e022      	b.n	800a3d6 <HAL_TIM_PWM_Start+0x9e>
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	2b0c      	cmp	r3, #12
 800a394:	d109      	bne.n	800a3aa <HAL_TIM_PWM_Start+0x72>
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a39c:	b2db      	uxtb	r3, r3
 800a39e:	2b01      	cmp	r3, #1
 800a3a0:	bf14      	ite	ne
 800a3a2:	2301      	movne	r3, #1
 800a3a4:	2300      	moveq	r3, #0
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	e015      	b.n	800a3d6 <HAL_TIM_PWM_Start+0x9e>
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	2b10      	cmp	r3, #16
 800a3ae:	d109      	bne.n	800a3c4 <HAL_TIM_PWM_Start+0x8c>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	bf14      	ite	ne
 800a3bc:	2301      	movne	r3, #1
 800a3be:	2300      	moveq	r3, #0
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	e008      	b.n	800a3d6 <HAL_TIM_PWM_Start+0x9e>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	bf14      	ite	ne
 800a3d0:	2301      	movne	r3, #1
 800a3d2:	2300      	moveq	r3, #0
 800a3d4:	b2db      	uxtb	r3, r3
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d001      	beq.n	800a3de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	e079      	b.n	800a4d2 <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d104      	bne.n	800a3ee <HAL_TIM_PWM_Start+0xb6>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2202      	movs	r2, #2
 800a3e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a3ec:	e023      	b.n	800a436 <HAL_TIM_PWM_Start+0xfe>
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	2b04      	cmp	r3, #4
 800a3f2:	d104      	bne.n	800a3fe <HAL_TIM_PWM_Start+0xc6>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2202      	movs	r2, #2
 800a3f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a3fc:	e01b      	b.n	800a436 <HAL_TIM_PWM_Start+0xfe>
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	2b08      	cmp	r3, #8
 800a402:	d104      	bne.n	800a40e <HAL_TIM_PWM_Start+0xd6>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2202      	movs	r2, #2
 800a408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a40c:	e013      	b.n	800a436 <HAL_TIM_PWM_Start+0xfe>
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	2b0c      	cmp	r3, #12
 800a412:	d104      	bne.n	800a41e <HAL_TIM_PWM_Start+0xe6>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2202      	movs	r2, #2
 800a418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a41c:	e00b      	b.n	800a436 <HAL_TIM_PWM_Start+0xfe>
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	2b10      	cmp	r3, #16
 800a422:	d104      	bne.n	800a42e <HAL_TIM_PWM_Start+0xf6>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2202      	movs	r2, #2
 800a428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a42c:	e003      	b.n	800a436 <HAL_TIM_PWM_Start+0xfe>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2202      	movs	r2, #2
 800a432:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	2201      	movs	r2, #1
 800a43c:	6839      	ldr	r1, [r7, #0]
 800a43e:	4618      	mov	r0, r3
 800a440:	f000 ff6c 	bl	800b31c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	4a24      	ldr	r2, [pc, #144]	; (800a4dc <HAL_TIM_PWM_Start+0x1a4>)
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d009      	beq.n	800a462 <HAL_TIM_PWM_Start+0x12a>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a23      	ldr	r2, [pc, #140]	; (800a4e0 <HAL_TIM_PWM_Start+0x1a8>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d004      	beq.n	800a462 <HAL_TIM_PWM_Start+0x12a>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4a21      	ldr	r2, [pc, #132]	; (800a4e4 <HAL_TIM_PWM_Start+0x1ac>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d101      	bne.n	800a466 <HAL_TIM_PWM_Start+0x12e>
 800a462:	2301      	movs	r3, #1
 800a464:	e000      	b.n	800a468 <HAL_TIM_PWM_Start+0x130>
 800a466:	2300      	movs	r3, #0
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d007      	beq.n	800a47c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a47a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a16      	ldr	r2, [pc, #88]	; (800a4dc <HAL_TIM_PWM_Start+0x1a4>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d004      	beq.n	800a490 <HAL_TIM_PWM_Start+0x158>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a48e:	d115      	bne.n	800a4bc <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	689a      	ldr	r2, [r3, #8]
 800a496:	4b14      	ldr	r3, [pc, #80]	; (800a4e8 <HAL_TIM_PWM_Start+0x1b0>)
 800a498:	4013      	ands	r3, r2
 800a49a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2b06      	cmp	r3, #6
 800a4a0:	d015      	beq.n	800a4ce <HAL_TIM_PWM_Start+0x196>
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4a8:	d011      	beq.n	800a4ce <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f042 0201 	orr.w	r2, r2, #1
 800a4b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4ba:	e008      	b.n	800a4ce <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f042 0201 	orr.w	r2, r2, #1
 800a4ca:	601a      	str	r2, [r3, #0]
 800a4cc:	e000      	b.n	800a4d0 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	40012c00 	.word	0x40012c00
 800a4e0:	40014400 	.word	0x40014400
 800a4e4:	40014800 	.word	0x40014800
 800a4e8:	00010007 	.word	0x00010007

0800a4ec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	6839      	ldr	r1, [r7, #0]
 800a4fe:	4618      	mov	r0, r3
 800a500:	f000 ff0c 	bl	800b31c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a39      	ldr	r2, [pc, #228]	; (800a5f0 <HAL_TIM_PWM_Stop+0x104>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d009      	beq.n	800a522 <HAL_TIM_PWM_Stop+0x36>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a38      	ldr	r2, [pc, #224]	; (800a5f4 <HAL_TIM_PWM_Stop+0x108>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d004      	beq.n	800a522 <HAL_TIM_PWM_Stop+0x36>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a36      	ldr	r2, [pc, #216]	; (800a5f8 <HAL_TIM_PWM_Stop+0x10c>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d101      	bne.n	800a526 <HAL_TIM_PWM_Stop+0x3a>
 800a522:	2301      	movs	r3, #1
 800a524:	e000      	b.n	800a528 <HAL_TIM_PWM_Stop+0x3c>
 800a526:	2300      	movs	r3, #0
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d017      	beq.n	800a55c <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	6a1a      	ldr	r2, [r3, #32]
 800a532:	f241 1311 	movw	r3, #4369	; 0x1111
 800a536:	4013      	ands	r3, r2
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d10f      	bne.n	800a55c <HAL_TIM_PWM_Stop+0x70>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	6a1a      	ldr	r2, [r3, #32]
 800a542:	f240 4344 	movw	r3, #1092	; 0x444
 800a546:	4013      	ands	r3, r2
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d107      	bne.n	800a55c <HAL_TIM_PWM_Stop+0x70>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a55a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	6a1a      	ldr	r2, [r3, #32]
 800a562:	f241 1311 	movw	r3, #4369	; 0x1111
 800a566:	4013      	ands	r3, r2
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d10f      	bne.n	800a58c <HAL_TIM_PWM_Stop+0xa0>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	6a1a      	ldr	r2, [r3, #32]
 800a572:	f240 4344 	movw	r3, #1092	; 0x444
 800a576:	4013      	ands	r3, r2
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d107      	bne.n	800a58c <HAL_TIM_PWM_Stop+0xa0>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f022 0201 	bic.w	r2, r2, #1
 800a58a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d104      	bne.n	800a59c <HAL_TIM_PWM_Stop+0xb0>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2201      	movs	r2, #1
 800a596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a59a:	e023      	b.n	800a5e4 <HAL_TIM_PWM_Stop+0xf8>
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	2b04      	cmp	r3, #4
 800a5a0:	d104      	bne.n	800a5ac <HAL_TIM_PWM_Stop+0xc0>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a5aa:	e01b      	b.n	800a5e4 <HAL_TIM_PWM_Stop+0xf8>
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	2b08      	cmp	r3, #8
 800a5b0:	d104      	bne.n	800a5bc <HAL_TIM_PWM_Stop+0xd0>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a5ba:	e013      	b.n	800a5e4 <HAL_TIM_PWM_Stop+0xf8>
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	2b0c      	cmp	r3, #12
 800a5c0:	d104      	bne.n	800a5cc <HAL_TIM_PWM_Stop+0xe0>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a5ca:	e00b      	b.n	800a5e4 <HAL_TIM_PWM_Stop+0xf8>
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	2b10      	cmp	r3, #16
 800a5d0:	d104      	bne.n	800a5dc <HAL_TIM_PWM_Stop+0xf0>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a5da:	e003      	b.n	800a5e4 <HAL_TIM_PWM_Stop+0xf8>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2201      	movs	r2, #1
 800a5e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800a5e4:	2300      	movs	r3, #0
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3708      	adds	r7, #8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	40012c00 	.word	0x40012c00
 800a5f4:	40014400 	.word	0x40014400
 800a5f8:	40014800 	.word	0x40014800

0800a5fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b082      	sub	sp, #8
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	f003 0302 	and.w	r3, r3, #2
 800a60e:	2b02      	cmp	r3, #2
 800a610:	d122      	bne.n	800a658 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	68db      	ldr	r3, [r3, #12]
 800a618:	f003 0302 	and.w	r3, r3, #2
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d11b      	bne.n	800a658 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f06f 0202 	mvn.w	r2, #2
 800a628:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2201      	movs	r2, #1
 800a62e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	699b      	ldr	r3, [r3, #24]
 800a636:	f003 0303 	and.w	r3, r3, #3
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d003      	beq.n	800a646 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 facf 	bl	800abe2 <HAL_TIM_IC_CaptureCallback>
 800a644:	e005      	b.n	800a652 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f000 fac1 	bl	800abce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f000 fad2 	bl	800abf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2200      	movs	r2, #0
 800a656:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	691b      	ldr	r3, [r3, #16]
 800a65e:	f003 0304 	and.w	r3, r3, #4
 800a662:	2b04      	cmp	r3, #4
 800a664:	d122      	bne.n	800a6ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	f003 0304 	and.w	r3, r3, #4
 800a670:	2b04      	cmp	r3, #4
 800a672:	d11b      	bne.n	800a6ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f06f 0204 	mvn.w	r2, #4
 800a67c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2202      	movs	r2, #2
 800a682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	699b      	ldr	r3, [r3, #24]
 800a68a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d003      	beq.n	800a69a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f000 faa5 	bl	800abe2 <HAL_TIM_IC_CaptureCallback>
 800a698:	e005      	b.n	800a6a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fa97 	bl	800abce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6a0:	6878      	ldr	r0, [r7, #4]
 800a6a2:	f000 faa8 	bl	800abf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	f003 0308 	and.w	r3, r3, #8
 800a6b6:	2b08      	cmp	r3, #8
 800a6b8:	d122      	bne.n	800a700 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	f003 0308 	and.w	r3, r3, #8
 800a6c4:	2b08      	cmp	r3, #8
 800a6c6:	d11b      	bne.n	800a700 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f06f 0208 	mvn.w	r2, #8
 800a6d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2204      	movs	r2, #4
 800a6d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	69db      	ldr	r3, [r3, #28]
 800a6de:	f003 0303 	and.w	r3, r3, #3
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d003      	beq.n	800a6ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f000 fa7b 	bl	800abe2 <HAL_TIM_IC_CaptureCallback>
 800a6ec:	e005      	b.n	800a6fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f000 fa6d 	bl	800abce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f000 fa7e 	bl	800abf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	691b      	ldr	r3, [r3, #16]
 800a706:	f003 0310 	and.w	r3, r3, #16
 800a70a:	2b10      	cmp	r3, #16
 800a70c:	d122      	bne.n	800a754 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	68db      	ldr	r3, [r3, #12]
 800a714:	f003 0310 	and.w	r3, r3, #16
 800a718:	2b10      	cmp	r3, #16
 800a71a:	d11b      	bne.n	800a754 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f06f 0210 	mvn.w	r2, #16
 800a724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2208      	movs	r2, #8
 800a72a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	69db      	ldr	r3, [r3, #28]
 800a732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a736:	2b00      	cmp	r3, #0
 800a738:	d003      	beq.n	800a742 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f000 fa51 	bl	800abe2 <HAL_TIM_IC_CaptureCallback>
 800a740:	e005      	b.n	800a74e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 fa43 	bl	800abce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 fa54 	bl	800abf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2200      	movs	r2, #0
 800a752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	691b      	ldr	r3, [r3, #16]
 800a75a:	f003 0301 	and.w	r3, r3, #1
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d10e      	bne.n	800a780 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	f003 0301 	and.w	r3, r3, #1
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	d107      	bne.n	800a780 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f06f 0201 	mvn.w	r2, #1
 800a778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f7fa fc7c 	bl	8005078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a78a:	2b80      	cmp	r3, #128	; 0x80
 800a78c:	d10e      	bne.n	800a7ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	68db      	ldr	r3, [r3, #12]
 800a794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a798:	2b80      	cmp	r3, #128	; 0x80
 800a79a:	d107      	bne.n	800a7ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a7a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 fed8 	bl	800b55c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	691b      	ldr	r3, [r3, #16]
 800a7b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7ba:	d10e      	bne.n	800a7da <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	68db      	ldr	r3, [r3, #12]
 800a7c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7c6:	2b80      	cmp	r3, #128	; 0x80
 800a7c8:	d107      	bne.n	800a7da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a7d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fecb 	bl	800b570 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	691b      	ldr	r3, [r3, #16]
 800a7e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e4:	2b40      	cmp	r3, #64	; 0x40
 800a7e6:	d10e      	bne.n	800a806 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7f2:	2b40      	cmp	r3, #64	; 0x40
 800a7f4:	d107      	bne.n	800a806 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a7fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 fa02 	bl	800ac0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	691b      	ldr	r3, [r3, #16]
 800a80c:	f003 0320 	and.w	r3, r3, #32
 800a810:	2b20      	cmp	r3, #32
 800a812:	d10e      	bne.n	800a832 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f003 0320 	and.w	r3, r3, #32
 800a81e:	2b20      	cmp	r3, #32
 800a820:	d107      	bne.n	800a832 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f06f 0220 	mvn.w	r2, #32
 800a82a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 fe8b 	bl	800b548 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a832:	bf00      	nop
 800a834:	3708      	adds	r7, #8
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
	...

0800a83c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b084      	sub	sp, #16
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d101      	bne.n	800a856 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a852:	2302      	movs	r3, #2
 800a854:	e0fd      	b.n	800aa52 <HAL_TIM_PWM_ConfigChannel+0x216>
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2201      	movs	r2, #1
 800a85a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2b14      	cmp	r3, #20
 800a862:	f200 80f0 	bhi.w	800aa46 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800a866:	a201      	add	r2, pc, #4	; (adr r2, 800a86c <HAL_TIM_PWM_ConfigChannel+0x30>)
 800a868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a86c:	0800a8c1 	.word	0x0800a8c1
 800a870:	0800aa47 	.word	0x0800aa47
 800a874:	0800aa47 	.word	0x0800aa47
 800a878:	0800aa47 	.word	0x0800aa47
 800a87c:	0800a901 	.word	0x0800a901
 800a880:	0800aa47 	.word	0x0800aa47
 800a884:	0800aa47 	.word	0x0800aa47
 800a888:	0800aa47 	.word	0x0800aa47
 800a88c:	0800a943 	.word	0x0800a943
 800a890:	0800aa47 	.word	0x0800aa47
 800a894:	0800aa47 	.word	0x0800aa47
 800a898:	0800aa47 	.word	0x0800aa47
 800a89c:	0800a983 	.word	0x0800a983
 800a8a0:	0800aa47 	.word	0x0800aa47
 800a8a4:	0800aa47 	.word	0x0800aa47
 800a8a8:	0800aa47 	.word	0x0800aa47
 800a8ac:	0800a9c5 	.word	0x0800a9c5
 800a8b0:	0800aa47 	.word	0x0800aa47
 800a8b4:	0800aa47 	.word	0x0800aa47
 800a8b8:	0800aa47 	.word	0x0800aa47
 800a8bc:	0800aa05 	.word	0x0800aa05
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	68b9      	ldr	r1, [r7, #8]
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f000 fa0e 	bl	800ace8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	699a      	ldr	r2, [r3, #24]
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f042 0208 	orr.w	r2, r2, #8
 800a8da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	699a      	ldr	r2, [r3, #24]
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f022 0204 	bic.w	r2, r2, #4
 800a8ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	6999      	ldr	r1, [r3, #24]
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	691a      	ldr	r2, [r3, #16]
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	430a      	orrs	r2, r1
 800a8fc:	619a      	str	r2, [r3, #24]
      break;
 800a8fe:	e0a3      	b.n	800aa48 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	68b9      	ldr	r1, [r7, #8]
 800a906:	4618      	mov	r0, r3
 800a908:	f000 fa6a 	bl	800ade0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	699a      	ldr	r2, [r3, #24]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a91a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	699a      	ldr	r2, [r3, #24]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a92a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	6999      	ldr	r1, [r3, #24]
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	691b      	ldr	r3, [r3, #16]
 800a936:	021a      	lsls	r2, r3, #8
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	430a      	orrs	r2, r1
 800a93e:	619a      	str	r2, [r3, #24]
      break;
 800a940:	e082      	b.n	800aa48 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	68b9      	ldr	r1, [r7, #8]
 800a948:	4618      	mov	r0, r3
 800a94a:	f000 fac3 	bl	800aed4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	69da      	ldr	r2, [r3, #28]
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f042 0208 	orr.w	r2, r2, #8
 800a95c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	69da      	ldr	r2, [r3, #28]
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f022 0204 	bic.w	r2, r2, #4
 800a96c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	69d9      	ldr	r1, [r3, #28]
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	691a      	ldr	r2, [r3, #16]
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	430a      	orrs	r2, r1
 800a97e:	61da      	str	r2, [r3, #28]
      break;
 800a980:	e062      	b.n	800aa48 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	68b9      	ldr	r1, [r7, #8]
 800a988:	4618      	mov	r0, r3
 800a98a:	f000 fb1b 	bl	800afc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	69da      	ldr	r2, [r3, #28]
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a99c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	69da      	ldr	r2, [r3, #28]
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a9ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	69d9      	ldr	r1, [r3, #28]
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	691b      	ldr	r3, [r3, #16]
 800a9b8:	021a      	lsls	r2, r3, #8
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	430a      	orrs	r2, r1
 800a9c0:	61da      	str	r2, [r3, #28]
      break;
 800a9c2:	e041      	b.n	800aa48 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	68b9      	ldr	r1, [r7, #8]
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f000 fb58 	bl	800b080 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f042 0208 	orr.w	r2, r2, #8
 800a9de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f022 0204 	bic.w	r2, r2, #4
 800a9ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	691a      	ldr	r2, [r3, #16]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	430a      	orrs	r2, r1
 800aa00:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800aa02:	e021      	b.n	800aa48 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	68b9      	ldr	r1, [r7, #8]
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f000 fb90 	bl	800b130 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aa1e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aa2e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	691b      	ldr	r3, [r3, #16]
 800aa3a:	021a      	lsls	r2, r3, #8
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	430a      	orrs	r2, r1
 800aa42:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800aa44:	e000      	b.n	800aa48 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800aa46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa50:	2300      	movs	r3, #0
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3710      	adds	r7, #16
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
 800aa5a:	bf00      	nop

0800aa5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b084      	sub	sp, #16
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
 800aa64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d101      	bne.n	800aa74 <HAL_TIM_ConfigClockSource+0x18>
 800aa70:	2302      	movs	r3, #2
 800aa72:	e0a8      	b.n	800abc6 <HAL_TIM_ConfigClockSource+0x16a>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2201      	movs	r2, #1
 800aa78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2202      	movs	r2, #2
 800aa80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	689b      	ldr	r3, [r3, #8]
 800aa8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800aa92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800aa96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aa9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68fa      	ldr	r2, [r7, #12]
 800aaa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	2b40      	cmp	r3, #64	; 0x40
 800aaae:	d067      	beq.n	800ab80 <HAL_TIM_ConfigClockSource+0x124>
 800aab0:	2b40      	cmp	r3, #64	; 0x40
 800aab2:	d80b      	bhi.n	800aacc <HAL_TIM_ConfigClockSource+0x70>
 800aab4:	2b10      	cmp	r3, #16
 800aab6:	d073      	beq.n	800aba0 <HAL_TIM_ConfigClockSource+0x144>
 800aab8:	2b10      	cmp	r3, #16
 800aaba:	d802      	bhi.n	800aac2 <HAL_TIM_ConfigClockSource+0x66>
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d06f      	beq.n	800aba0 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800aac0:	e078      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800aac2:	2b20      	cmp	r3, #32
 800aac4:	d06c      	beq.n	800aba0 <HAL_TIM_ConfigClockSource+0x144>
 800aac6:	2b30      	cmp	r3, #48	; 0x30
 800aac8:	d06a      	beq.n	800aba0 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800aaca:	e073      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800aacc:	2b70      	cmp	r3, #112	; 0x70
 800aace:	d00d      	beq.n	800aaec <HAL_TIM_ConfigClockSource+0x90>
 800aad0:	2b70      	cmp	r3, #112	; 0x70
 800aad2:	d804      	bhi.n	800aade <HAL_TIM_ConfigClockSource+0x82>
 800aad4:	2b50      	cmp	r3, #80	; 0x50
 800aad6:	d033      	beq.n	800ab40 <HAL_TIM_ConfigClockSource+0xe4>
 800aad8:	2b60      	cmp	r3, #96	; 0x60
 800aada:	d041      	beq.n	800ab60 <HAL_TIM_ConfigClockSource+0x104>
      break;
 800aadc:	e06a      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800aade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aae2:	d066      	beq.n	800abb2 <HAL_TIM_ConfigClockSource+0x156>
 800aae4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aae8:	d017      	beq.n	800ab1a <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800aaea:	e063      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6818      	ldr	r0, [r3, #0]
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	6899      	ldr	r1, [r3, #8]
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	685a      	ldr	r2, [r3, #4]
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	f000 fbee 	bl	800b2dc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	689b      	ldr	r3, [r3, #8]
 800ab06:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ab0e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	68fa      	ldr	r2, [r7, #12]
 800ab16:	609a      	str	r2, [r3, #8]
      break;
 800ab18:	e04c      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6818      	ldr	r0, [r3, #0]
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	6899      	ldr	r1, [r3, #8]
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	685a      	ldr	r2, [r3, #4]
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	68db      	ldr	r3, [r3, #12]
 800ab2a:	f000 fbd7 	bl	800b2dc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	689a      	ldr	r2, [r3, #8]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ab3c:	609a      	str	r2, [r3, #8]
      break;
 800ab3e:	e039      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6818      	ldr	r0, [r3, #0]
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	6859      	ldr	r1, [r3, #4]
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	f000 fb49 	bl	800b1e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	2150      	movs	r1, #80	; 0x50
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f000 fba2 	bl	800b2a2 <TIM_ITRx_SetConfig>
      break;
 800ab5e:	e029      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6818      	ldr	r0, [r3, #0]
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	6859      	ldr	r1, [r3, #4]
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	461a      	mov	r2, r3
 800ab6e:	f000 fb68 	bl	800b242 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2160      	movs	r1, #96	; 0x60
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f000 fb92 	bl	800b2a2 <TIM_ITRx_SetConfig>
      break;
 800ab7e:	e019      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6818      	ldr	r0, [r3, #0]
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	6859      	ldr	r1, [r3, #4]
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	f000 fb29 	bl	800b1e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	2140      	movs	r1, #64	; 0x40
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f000 fb82 	bl	800b2a2 <TIM_ITRx_SetConfig>
      break;
 800ab9e:	e009      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4619      	mov	r1, r3
 800abaa:	4610      	mov	r0, r2
 800abac:	f000 fb79 	bl	800b2a2 <TIM_ITRx_SetConfig>
        break;
 800abb0:	e000      	b.n	800abb4 <HAL_TIM_ConfigClockSource+0x158>
      break;
 800abb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2201      	movs	r2, #1
 800abb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800abc4:	2300      	movs	r3, #0
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3710      	adds	r7, #16
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800abce:	b480      	push	{r7}
 800abd0:	b083      	sub	sp, #12
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800abd6:	bf00      	nop
 800abd8:	370c      	adds	r7, #12
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr

0800abe2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800abe2:	b480      	push	{r7}
 800abe4:	b083      	sub	sp, #12
 800abe6:	af00      	add	r7, sp, #0
 800abe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800abea:	bf00      	nop
 800abec:	370c      	adds	r7, #12
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr

0800abf6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800abf6:	b480      	push	{r7}
 800abf8:	b083      	sub	sp, #12
 800abfa:	af00      	add	r7, sp, #0
 800abfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800abfe:	bf00      	nop
 800ac00:	370c      	adds	r7, #12
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr

0800ac0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ac0a:	b480      	push	{r7}
 800ac0c:	b083      	sub	sp, #12
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ac12:	bf00      	nop
 800ac14:	370c      	adds	r7, #12
 800ac16:	46bd      	mov	sp, r7
 800ac18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1c:	4770      	bx	lr
	...

0800ac20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ac20:	b480      	push	{r7}
 800ac22:	b085      	sub	sp, #20
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	4a2a      	ldr	r2, [pc, #168]	; (800acdc <TIM_Base_SetConfig+0xbc>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d003      	beq.n	800ac40 <TIM_Base_SetConfig+0x20>
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac3e:	d108      	bne.n	800ac52 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	68fa      	ldr	r2, [r7, #12]
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	4a21      	ldr	r2, [pc, #132]	; (800acdc <TIM_Base_SetConfig+0xbc>)
 800ac56:	4293      	cmp	r3, r2
 800ac58:	d00b      	beq.n	800ac72 <TIM_Base_SetConfig+0x52>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac60:	d007      	beq.n	800ac72 <TIM_Base_SetConfig+0x52>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	4a1e      	ldr	r2, [pc, #120]	; (800ace0 <TIM_Base_SetConfig+0xc0>)
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d003      	beq.n	800ac72 <TIM_Base_SetConfig+0x52>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	4a1d      	ldr	r2, [pc, #116]	; (800ace4 <TIM_Base_SetConfig+0xc4>)
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d108      	bne.n	800ac84 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	68db      	ldr	r3, [r3, #12]
 800ac7e:	68fa      	ldr	r2, [r7, #12]
 800ac80:	4313      	orrs	r3, r2
 800ac82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	695b      	ldr	r3, [r3, #20]
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	68fa      	ldr	r2, [r7, #12]
 800ac96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	689a      	ldr	r2, [r3, #8]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	4a0c      	ldr	r2, [pc, #48]	; (800acdc <TIM_Base_SetConfig+0xbc>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d007      	beq.n	800acc0 <TIM_Base_SetConfig+0xa0>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	4a0b      	ldr	r2, [pc, #44]	; (800ace0 <TIM_Base_SetConfig+0xc0>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d003      	beq.n	800acc0 <TIM_Base_SetConfig+0xa0>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	4a0a      	ldr	r2, [pc, #40]	; (800ace4 <TIM_Base_SetConfig+0xc4>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d103      	bne.n	800acc8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	691a      	ldr	r2, [r3, #16]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2201      	movs	r2, #1
 800accc:	615a      	str	r2, [r3, #20]
}
 800acce:	bf00      	nop
 800acd0:	3714      	adds	r7, #20
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	40012c00 	.word	0x40012c00
 800ace0:	40014400 	.word	0x40014400
 800ace4:	40014800 	.word	0x40014800

0800ace8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ace8:	b480      	push	{r7}
 800acea:	b087      	sub	sp, #28
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6a1b      	ldr	r3, [r3, #32]
 800acf6:	f023 0201 	bic.w	r2, r3, #1
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a1b      	ldr	r3, [r3, #32]
 800ad02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	685b      	ldr	r3, [r3, #4]
 800ad08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	699b      	ldr	r3, [r3, #24]
 800ad0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f023 0303 	bic.w	r3, r3, #3
 800ad22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	f023 0302 	bic.w	r3, r3, #2
 800ad34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	697a      	ldr	r2, [r7, #20]
 800ad3c:	4313      	orrs	r3, r2
 800ad3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	4a24      	ldr	r2, [pc, #144]	; (800add4 <TIM_OC1_SetConfig+0xec>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d007      	beq.n	800ad58 <TIM_OC1_SetConfig+0x70>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	4a23      	ldr	r2, [pc, #140]	; (800add8 <TIM_OC1_SetConfig+0xf0>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d003      	beq.n	800ad58 <TIM_OC1_SetConfig+0x70>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4a22      	ldr	r2, [pc, #136]	; (800addc <TIM_OC1_SetConfig+0xf4>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d10c      	bne.n	800ad72 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	f023 0308 	bic.w	r3, r3, #8
 800ad5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	68db      	ldr	r3, [r3, #12]
 800ad64:	697a      	ldr	r2, [r7, #20]
 800ad66:	4313      	orrs	r3, r2
 800ad68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	f023 0304 	bic.w	r3, r3, #4
 800ad70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a17      	ldr	r2, [pc, #92]	; (800add4 <TIM_OC1_SetConfig+0xec>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d007      	beq.n	800ad8a <TIM_OC1_SetConfig+0xa2>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	4a17      	ldr	r2, [pc, #92]	; (800addc <TIM_OC1_SetConfig+0xf4>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d003      	beq.n	800ad8a <TIM_OC1_SetConfig+0xa2>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a14      	ldr	r2, [pc, #80]	; (800add8 <TIM_OC1_SetConfig+0xf0>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d111      	bne.n	800adae <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ad98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	695b      	ldr	r3, [r3, #20]
 800ad9e:	693a      	ldr	r2, [r7, #16]
 800ada0:	4313      	orrs	r3, r2
 800ada2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	699b      	ldr	r3, [r3, #24]
 800ada8:	693a      	ldr	r2, [r7, #16]
 800adaa:	4313      	orrs	r3, r2
 800adac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	693a      	ldr	r2, [r7, #16]
 800adb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	68fa      	ldr	r2, [r7, #12]
 800adb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	685a      	ldr	r2, [r3, #4]
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	697a      	ldr	r2, [r7, #20]
 800adc6:	621a      	str	r2, [r3, #32]
}
 800adc8:	bf00      	nop
 800adca:	371c      	adds	r7, #28
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr
 800add4:	40012c00 	.word	0x40012c00
 800add8:	40014800 	.word	0x40014800
 800addc:	40014400 	.word	0x40014400

0800ade0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ade0:	b480      	push	{r7}
 800ade2:	b087      	sub	sp, #28
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
 800ade8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6a1b      	ldr	r3, [r3, #32]
 800adee:	f023 0210 	bic.w	r2, r3, #16
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6a1b      	ldr	r3, [r3, #32]
 800adfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	699b      	ldr	r3, [r3, #24]
 800ae06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ae0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	021b      	lsls	r3, r3, #8
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	4313      	orrs	r3, r2
 800ae26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	f023 0320 	bic.w	r3, r3, #32
 800ae2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	689b      	ldr	r3, [r3, #8]
 800ae34:	011b      	lsls	r3, r3, #4
 800ae36:	697a      	ldr	r2, [r7, #20]
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4a22      	ldr	r2, [pc, #136]	; (800aec8 <TIM_OC2_SetConfig+0xe8>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d10d      	bne.n	800ae60 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ae44:	697b      	ldr	r3, [r7, #20]
 800ae46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ae4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	68db      	ldr	r3, [r3, #12]
 800ae50:	011b      	lsls	r3, r3, #4
 800ae52:	697a      	ldr	r2, [r7, #20]
 800ae54:	4313      	orrs	r3, r2
 800ae56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a19      	ldr	r2, [pc, #100]	; (800aec8 <TIM_OC2_SetConfig+0xe8>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d007      	beq.n	800ae78 <TIM_OC2_SetConfig+0x98>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4a18      	ldr	r2, [pc, #96]	; (800aecc <TIM_OC2_SetConfig+0xec>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d003      	beq.n	800ae78 <TIM_OC2_SetConfig+0x98>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4a17      	ldr	r2, [pc, #92]	; (800aed0 <TIM_OC2_SetConfig+0xf0>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d113      	bne.n	800aea0 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ae7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ae80:	693b      	ldr	r3, [r7, #16]
 800ae82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ae86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	695b      	ldr	r3, [r3, #20]
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	693a      	ldr	r2, [r7, #16]
 800ae90:	4313      	orrs	r3, r2
 800ae92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	699b      	ldr	r3, [r3, #24]
 800ae98:	009b      	lsls	r3, r3, #2
 800ae9a:	693a      	ldr	r2, [r7, #16]
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	68fa      	ldr	r2, [r7, #12]
 800aeaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	685a      	ldr	r2, [r3, #4]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	697a      	ldr	r2, [r7, #20]
 800aeb8:	621a      	str	r2, [r3, #32]
}
 800aeba:	bf00      	nop
 800aebc:	371c      	adds	r7, #28
 800aebe:	46bd      	mov	sp, r7
 800aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop
 800aec8:	40012c00 	.word	0x40012c00
 800aecc:	40014400 	.word	0x40014400
 800aed0:	40014800 	.word	0x40014800

0800aed4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b087      	sub	sp, #28
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
 800aedc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6a1b      	ldr	r3, [r3, #32]
 800aee2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6a1b      	ldr	r3, [r3, #32]
 800aeee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	69db      	ldr	r3, [r3, #28]
 800aefa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	f023 0303 	bic.w	r3, r3, #3
 800af0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	68fa      	ldr	r2, [r7, #12]
 800af16:	4313      	orrs	r3, r2
 800af18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800af20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	021b      	lsls	r3, r3, #8
 800af28:	697a      	ldr	r2, [r7, #20]
 800af2a:	4313      	orrs	r3, r2
 800af2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	4a21      	ldr	r2, [pc, #132]	; (800afb8 <TIM_OC3_SetConfig+0xe4>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d10d      	bne.n	800af52 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800af3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	68db      	ldr	r3, [r3, #12]
 800af42:	021b      	lsls	r3, r3, #8
 800af44:	697a      	ldr	r2, [r7, #20]
 800af46:	4313      	orrs	r3, r2
 800af48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800af50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	4a18      	ldr	r2, [pc, #96]	; (800afb8 <TIM_OC3_SetConfig+0xe4>)
 800af56:	4293      	cmp	r3, r2
 800af58:	d007      	beq.n	800af6a <TIM_OC3_SetConfig+0x96>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	4a17      	ldr	r2, [pc, #92]	; (800afbc <TIM_OC3_SetConfig+0xe8>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d003      	beq.n	800af6a <TIM_OC3_SetConfig+0x96>
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	4a16      	ldr	r2, [pc, #88]	; (800afc0 <TIM_OC3_SetConfig+0xec>)
 800af66:	4293      	cmp	r3, r2
 800af68:	d113      	bne.n	800af92 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800af78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	695b      	ldr	r3, [r3, #20]
 800af7e:	011b      	lsls	r3, r3, #4
 800af80:	693a      	ldr	r2, [r7, #16]
 800af82:	4313      	orrs	r3, r2
 800af84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	011b      	lsls	r3, r3, #4
 800af8c:	693a      	ldr	r2, [r7, #16]
 800af8e:	4313      	orrs	r3, r2
 800af90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	693a      	ldr	r2, [r7, #16]
 800af96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	685a      	ldr	r2, [r3, #4]
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	697a      	ldr	r2, [r7, #20]
 800afaa:	621a      	str	r2, [r3, #32]
}
 800afac:	bf00      	nop
 800afae:	371c      	adds	r7, #28
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr
 800afb8:	40012c00 	.word	0x40012c00
 800afbc:	40014400 	.word	0x40014400
 800afc0:	40014800 	.word	0x40014800

0800afc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b087      	sub	sp, #28
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6a1b      	ldr	r3, [r3, #32]
 800afd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6a1b      	ldr	r3, [r3, #32]
 800afde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	69db      	ldr	r3, [r3, #28]
 800afea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800affe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	021b      	lsls	r3, r3, #8
 800b006:	68fa      	ldr	r2, [r7, #12]
 800b008:	4313      	orrs	r3, r2
 800b00a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b012:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	031b      	lsls	r3, r3, #12
 800b01a:	693a      	ldr	r2, [r7, #16]
 800b01c:	4313      	orrs	r3, r2
 800b01e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a14      	ldr	r2, [pc, #80]	; (800b074 <TIM_OC4_SetConfig+0xb0>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d007      	beq.n	800b038 <TIM_OC4_SetConfig+0x74>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a13      	ldr	r2, [pc, #76]	; (800b078 <TIM_OC4_SetConfig+0xb4>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d003      	beq.n	800b038 <TIM_OC4_SetConfig+0x74>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	4a12      	ldr	r2, [pc, #72]	; (800b07c <TIM_OC4_SetConfig+0xb8>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d109      	bne.n	800b04c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b03e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	695b      	ldr	r3, [r3, #20]
 800b044:	019b      	lsls	r3, r3, #6
 800b046:	697a      	ldr	r2, [r7, #20]
 800b048:	4313      	orrs	r3, r2
 800b04a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	697a      	ldr	r2, [r7, #20]
 800b050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	68fa      	ldr	r2, [r7, #12]
 800b056:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	685a      	ldr	r2, [r3, #4]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	693a      	ldr	r2, [r7, #16]
 800b064:	621a      	str	r2, [r3, #32]
}
 800b066:	bf00      	nop
 800b068:	371c      	adds	r7, #28
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr
 800b072:	bf00      	nop
 800b074:	40012c00 	.word	0x40012c00
 800b078:	40014400 	.word	0x40014400
 800b07c:	40014800 	.word	0x40014800

0800b080 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b080:	b480      	push	{r7}
 800b082:	b087      	sub	sp, #28
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6a1b      	ldr	r3, [r3, #32]
 800b08e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6a1b      	ldr	r3, [r3, #32]
 800b09a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	685b      	ldr	r3, [r3, #4]
 800b0a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b0ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	68fa      	ldr	r2, [r7, #12]
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b0c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	041b      	lsls	r3, r3, #16
 800b0cc:	693a      	ldr	r2, [r7, #16]
 800b0ce:	4313      	orrs	r3, r2
 800b0d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	4a13      	ldr	r2, [pc, #76]	; (800b124 <TIM_OC5_SetConfig+0xa4>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d007      	beq.n	800b0ea <TIM_OC5_SetConfig+0x6a>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	4a12      	ldr	r2, [pc, #72]	; (800b128 <TIM_OC5_SetConfig+0xa8>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d003      	beq.n	800b0ea <TIM_OC5_SetConfig+0x6a>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4a11      	ldr	r2, [pc, #68]	; (800b12c <TIM_OC5_SetConfig+0xac>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d109      	bne.n	800b0fe <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b0f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	695b      	ldr	r3, [r3, #20]
 800b0f6:	021b      	lsls	r3, r3, #8
 800b0f8:	697a      	ldr	r2, [r7, #20]
 800b0fa:	4313      	orrs	r3, r2
 800b0fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	697a      	ldr	r2, [r7, #20]
 800b102:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	68fa      	ldr	r2, [r7, #12]
 800b108:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	685a      	ldr	r2, [r3, #4]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	693a      	ldr	r2, [r7, #16]
 800b116:	621a      	str	r2, [r3, #32]
}
 800b118:	bf00      	nop
 800b11a:	371c      	adds	r7, #28
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr
 800b124:	40012c00 	.word	0x40012c00
 800b128:	40014400 	.word	0x40014400
 800b12c:	40014800 	.word	0x40014800

0800b130 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b130:	b480      	push	{r7}
 800b132:	b087      	sub	sp, #28
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6a1b      	ldr	r3, [r3, #32]
 800b13e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6a1b      	ldr	r3, [r3, #32]
 800b14a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b15e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	021b      	lsls	r3, r3, #8
 800b16a:	68fa      	ldr	r2, [r7, #12]
 800b16c:	4313      	orrs	r3, r2
 800b16e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b176:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	051b      	lsls	r3, r3, #20
 800b17e:	693a      	ldr	r2, [r7, #16]
 800b180:	4313      	orrs	r3, r2
 800b182:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	4a14      	ldr	r2, [pc, #80]	; (800b1d8 <TIM_OC6_SetConfig+0xa8>)
 800b188:	4293      	cmp	r3, r2
 800b18a:	d007      	beq.n	800b19c <TIM_OC6_SetConfig+0x6c>
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	4a13      	ldr	r2, [pc, #76]	; (800b1dc <TIM_OC6_SetConfig+0xac>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d003      	beq.n	800b19c <TIM_OC6_SetConfig+0x6c>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	4a12      	ldr	r2, [pc, #72]	; (800b1e0 <TIM_OC6_SetConfig+0xb0>)
 800b198:	4293      	cmp	r3, r2
 800b19a:	d109      	bne.n	800b1b0 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b1a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	695b      	ldr	r3, [r3, #20]
 800b1a8:	029b      	lsls	r3, r3, #10
 800b1aa:	697a      	ldr	r2, [r7, #20]
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	697a      	ldr	r2, [r7, #20]
 800b1b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	68fa      	ldr	r2, [r7, #12]
 800b1ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	685a      	ldr	r2, [r3, #4]
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	693a      	ldr	r2, [r7, #16]
 800b1c8:	621a      	str	r2, [r3, #32]
}
 800b1ca:	bf00      	nop
 800b1cc:	371c      	adds	r7, #28
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop
 800b1d8:	40012c00 	.word	0x40012c00
 800b1dc:	40014400 	.word	0x40014400
 800b1e0:	40014800 	.word	0x40014800

0800b1e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b087      	sub	sp, #28
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	60f8      	str	r0, [r7, #12]
 800b1ec:	60b9      	str	r1, [r7, #8]
 800b1ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	6a1b      	ldr	r3, [r3, #32]
 800b1f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	6a1b      	ldr	r3, [r3, #32]
 800b1fa:	f023 0201 	bic.w	r2, r3, #1
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	699b      	ldr	r3, [r3, #24]
 800b206:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b208:	693b      	ldr	r3, [r7, #16]
 800b20a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b20e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	011b      	lsls	r3, r3, #4
 800b214:	693a      	ldr	r2, [r7, #16]
 800b216:	4313      	orrs	r3, r2
 800b218:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	f023 030a 	bic.w	r3, r3, #10
 800b220:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b222:	697a      	ldr	r2, [r7, #20]
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	4313      	orrs	r3, r2
 800b228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	693a      	ldr	r2, [r7, #16]
 800b22e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	697a      	ldr	r2, [r7, #20]
 800b234:	621a      	str	r2, [r3, #32]
}
 800b236:	bf00      	nop
 800b238:	371c      	adds	r7, #28
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr

0800b242 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b242:	b480      	push	{r7}
 800b244:	b087      	sub	sp, #28
 800b246:	af00      	add	r7, sp, #0
 800b248:	60f8      	str	r0, [r7, #12]
 800b24a:	60b9      	str	r1, [r7, #8]
 800b24c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6a1b      	ldr	r3, [r3, #32]
 800b252:	f023 0210 	bic.w	r2, r3, #16
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	699b      	ldr	r3, [r3, #24]
 800b25e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	6a1b      	ldr	r3, [r3, #32]
 800b264:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b26c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	031b      	lsls	r3, r3, #12
 800b272:	697a      	ldr	r2, [r7, #20]
 800b274:	4313      	orrs	r3, r2
 800b276:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b278:	693b      	ldr	r3, [r7, #16]
 800b27a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b27e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	011b      	lsls	r3, r3, #4
 800b284:	693a      	ldr	r2, [r7, #16]
 800b286:	4313      	orrs	r3, r2
 800b288:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	697a      	ldr	r2, [r7, #20]
 800b28e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	693a      	ldr	r2, [r7, #16]
 800b294:	621a      	str	r2, [r3, #32]
}
 800b296:	bf00      	nop
 800b298:	371c      	adds	r7, #28
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr

0800b2a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b2a2:	b480      	push	{r7}
 800b2a4:	b085      	sub	sp, #20
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
 800b2aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	689b      	ldr	r3, [r3, #8]
 800b2b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b2b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b2be:	683a      	ldr	r2, [r7, #0]
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	f043 0307 	orr.w	r3, r3, #7
 800b2c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	68fa      	ldr	r2, [r7, #12]
 800b2ce:	609a      	str	r2, [r3, #8]
}
 800b2d0:	bf00      	nop
 800b2d2:	3714      	adds	r7, #20
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr

0800b2dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b087      	sub	sp, #28
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	607a      	str	r2, [r7, #4]
 800b2e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b2f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	021a      	lsls	r2, r3, #8
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	431a      	orrs	r2, r3
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	4313      	orrs	r3, r2
 800b304:	697a      	ldr	r2, [r7, #20]
 800b306:	4313      	orrs	r3, r2
 800b308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	697a      	ldr	r2, [r7, #20]
 800b30e:	609a      	str	r2, [r3, #8]
}
 800b310:	bf00      	nop
 800b312:	371c      	adds	r7, #28
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr

0800b31c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b087      	sub	sp, #28
 800b320:	af00      	add	r7, sp, #0
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	60b9      	str	r1, [r7, #8]
 800b326:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	f003 031f 	and.w	r3, r3, #31
 800b32e:	2201      	movs	r2, #1
 800b330:	fa02 f303 	lsl.w	r3, r2, r3
 800b334:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	6a1a      	ldr	r2, [r3, #32]
 800b33a:	697b      	ldr	r3, [r7, #20]
 800b33c:	43db      	mvns	r3, r3
 800b33e:	401a      	ands	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	6a1a      	ldr	r2, [r3, #32]
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	f003 031f 	and.w	r3, r3, #31
 800b34e:	6879      	ldr	r1, [r7, #4]
 800b350:	fa01 f303 	lsl.w	r3, r1, r3
 800b354:	431a      	orrs	r2, r3
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	621a      	str	r2, [r3, #32]
}
 800b35a:	bf00      	nop
 800b35c:	371c      	adds	r7, #28
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr
	...

0800b368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b368:	b480      	push	{r7}
 800b36a:	b085      	sub	sp, #20
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
 800b370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d101      	bne.n	800b380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b37c:	2302      	movs	r3, #2
 800b37e:	e04a      	b.n	800b416 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2201      	movs	r2, #1
 800b384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2202      	movs	r2, #2
 800b38c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	689b      	ldr	r3, [r3, #8]
 800b39e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4a1f      	ldr	r2, [pc, #124]	; (800b424 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d108      	bne.n	800b3bc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b3b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	68fa      	ldr	r2, [r7, #12]
 800b3ca:	4313      	orrs	r3, r2
 800b3cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	68fa      	ldr	r2, [r7, #12]
 800b3d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	4a12      	ldr	r2, [pc, #72]	; (800b424 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	d004      	beq.n	800b3ea <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3e8:	d10c      	bne.n	800b404 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b3f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	689b      	ldr	r3, [r3, #8]
 800b3f6:	68ba      	ldr	r2, [r7, #8]
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	68ba      	ldr	r2, [r7, #8]
 800b402:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2201      	movs	r2, #1
 800b408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2200      	movs	r2, #0
 800b410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b414:	2300      	movs	r3, #0
}
 800b416:	4618      	mov	r0, r3
 800b418:	3714      	adds	r7, #20
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr
 800b422:	bf00      	nop
 800b424:	40012c00 	.word	0x40012c00

0800b428 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b428:	b480      	push	{r7}
 800b42a:	b085      	sub	sp, #20
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b432:	2300      	movs	r3, #0
 800b434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b43c:	2b01      	cmp	r3, #1
 800b43e:	d101      	bne.n	800b444 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b440:	2302      	movs	r3, #2
 800b442:	e078      	b.n	800b536 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2201      	movs	r2, #1
 800b448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	68db      	ldr	r3, [r3, #12]
 800b456:	4313      	orrs	r3, r2
 800b458:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	4313      	orrs	r3, r2
 800b466:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	685b      	ldr	r3, [r3, #4]
 800b472:	4313      	orrs	r3, r2
 800b474:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4313      	orrs	r3, r2
 800b482:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	691b      	ldr	r3, [r3, #16]
 800b48e:	4313      	orrs	r3, r2
 800b490:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	695b      	ldr	r3, [r3, #20]
 800b49c:	4313      	orrs	r3, r2
 800b49e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4aa:	4313      	orrs	r3, r2
 800b4ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	699b      	ldr	r3, [r3, #24]
 800b4b8:	041b      	lsls	r3, r3, #16
 800b4ba:	4313      	orrs	r3, r2
 800b4bc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	4a20      	ldr	r2, [pc, #128]	; (800b544 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	d106      	bne.n	800b4d6 <HAL_TIMEx_ConfigBreakDeadTime+0xae>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	69db      	ldr	r3, [r3, #28]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	4a1a      	ldr	r2, [pc, #104]	; (800b544 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b4dc:	4293      	cmp	r3, r2
 800b4de:	d121      	bne.n	800b524 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4ea:	051b      	lsls	r3, r3, #20
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	6a1b      	ldr	r3, [r3, #32]
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b508:	4313      	orrs	r3, r2
 800b50a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a0c      	ldr	r2, [pc, #48]	; (800b544 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d106      	bne.n	800b524 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b520:	4313      	orrs	r3, r2
 800b522:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	68fa      	ldr	r2, [r7, #12]
 800b52a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3714      	adds	r7, #20
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr
 800b542:	bf00      	nop
 800b544:	40012c00 	.word	0x40012c00

0800b548 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b548:	b480      	push	{r7}
 800b54a:	b083      	sub	sp, #12
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b550:	bf00      	nop
 800b552:	370c      	adds	r7, #12
 800b554:	46bd      	mov	sp, r7
 800b556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55a:	4770      	bx	lr

0800b55c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b55c:	b480      	push	{r7}
 800b55e:	b083      	sub	sp, #12
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b564:	bf00      	nop
 800b566:	370c      	adds	r7, #12
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr

0800b570 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b578:	bf00      	nop
 800b57a:	370c      	adds	r7, #12
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <BLS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__weak void BLS_Init( void )
{
 800b584:	b480      	push	{r7}
 800b586:	af00      	add	r7, sp, #0
  return;
 800b588:	bf00      	nop
}
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <CRS_STM_Init>:
__weak void CRS_STM_Init( void )
{
 800b592:	b480      	push	{r7}
 800b594:	af00      	add	r7, sp, #0
  return;
 800b596:	bf00      	nop
}
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <EDS_STM_Init>:
__weak void DIS_Init( void )
{
  return;
}
__weak void EDS_STM_Init( void )
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	af00      	add	r7, sp, #0
  return;
 800b5a4:	bf00      	nop
}
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ac:	4770      	bx	lr

0800b5ae <HIDS_Init>:
__weak void HIDS_Init( void )
{
 800b5ae:	b480      	push	{r7}
 800b5b0:	af00      	add	r7, sp, #0
  return;
 800b5b2:	bf00      	nop
}
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <HTS_Init>:
__weak void HRS_Init( void )
{
  return;
}
__weak void HTS_Init( void )
{
 800b5bc:	b480      	push	{r7}
 800b5be:	af00      	add	r7, sp, #0
  return;
 800b5c0:	bf00      	nop
}
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c8:	4770      	bx	lr

0800b5ca <IAS_Init>:
__weak void IAS_Init( void )
{
 800b5ca:	b480      	push	{r7}
 800b5cc:	af00      	add	r7, sp, #0
  return;
 800b5ce:	bf00      	nop
}
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr

0800b5d8 <LLS_Init>:
__weak void LLS_Init( void )
{
 800b5d8:	b480      	push	{r7}
 800b5da:	af00      	add	r7, sp, #0
  return;
 800b5dc:	bf00      	nop
}
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e4:	4770      	bx	lr

0800b5e6 <TPS_Init>:
__weak void TPS_Init( void )
{
 800b5e6:	b480      	push	{r7}
 800b5e8:	af00      	add	r7, sp, #0
  return;
 800b5ea:	bf00      	nop
}
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <MOTENV_STM_Init>:
__weak void MOTENV_STM_Init( void )
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	af00      	add	r7, sp, #0
  return;
 800b5f8:	bf00      	nop
}
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr

0800b602 <OTAS_STM_Init>:
__weak void P2PS_STM_Init( void )
{
  return;
}
__weak void OTAS_STM_Init( void )
{
 800b602:	b480      	push	{r7}
 800b604:	af00      	add	r7, sp, #0
  return;
 800b606:	bf00      	nop
}
 800b608:	46bd      	mov	sp, r7
 800b60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60e:	4770      	bx	lr

0800b610 <MESH_Init>:
__weak void MESH_Init( void )
{
 800b610:	b480      	push	{r7}
 800b612:	af00      	add	r7, sp, #0
  return;
 800b614:	bf00      	nop
}
 800b616:	46bd      	mov	sp, r7
 800b618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61c:	4770      	bx	lr

0800b61e <BVOPUS_STM_Init>:
__weak void BVOPUS_STM_Init( void )
{
 800b61e:	b480      	push	{r7}
 800b620:	af00      	add	r7, sp, #0
  return;
 800b622:	bf00      	nop
}
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <SVCCTL_InitCustomSvc>:
__weak void SVCCTL_InitCustomSvc( void )
{
 800b62c:	b480      	push	{r7}
 800b62e:	af00      	add	r7, sp, #0
  return;
 800b630:	bf00      	nop
}
 800b632:	46bd      	mov	sp, r7
 800b634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b638:	4770      	bx	lr
	...

0800b63c <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800b640:	4b04      	ldr	r3, [pc, #16]	; (800b654 <SVCCTL_Init+0x18>)
 800b642:	2200      	movs	r2, #0
 800b644:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800b646:	4b04      	ldr	r3, [pc, #16]	; (800b658 <SVCCTL_Init+0x1c>)
 800b648:	2200      	movs	r2, #0
 800b64a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800b64c:	f000 f806 	bl	800b65c <SVCCTL_SvcInit>

  return;
 800b650:	bf00      	nop
}
 800b652:	bd80      	pop	{r7, pc}
 800b654:	20000364 	.word	0x20000364
 800b658:	20000384 	.word	0x20000384

0800b65c <SVCCTL_SvcInit>:

__weak void SVCCTL_SvcInit(void)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	af00      	add	r7, sp, #0
  BLS_Init();
 800b660:	f7ff ff90 	bl	800b584 <BLS_Init>

  CRS_STM_Init();
 800b664:	f7ff ff95 	bl	800b592 <CRS_STM_Init>

  //DIS_Init();

  EDS_STM_Init();
 800b668:	f7ff ff9a 	bl	800b5a0 <EDS_STM_Init>

  HIDS_Init();
 800b66c:	f7ff ff9f 	bl	800b5ae <HIDS_Init>

  //HRS_Init();

  HTS_Init();
 800b670:	f7ff ffa4 	bl	800b5bc <HTS_Init>

  IAS_Init();
 800b674:	f7ff ffa9 	bl	800b5ca <IAS_Init>

  LLS_Init();
 800b678:	f7ff ffae 	bl	800b5d8 <LLS_Init>

  TPS_Init();
 800b67c:	f7ff ffb3 	bl	800b5e6 <TPS_Init>

  MOTENV_STM_Init();
 800b680:	f7ff ffb8 	bl	800b5f4 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800b684:	f001 fdd4 	bl	800d230 <P2PS_STM_Init>

  OTAS_STM_Init();
 800b688:	f7ff ffbb 	bl	800b602 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800b68c:	f7ff ffc7 	bl	800b61e <BVOPUS_STM_Init>

  MESH_Init();
 800b690:	f7ff ffbe 	bl	800b610 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800b694:	f7ff ffca 	bl	800b62c <SVCCTL_InitCustomSvc>
  
  return;
 800b698:	bf00      	nop
}
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800b69c:	b480      	push	{r7}
 800b69e:	b083      	sub	sp, #12
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800b6a4:	4b09      	ldr	r3, [pc, #36]	; (800b6cc <SVCCTL_RegisterSvcHandler+0x30>)
 800b6a6:	7f1b      	ldrb	r3, [r3, #28]
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	4a08      	ldr	r2, [pc, #32]	; (800b6cc <SVCCTL_RegisterSvcHandler+0x30>)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800b6b2:	4b06      	ldr	r3, [pc, #24]	; (800b6cc <SVCCTL_RegisterSvcHandler+0x30>)
 800b6b4:	7f1b      	ldrb	r3, [r3, #28]
 800b6b6:	3301      	adds	r3, #1
 800b6b8:	b2da      	uxtb	r2, r3
 800b6ba:	4b04      	ldr	r3, [pc, #16]	; (800b6cc <SVCCTL_RegisterSvcHandler+0x30>)
 800b6bc:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800b6be:	bf00      	nop
}
 800b6c0:	370c      	adds	r7, #12
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c8:	4770      	bx	lr
 800b6ca:	bf00      	nop
 800b6cc:	20000364 	.word	0x20000364

0800b6d0 <SVCCTL_UserEvtRx>:

  return;
}

SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  evt_blue_aci *blue_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	3301      	adds	r3, #1
 800b6dc:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	781b      	ldrb	r3, [r3, #0]
 800b6e6:	2bff      	cmp	r3, #255	; 0xff
 800b6e8:	d000      	beq.n	800b6ec <SVCCTL_UserEvtRx+0x1c>
      }
    }
      break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800b6ea:	e025      	b.n	800b738 <SVCCTL_UserEvtRx+0x68>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	3302      	adds	r3, #2
 800b6f0:	60fb      	str	r3, [r7, #12]
      switch ((blue_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	881b      	ldrh	r3, [r3, #0]
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b6fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b700:	d000      	beq.n	800b704 <SVCCTL_UserEvtRx+0x34>
          break;
 800b702:	e018      	b.n	800b736 <SVCCTL_UserEvtRx+0x66>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800b704:	2300      	movs	r3, #0
 800b706:	757b      	strb	r3, [r7, #21]
 800b708:	e00d      	b.n	800b726 <SVCCTL_UserEvtRx+0x56>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800b70a:	7d7b      	ldrb	r3, [r7, #21]
 800b70c:	4a18      	ldr	r2, [pc, #96]	; (800b770 <SVCCTL_UserEvtRx+0xa0>)
 800b70e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	4798      	blx	r3
 800b716:	4603      	mov	r3, r0
 800b718:	75fb      	strb	r3, [r7, #23]
            if (event_notification_status != SVCCTL_EvtNotAck)
 800b71a:	7dfb      	ldrb	r3, [r7, #23]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d108      	bne.n	800b732 <SVCCTL_UserEvtRx+0x62>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800b720:	7d7b      	ldrb	r3, [r7, #21]
 800b722:	3301      	adds	r3, #1
 800b724:	757b      	strb	r3, [r7, #21]
 800b726:	4b12      	ldr	r3, [pc, #72]	; (800b770 <SVCCTL_UserEvtRx+0xa0>)
 800b728:	7f1b      	ldrb	r3, [r3, #28]
 800b72a:	7d7a      	ldrb	r2, [r7, #21]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d3ec      	bcc.n	800b70a <SVCCTL_UserEvtRx+0x3a>
          break;
 800b730:	e000      	b.n	800b734 <SVCCTL_UserEvtRx+0x64>
              break;
 800b732:	bf00      	nop
          break;
 800b734:	bf00      	nop
      break; /* HCI_EVT_VENDOR_SPECIFIC */
 800b736:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800b738:	7dfb      	ldrb	r3, [r7, #23]
 800b73a:	2b01      	cmp	r3, #1
 800b73c:	d009      	beq.n	800b752 <SVCCTL_UserEvtRx+0x82>
 800b73e:	2b02      	cmp	r3, #2
 800b740:	d00a      	beq.n	800b758 <SVCCTL_UserEvtRx+0x88>
 800b742:	2b00      	cmp	r3, #0
 800b744:	d10b      	bne.n	800b75e <SVCCTL_UserEvtRx+0x8e>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f7f5 faf0 	bl	8000d2c <SVCCTL_App_Notification>
 800b74c:	4603      	mov	r3, r0
 800b74e:	75bb      	strb	r3, [r7, #22]
      break;
 800b750:	e008      	b.n	800b764 <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800b752:	2301      	movs	r3, #1
 800b754:	75bb      	strb	r3, [r7, #22]
      break;
 800b756:	e005      	b.n	800b764 <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800b758:	2300      	movs	r3, #0
 800b75a:	75bb      	strb	r3, [r7, #22]
      break;
 800b75c:	e002      	b.n	800b764 <SVCCTL_UserEvtRx+0x94>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800b75e:	2301      	movs	r3, #1
 800b760:	75bb      	strb	r3, [r7, #22]
      break;
 800b762:	bf00      	nop
  }

  return (return_status);
 800b764:	7dbb      	ldrb	r3, [r7, #22]
}
 800b766:	4618      	mov	r0, r3
 800b768:	3718      	adds	r7, #24
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	bf00      	nop
 800b770:	20000364 	.word	0x20000364

0800b774 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b088      	sub	sp, #32
 800b778:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b77a:	2300      	movs	r3, #0
 800b77c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b77e:	f107 0308 	add.w	r3, r7, #8
 800b782:	2218      	movs	r2, #24
 800b784:	2100      	movs	r1, #0
 800b786:	4618      	mov	r0, r3
 800b788:	f000 ff9c 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b78c:	233f      	movs	r3, #63	; 0x3f
 800b78e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800b790:	2381      	movs	r3, #129	; 0x81
 800b792:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b794:	1dfb      	adds	r3, r7, #7
 800b796:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b798:	2301      	movs	r3, #1
 800b79a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b79c:	f107 0308 	add.w	r3, r7, #8
 800b7a0:	2100      	movs	r1, #0
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f001 f836 	bl	800c814 <hci_send_req>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	da01      	bge.n	800b7b2 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b7ae:	23ff      	movs	r3, #255	; 0xff
 800b7b0:	e000      	b.n	800b7b4 <aci_gap_set_non_discoverable+0x40>
  return status;
 800b7b2:	79fb      	ldrb	r3, [r7, #7]
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3720      	adds	r7, #32
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}

0800b7bc <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 800b7bc:	b5b0      	push	{r4, r5, r7, lr}
 800b7be:	b0ce      	sub	sp, #312	; 0x138
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	4605      	mov	r5, r0
 800b7c4:	460c      	mov	r4, r1
 800b7c6:	4610      	mov	r0, r2
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	1dfb      	adds	r3, r7, #7
 800b7cc:	462a      	mov	r2, r5
 800b7ce:	701a      	strb	r2, [r3, #0]
 800b7d0:	1d3b      	adds	r3, r7, #4
 800b7d2:	4622      	mov	r2, r4
 800b7d4:	801a      	strh	r2, [r3, #0]
 800b7d6:	1cbb      	adds	r3, r7, #2
 800b7d8:	4602      	mov	r2, r0
 800b7da:	801a      	strh	r2, [r3, #0]
 800b7dc:	1dbb      	adds	r3, r7, #6
 800b7de:	460a      	mov	r2, r1
 800b7e0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800b7e2:	f107 0310 	add.w	r3, r7, #16
 800b7e6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800b7ea:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800b7ee:	3308      	adds	r3, #8
 800b7f0:	f107 0210 	add.w	r2, r7, #16
 800b7f4:	4413      	add	r3, r2
 800b7f6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800b7fa:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800b7fe:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800b802:	4413      	add	r3, r2
 800b804:	3309      	adds	r3, #9
 800b806:	f107 0210 	add.w	r2, r7, #16
 800b80a:	4413      	add	r3, r2
 800b80c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b810:	f107 030f 	add.w	r3, r7, #15
 800b814:	2200      	movs	r2, #0
 800b816:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b818:	2300      	movs	r3, #0
 800b81a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 800b81e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b822:	1dfa      	adds	r2, r7, #7
 800b824:	7812      	ldrb	r2, [r2, #0]
 800b826:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b828:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b82c:	3301      	adds	r3, #1
 800b82e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800b832:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b836:	1d3a      	adds	r2, r7, #4
 800b838:	8812      	ldrh	r2, [r2, #0]
 800b83a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800b83e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b842:	3302      	adds	r3, #2
 800b844:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800b848:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b84c:	1cba      	adds	r2, r7, #2
 800b84e:	8812      	ldrh	r2, [r2, #0]
 800b850:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800b854:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b858:	3302      	adds	r3, #2
 800b85a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800b85e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b862:	1dba      	adds	r2, r7, #6
 800b864:	7812      	ldrb	r2, [r2, #0]
 800b866:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800b868:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b86c:	3301      	adds	r3, #1
 800b86e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800b872:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b876:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800b87a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800b87c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b880:	3301      	adds	r3, #1
 800b882:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800b886:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b88a:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800b88e:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800b890:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b894:	3301      	adds	r3, #1
 800b896:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800b89a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b89e:	3308      	adds	r3, #8
 800b8a0:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800b8a4:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f000 fefb 	bl	800c6a4 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800b8ae:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800b8b2:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b8b6:	4413      	add	r3, r2
 800b8b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800b8bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b8c0:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800b8c4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800b8c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b8ca:	3301      	adds	r3, #1
 800b8cc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800b8d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b8d4:	3301      	adds	r3, #1
 800b8d6:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800b8da:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f000 fee0 	bl	800c6a4 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800b8e4:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800b8e8:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b8ec:	4413      	add	r3, r2
 800b8ee:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 800b8f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b8f6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800b8fa:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800b8fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b900:	3302      	adds	r3, #2
 800b902:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 800b906:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b90a:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800b90e:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800b910:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b914:	3302      	adds	r3, #2
 800b916:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b91a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b91e:	2218      	movs	r2, #24
 800b920:	2100      	movs	r1, #0
 800b922:	4618      	mov	r0, r3
 800b924:	f000 fece 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b928:	233f      	movs	r3, #63	; 0x3f
 800b92a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800b92e:	2383      	movs	r3, #131	; 0x83
 800b930:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b934:	f107 0310 	add.w	r3, r7, #16
 800b938:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b93c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b940:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b944:	f107 030f 	add.w	r3, r7, #15
 800b948:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b94c:	2301      	movs	r3, #1
 800b94e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b952:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b956:	2100      	movs	r1, #0
 800b958:	4618      	mov	r0, r3
 800b95a:	f000 ff5b 	bl	800c814 <hci_send_req>
 800b95e:	4603      	mov	r3, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	da01      	bge.n	800b968 <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 800b964:	23ff      	movs	r3, #255	; 0xff
 800b966:	e002      	b.n	800b96e <aci_gap_set_discoverable+0x1b2>
  return status;
 800b968:	f107 030f 	add.w	r3, r7, #15
 800b96c:	781b      	ldrb	r3, [r3, #0]
}
 800b96e:	4618      	mov	r0, r3
 800b970:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800b974:	46bd      	mov	sp, r7
 800b976:	bdb0      	pop	{r4, r5, r7, pc}

0800b978 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b0cc      	sub	sp, #304	; 0x130
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	4602      	mov	r2, r0
 800b980:	1dfb      	adds	r3, r7, #7
 800b982:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800b984:	f107 0310 	add.w	r3, r7, #16
 800b988:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b98c:	f107 030f 	add.w	r3, r7, #15
 800b990:	2200      	movs	r2, #0
 800b992:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b994:	2300      	movs	r3, #0
 800b996:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 800b99a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b99e:	1dfa      	adds	r2, r7, #7
 800b9a0:	7812      	ldrb	r2, [r2, #0]
 800b9a2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b9a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b9ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b9b2:	2218      	movs	r2, #24
 800b9b4:	2100      	movs	r1, #0
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f000 fe84 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b9bc:	233f      	movs	r3, #63	; 0x3f
 800b9be:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800b9c2:	2385      	movs	r3, #133	; 0x85
 800b9c4:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b9c8:	f107 0310 	add.w	r3, r7, #16
 800b9cc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b9d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9d4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b9d8:	f107 030f 	add.w	r3, r7, #15
 800b9dc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b9e6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b9ea:	2100      	movs	r1, #0
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f000 ff11 	bl	800c814 <hci_send_req>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	da01      	bge.n	800b9fc <aci_gap_set_io_capability+0x84>
    return BLE_STATUS_TIMEOUT;
 800b9f8:	23ff      	movs	r3, #255	; 0xff
 800b9fa:	e002      	b.n	800ba02 <aci_gap_set_io_capability+0x8a>
  return status;
 800b9fc:	f107 030f 	add.w	r3, r7, #15
 800ba00:	781b      	ldrb	r3, [r3, #0]
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800ba0c:	b5b0      	push	{r4, r5, r7, lr}
 800ba0e:	b0cc      	sub	sp, #304	; 0x130
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	4605      	mov	r5, r0
 800ba14:	460c      	mov	r4, r1
 800ba16:	4610      	mov	r0, r2
 800ba18:	4619      	mov	r1, r3
 800ba1a:	1dfb      	adds	r3, r7, #7
 800ba1c:	462a      	mov	r2, r5
 800ba1e:	701a      	strb	r2, [r3, #0]
 800ba20:	1dbb      	adds	r3, r7, #6
 800ba22:	4622      	mov	r2, r4
 800ba24:	701a      	strb	r2, [r3, #0]
 800ba26:	1d7b      	adds	r3, r7, #5
 800ba28:	4602      	mov	r2, r0
 800ba2a:	701a      	strb	r2, [r3, #0]
 800ba2c:	1d3b      	adds	r3, r7, #4
 800ba2e:	460a      	mov	r2, r1
 800ba30:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800ba32:	f107 0310 	add.w	r3, r7, #16
 800ba36:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ba3a:	f107 030f 	add.w	r3, r7, #15
 800ba3e:	2200      	movs	r2, #0
 800ba40:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ba42:	2300      	movs	r3, #0
 800ba44:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800ba48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba4c:	1dfa      	adds	r2, r7, #7
 800ba4e:	7812      	ldrb	r2, [r2, #0]
 800ba50:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ba52:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba56:	3301      	adds	r3, #1
 800ba58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 800ba5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba60:	1dba      	adds	r2, r7, #6
 800ba62:	7812      	ldrb	r2, [r2, #0]
 800ba64:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ba66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 800ba70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba74:	1d7a      	adds	r2, r7, #5
 800ba76:	7812      	ldrb	r2, [r2, #0]
 800ba78:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800ba7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba7e:	3301      	adds	r3, #1
 800ba80:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800ba84:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba88:	1d3a      	adds	r2, r7, #4
 800ba8a:	7812      	ldrb	r2, [r2, #0]
 800ba8c:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800ba8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba92:	3301      	adds	r3, #1
 800ba94:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800ba98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba9c:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800baa0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800baa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800baa6:	3301      	adds	r3, #1
 800baa8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800baac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bab0:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800bab4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800bab6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800baba:	3301      	adds	r3, #1
 800babc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800bac0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bac4:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800bac8:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800baca:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bace:	3301      	adds	r3, #1
 800bad0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800bad4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bad8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800badc:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800bae0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bae4:	3304      	adds	r3, #4
 800bae6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800baea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800baee:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800baf2:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800baf4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800baf8:	3301      	adds	r3, #1
 800bafa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bafe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bb02:	2218      	movs	r2, #24
 800bb04:	2100      	movs	r1, #0
 800bb06:	4618      	mov	r0, r3
 800bb08:	f000 fddc 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800bb0c:	233f      	movs	r3, #63	; 0x3f
 800bb0e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800bb12:	2386      	movs	r3, #134	; 0x86
 800bb14:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800bb18:	f107 0310 	add.w	r3, r7, #16
 800bb1c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800bb20:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bb24:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800bb28:	f107 030f 	add.w	r3, r7, #15
 800bb2c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800bb30:	2301      	movs	r3, #1
 800bb32:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bb36:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bb3a:	2100      	movs	r1, #0
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f000 fe69 	bl	800c814 <hci_send_req>
 800bb42:	4603      	mov	r3, r0
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	da01      	bge.n	800bb4c <aci_gap_set_authentication_requirement+0x140>
    return BLE_STATUS_TIMEOUT;
 800bb48:	23ff      	movs	r3, #255	; 0xff
 800bb4a:	e002      	b.n	800bb52 <aci_gap_set_authentication_requirement+0x146>
  return status;
 800bb4c:	f107 030f 	add.w	r3, r7, #15
 800bb50:	781b      	ldrb	r3, [r3, #0]
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bdb0      	pop	{r4, r5, r7, pc}

0800bb5c <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800bb5c:	b590      	push	{r4, r7, lr}
 800bb5e:	b0cd      	sub	sp, #308	; 0x134
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	4604      	mov	r4, r0
 800bb64:	4608      	mov	r0, r1
 800bb66:	4611      	mov	r1, r2
 800bb68:	463a      	mov	r2, r7
 800bb6a:	6013      	str	r3, [r2, #0]
 800bb6c:	1dfb      	adds	r3, r7, #7
 800bb6e:	4622      	mov	r2, r4
 800bb70:	701a      	strb	r2, [r3, #0]
 800bb72:	1dbb      	adds	r3, r7, #6
 800bb74:	4602      	mov	r2, r0
 800bb76:	701a      	strb	r2, [r3, #0]
 800bb78:	1d7b      	adds	r3, r7, #5
 800bb7a:	460a      	mov	r2, r1
 800bb7c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800bb7e:	f107 0310 	add.w	r3, r7, #16
 800bb82:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800bb86:	f107 0308 	add.w	r3, r7, #8
 800bb8a:	2207      	movs	r2, #7
 800bb8c:	2100      	movs	r1, #0
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f000 fd98 	bl	800c6c4 <Osal_MemSet>
  int index_input = 0;
 800bb94:	2300      	movs	r3, #0
 800bb96:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 800bb9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb9e:	1dfa      	adds	r2, r7, #7
 800bba0:	7812      	ldrb	r2, [r2, #0]
 800bba2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800bba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bba8:	3301      	adds	r3, #1
 800bbaa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 800bbae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbb2:	1dba      	adds	r2, r7, #6
 800bbb4:	7812      	ldrb	r2, [r2, #0]
 800bbb6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800bbb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bbbc:	3301      	adds	r3, #1
 800bbbe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 800bbc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbc6:	1d7a      	adds	r2, r7, #5
 800bbc8:	7812      	ldrb	r2, [r2, #0]
 800bbca:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800bbcc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bbd0:	3301      	adds	r3, #1
 800bbd2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bbd6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bbda:	2218      	movs	r2, #24
 800bbdc:	2100      	movs	r1, #0
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f000 fd70 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800bbe4:	233f      	movs	r3, #63	; 0x3f
 800bbe6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 800bbea:	238a      	movs	r3, #138	; 0x8a
 800bbec:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800bbf0:	f107 0310 	add.w	r3, r7, #16
 800bbf4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800bbf8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bbfc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800bc00:	f107 0308 	add.w	r3, r7, #8
 800bc04:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800bc08:	2307      	movs	r3, #7
 800bc0a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bc0e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bc12:	2100      	movs	r1, #0
 800bc14:	4618      	mov	r0, r3
 800bc16:	f000 fdfd 	bl	800c814 <hci_send_req>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	da01      	bge.n	800bc24 <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 800bc20:	23ff      	movs	r3, #255	; 0xff
 800bc22:	e021      	b.n	800bc68 <aci_gap_init+0x10c>
  if ( resp.Status )
 800bc24:	f107 0308 	add.w	r3, r7, #8
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d003      	beq.n	800bc36 <aci_gap_init+0xda>
    return resp.Status;
 800bc2e:	f107 0308 	add.w	r3, r7, #8
 800bc32:	781b      	ldrb	r3, [r3, #0]
 800bc34:	e018      	b.n	800bc68 <aci_gap_init+0x10c>
  *Service_Handle = resp.Service_Handle;
 800bc36:	f107 0308 	add.w	r3, r7, #8
 800bc3a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bc3e:	b29a      	uxth	r2, r3
 800bc40:	463b      	mov	r3, r7
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800bc46:	f107 0308 	add.w	r3, r7, #8
 800bc4a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bc4e:	b29a      	uxth	r2, r3
 800bc50:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800bc54:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800bc56:	f107 0308 	add.w	r3, r7, #8
 800bc5a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800bc5e:	b29a      	uxth	r2, r3
 800bc60:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800bc64:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800bc66:	2300      	movs	r3, #0
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd90      	pop	{r4, r7, pc}

0800bc72 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800bc72:	b580      	push	{r7, lr}
 800bc74:	b0cc      	sub	sp, #304	; 0x130
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	4602      	mov	r2, r0
 800bc7a:	463b      	mov	r3, r7
 800bc7c:	6019      	str	r1, [r3, #0]
 800bc7e:	1dfb      	adds	r3, r7, #7
 800bc80:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800bc82:	f107 0310 	add.w	r3, r7, #16
 800bc86:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800bc8a:	f107 030f 	add.w	r3, r7, #15
 800bc8e:	2200      	movs	r2, #0
 800bc90:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800bc92:	2300      	movs	r3, #0
 800bc94:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 800bc98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc9c:	1dfa      	adds	r2, r7, #7
 800bc9e:	7812      	ldrb	r2, [r2, #0]
 800bca0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800bca2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bca6:	3301      	adds	r3, #1
 800bca8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800bcac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bcb0:	1c58      	adds	r0, r3, #1
 800bcb2:	1dfb      	adds	r3, r7, #7
 800bcb4:	781a      	ldrb	r2, [r3, #0]
 800bcb6:	463b      	mov	r3, r7
 800bcb8:	6819      	ldr	r1, [r3, #0]
 800bcba:	f000 fcf3 	bl	800c6a4 <Osal_MemCpy>
  index_input += AdvDataLen;
 800bcbe:	1dfb      	adds	r3, r7, #7
 800bcc0:	781b      	ldrb	r3, [r3, #0]
 800bcc2:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800bcc6:	4413      	add	r3, r2
 800bcc8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bccc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bcd0:	2218      	movs	r2, #24
 800bcd2:	2100      	movs	r1, #0
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f000 fcf5 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800bcda:	233f      	movs	r3, #63	; 0x3f
 800bcdc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800bce0:	238e      	movs	r3, #142	; 0x8e
 800bce2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800bce6:	f107 0310 	add.w	r3, r7, #16
 800bcea:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800bcee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bcf2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800bcf6:	f107 030f 	add.w	r3, r7, #15
 800bcfa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800bcfe:	2301      	movs	r3, #1
 800bd00:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bd04:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bd08:	2100      	movs	r1, #0
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f000 fd82 	bl	800c814 <hci_send_req>
 800bd10:	4603      	mov	r3, r0
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	da01      	bge.n	800bd1a <aci_gap_update_adv_data+0xa8>
    return BLE_STATUS_TIMEOUT;
 800bd16:	23ff      	movs	r3, #255	; 0xff
 800bd18:	e002      	b.n	800bd20 <aci_gap_update_adv_data+0xae>
  return status;
 800bd1a:	f107 030f 	add.w	r3, r7, #15
 800bd1e:	781b      	ldrb	r3, [r3, #0]
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}

0800bd2a <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 800bd2a:	b580      	push	{r7, lr}
 800bd2c:	b088      	sub	sp, #32
 800bd2e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800bd30:	2300      	movs	r3, #0
 800bd32:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bd34:	f107 0308 	add.w	r3, r7, #8
 800bd38:	2218      	movs	r2, #24
 800bd3a:	2100      	movs	r1, #0
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f000 fcc1 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800bd42:	233f      	movs	r3, #63	; 0x3f
 800bd44:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800bd46:	2392      	movs	r3, #146	; 0x92
 800bd48:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800bd4a:	1dfb      	adds	r3, r7, #7
 800bd4c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800bd4e:	2301      	movs	r3, #1
 800bd50:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bd52:	f107 0308 	add.w	r3, r7, #8
 800bd56:	2100      	movs	r1, #0
 800bd58:	4618      	mov	r0, r3
 800bd5a:	f000 fd5b 	bl	800c814 <hci_send_req>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	da01      	bge.n	800bd68 <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 800bd64:	23ff      	movs	r3, #255	; 0xff
 800bd66:	e000      	b.n	800bd6a <aci_gap_configure_whitelist+0x40>
  return status;
 800bd68:	79fb      	ldrb	r3, [r7, #7]
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3720      	adds	r7, #32
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}

0800bd72 <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800bd72:	b580      	push	{r7, lr}
 800bd74:	b0cc      	sub	sp, #304	; 0x130
 800bd76:	af00      	add	r7, sp, #0
 800bd78:	4602      	mov	r2, r0
 800bd7a:	1dbb      	adds	r3, r7, #6
 800bd7c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800bd7e:	f107 0310 	add.w	r3, r7, #16
 800bd82:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800bd86:	f107 030f 	add.w	r3, r7, #15
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800bd94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd98:	1dba      	adds	r2, r7, #6
 800bd9a:	8812      	ldrh	r2, [r2, #0]
 800bd9c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800bd9e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bda2:	3302      	adds	r3, #2
 800bda4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bda8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bdac:	2218      	movs	r2, #24
 800bdae:	2100      	movs	r1, #0
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f000 fc87 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800bdb6:	233f      	movs	r3, #63	; 0x3f
 800bdb8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x095;
 800bdbc:	2395      	movs	r3, #149	; 0x95
 800bdbe:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800bdc2:	f107 0310 	add.w	r3, r7, #16
 800bdc6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800bdca:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bdce:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800bdd2:	f107 030f 	add.w	r3, r7, #15
 800bdd6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800bdda:	2301      	movs	r3, #1
 800bddc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bde0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bde4:	2100      	movs	r1, #0
 800bde6:	4618      	mov	r0, r3
 800bde8:	f000 fd14 	bl	800c814 <hci_send_req>
 800bdec:	4603      	mov	r3, r0
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	da01      	bge.n	800bdf6 <aci_gap_allow_rebond+0x84>
    return BLE_STATUS_TIMEOUT;
 800bdf2:	23ff      	movs	r3, #255	; 0xff
 800bdf4:	e002      	b.n	800bdfc <aci_gap_allow_rebond+0x8a>
  return status;
 800bdf6:	f107 030f 	add.w	r3, r7, #15
 800bdfa:	781b      	ldrb	r3, [r3, #0]
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}

0800be06 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800be06:	b580      	push	{r7, lr}
 800be08:	b0cc      	sub	sp, #304	; 0x130
 800be0a:	af00      	add	r7, sp, #0
 800be0c:	4602      	mov	r2, r0
 800be0e:	1dbb      	adds	r3, r7, #6
 800be10:	801a      	strh	r2, [r3, #0]
 800be12:	1d7b      	adds	r3, r7, #5
 800be14:	460a      	mov	r2, r1
 800be16:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800be18:	f107 0310 	add.w	r3, r7, #16
 800be1c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800be20:	f107 030f 	add.w	r3, r7, #15
 800be24:	2200      	movs	r2, #0
 800be26:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800be28:	2300      	movs	r3, #0
 800be2a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800be2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be32:	1dba      	adds	r2, r7, #6
 800be34:	8812      	ldrh	r2, [r2, #0]
 800be36:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800be38:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800be3c:	3302      	adds	r3, #2
 800be3e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800be42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be46:	1d7a      	adds	r2, r7, #5
 800be48:	7812      	ldrb	r2, [r2, #0]
 800be4a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800be4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800be50:	3301      	adds	r3, #1
 800be52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800be56:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800be5a:	2218      	movs	r2, #24
 800be5c:	2100      	movs	r1, #0
 800be5e:	4618      	mov	r0, r3
 800be60:	f000 fc30 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800be64:	233f      	movs	r3, #63	; 0x3f
 800be66:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 800be6a:	23a5      	movs	r3, #165	; 0xa5
 800be6c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800be70:	f107 0310 	add.w	r3, r7, #16
 800be74:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800be78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800be7c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800be80:	f107 030f 	add.w	r3, r7, #15
 800be84:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800be88:	2301      	movs	r3, #1
 800be8a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800be8e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800be92:	2100      	movs	r1, #0
 800be94:	4618      	mov	r0, r3
 800be96:	f000 fcbd 	bl	800c814 <hci_send_req>
 800be9a:	4603      	mov	r3, r0
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	da01      	bge.n	800bea4 <aci_gap_numeric_comparison_value_confirm_yesno+0x9e>
    return BLE_STATUS_TIMEOUT;
 800bea0:	23ff      	movs	r3, #255	; 0xff
 800bea2:	e002      	b.n	800beaa <aci_gap_numeric_comparison_value_confirm_yesno+0xa4>
  return status;
 800bea4:	f107 030f 	add.w	r3, r7, #15
 800bea8:	781b      	ldrb	r3, [r3, #0]
}
 800beaa:	4618      	mov	r0, r3
 800beac:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b088      	sub	sp, #32
 800beb8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800beba:	2300      	movs	r3, #0
 800bebc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bebe:	f107 0308 	add.w	r3, r7, #8
 800bec2:	2218      	movs	r2, #24
 800bec4:	2100      	movs	r1, #0
 800bec6:	4618      	mov	r0, r3
 800bec8:	f000 fbfc 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800becc:	233f      	movs	r3, #63	; 0x3f
 800bece:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800bed0:	f240 1301 	movw	r3, #257	; 0x101
 800bed4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800bed6:	1dfb      	adds	r3, r7, #7
 800bed8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800beda:	2301      	movs	r3, #1
 800bedc:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bede:	f107 0308 	add.w	r3, r7, #8
 800bee2:	2100      	movs	r1, #0
 800bee4:	4618      	mov	r0, r3
 800bee6:	f000 fc95 	bl	800c814 <hci_send_req>
 800beea:	4603      	mov	r3, r0
 800beec:	2b00      	cmp	r3, #0
 800beee:	da01      	bge.n	800bef4 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800bef0:	23ff      	movs	r3, #255	; 0xff
 800bef2:	e000      	b.n	800bef6 <aci_gatt_init+0x42>
  return status;
 800bef4:	79fb      	ldrb	r3, [r7, #7]
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3720      	adds	r7, #32
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}

0800befe <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800befe:	b590      	push	{r4, r7, lr}
 800bf00:	b0cf      	sub	sp, #316	; 0x13c
 800bf02:	af00      	add	r7, sp, #0
 800bf04:	4604      	mov	r4, r0
 800bf06:	4638      	mov	r0, r7
 800bf08:	6001      	str	r1, [r0, #0]
 800bf0a:	4610      	mov	r0, r2
 800bf0c:	4619      	mov	r1, r3
 800bf0e:	1dfb      	adds	r3, r7, #7
 800bf10:	4622      	mov	r2, r4
 800bf12:	701a      	strb	r2, [r3, #0]
 800bf14:	1dbb      	adds	r3, r7, #6
 800bf16:	4602      	mov	r2, r0
 800bf18:	701a      	strb	r2, [r3, #0]
 800bf1a:	1d7b      	adds	r3, r7, #5
 800bf1c:	460a      	mov	r2, r1
 800bf1e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800bf20:	f107 0310 	add.w	r3, r7, #16
 800bf24:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800bf28:	1dfb      	adds	r3, r7, #7
 800bf2a:	781b      	ldrb	r3, [r3, #0]
 800bf2c:	2b01      	cmp	r3, #1
 800bf2e:	d007      	beq.n	800bf40 <aci_gatt_add_service+0x42>
 800bf30:	1dfb      	adds	r3, r7, #7
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	2b02      	cmp	r3, #2
 800bf36:	d101      	bne.n	800bf3c <aci_gatt_add_service+0x3e>
 800bf38:	2311      	movs	r3, #17
 800bf3a:	e002      	b.n	800bf42 <aci_gatt_add_service+0x44>
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	e000      	b.n	800bf42 <aci_gatt_add_service+0x44>
 800bf40:	2303      	movs	r3, #3
 800bf42:	f107 0210 	add.w	r2, r7, #16
 800bf46:	4413      	add	r3, r2
 800bf48:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800bf4c:	f107 030c 	add.w	r3, r7, #12
 800bf50:	2203      	movs	r2, #3
 800bf52:	2100      	movs	r1, #0
 800bf54:	4618      	mov	r0, r3
 800bf56:	f000 fbb5 	bl	800c6c4 <Osal_MemSet>
  int index_input = 0;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800bf60:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bf64:	1dfa      	adds	r2, r7, #7
 800bf66:	7812      	ldrb	r2, [r2, #0]
 800bf68:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800bf6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bf6e:	3301      	adds	r3, #1
 800bf70:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800bf74:	1dfb      	adds	r3, r7, #7
 800bf76:	781b      	ldrb	r3, [r3, #0]
 800bf78:	2b01      	cmp	r3, #1
 800bf7a:	d002      	beq.n	800bf82 <aci_gatt_add_service+0x84>
 800bf7c:	2b02      	cmp	r3, #2
 800bf7e:	d004      	beq.n	800bf8a <aci_gatt_add_service+0x8c>
 800bf80:	e007      	b.n	800bf92 <aci_gatt_add_service+0x94>
    {
      case 1: size = 2; break;
 800bf82:	2302      	movs	r3, #2
 800bf84:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800bf88:	e005      	b.n	800bf96 <aci_gatt_add_service+0x98>
      case 2: size = 16; break;
 800bf8a:	2310      	movs	r3, #16
 800bf8c:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800bf90:	e001      	b.n	800bf96 <aci_gatt_add_service+0x98>
      default: return BLE_STATUS_ERROR;
 800bf92:	2347      	movs	r3, #71	; 0x47
 800bf94:	e05d      	b.n	800c052 <aci_gatt_add_service+0x154>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800bf96:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bf9a:	1c58      	adds	r0, r3, #1
 800bf9c:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800bfa0:	463b      	mov	r3, r7
 800bfa2:	6819      	ldr	r1, [r3, #0]
 800bfa4:	f000 fb7e 	bl	800c6a4 <Osal_MemCpy>
    index_input += size;
 800bfa8:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800bfac:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800bfb0:	4413      	add	r3, r2
 800bfb2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 800bfb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfba:	1dba      	adds	r2, r7, #6
 800bfbc:	7812      	ldrb	r2, [r2, #0]
 800bfbe:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800bfc0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800bfca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bfce:	1d7a      	adds	r2, r7, #5
 800bfd0:	7812      	ldrb	r2, [r2, #0]
 800bfd2:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800bfd4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bfd8:	3301      	adds	r3, #1
 800bfda:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bfde:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bfe2:	2218      	movs	r2, #24
 800bfe4:	2100      	movs	r1, #0
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f000 fb6c 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800bfec:	233f      	movs	r3, #63	; 0x3f
 800bfee:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800bff2:	f44f 7381 	mov.w	r3, #258	; 0x102
 800bff6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800bffa:	f107 0310 	add.w	r3, r7, #16
 800bffe:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c002:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c006:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800c00a:	f107 030c 	add.w	r3, r7, #12
 800c00e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800c012:	2303      	movs	r3, #3
 800c014:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c018:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c01c:	2100      	movs	r1, #0
 800c01e:	4618      	mov	r0, r3
 800c020:	f000 fbf8 	bl	800c814 <hci_send_req>
 800c024:	4603      	mov	r3, r0
 800c026:	2b00      	cmp	r3, #0
 800c028:	da01      	bge.n	800c02e <aci_gatt_add_service+0x130>
    return BLE_STATUS_TIMEOUT;
 800c02a:	23ff      	movs	r3, #255	; 0xff
 800c02c:	e011      	b.n	800c052 <aci_gatt_add_service+0x154>
  if ( resp.Status )
 800c02e:	f107 030c 	add.w	r3, r7, #12
 800c032:	781b      	ldrb	r3, [r3, #0]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d003      	beq.n	800c040 <aci_gatt_add_service+0x142>
    return resp.Status;
 800c038:	f107 030c 	add.w	r3, r7, #12
 800c03c:	781b      	ldrb	r3, [r3, #0]
 800c03e:	e008      	b.n	800c052 <aci_gatt_add_service+0x154>
  *Service_Handle = resp.Service_Handle;
 800c040:	f107 030c 	add.w	r3, r7, #12
 800c044:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c048:	b29a      	uxth	r2, r3
 800c04a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800c04e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd90      	pop	{r4, r7, pc}

0800c05c <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800c05c:	b590      	push	{r4, r7, lr}
 800c05e:	b0d1      	sub	sp, #324	; 0x144
 800c060:	af00      	add	r7, sp, #0
 800c062:	4604      	mov	r4, r0
 800c064:	4608      	mov	r0, r1
 800c066:	f107 0108 	add.w	r1, r7, #8
 800c06a:	600a      	str	r2, [r1, #0]
 800c06c:	4619      	mov	r1, r3
 800c06e:	f107 030e 	add.w	r3, r7, #14
 800c072:	4622      	mov	r2, r4
 800c074:	801a      	strh	r2, [r3, #0]
 800c076:	f107 030d 	add.w	r3, r7, #13
 800c07a:	4602      	mov	r2, r0
 800c07c:	701a      	strb	r2, [r3, #0]
 800c07e:	1dbb      	adds	r3, r7, #6
 800c080:	460a      	mov	r2, r1
 800c082:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800c084:	f107 0318 	add.w	r3, r7, #24
 800c088:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800c08c:	f107 030d 	add.w	r3, r7, #13
 800c090:	781b      	ldrb	r3, [r3, #0]
 800c092:	2b01      	cmp	r3, #1
 800c094:	d008      	beq.n	800c0a8 <aci_gatt_add_char+0x4c>
 800c096:	f107 030d 	add.w	r3, r7, #13
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	2b02      	cmp	r3, #2
 800c09e:	d101      	bne.n	800c0a4 <aci_gatt_add_char+0x48>
 800c0a0:	2313      	movs	r3, #19
 800c0a2:	e002      	b.n	800c0aa <aci_gatt_add_char+0x4e>
 800c0a4:	2303      	movs	r3, #3
 800c0a6:	e000      	b.n	800c0aa <aci_gatt_add_char+0x4e>
 800c0a8:	2305      	movs	r3, #5
 800c0aa:	f107 0218 	add.w	r2, r7, #24
 800c0ae:	4413      	add	r3, r2
 800c0b0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800c0b4:	f107 0314 	add.w	r3, r7, #20
 800c0b8:	2203      	movs	r2, #3
 800c0ba:	2100      	movs	r1, #0
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f000 fb01 	bl	800c6c4 <Osal_MemSet>
  int index_input = 0;
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 800c0c8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c0cc:	f107 020e 	add.w	r2, r7, #14
 800c0d0:	8812      	ldrh	r2, [r2, #0]
 800c0d2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c0d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c0d8:	3302      	adds	r3, #2
 800c0da:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800c0de:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c0e2:	f107 020d 	add.w	r2, r7, #13
 800c0e6:	7812      	ldrb	r2, [r2, #0]
 800c0e8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c0ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800c0f4:	f107 030d 	add.w	r3, r7, #13
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	2b01      	cmp	r3, #1
 800c0fc:	d002      	beq.n	800c104 <aci_gatt_add_char+0xa8>
 800c0fe:	2b02      	cmp	r3, #2
 800c100:	d004      	beq.n	800c10c <aci_gatt_add_char+0xb0>
 800c102:	e007      	b.n	800c114 <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
 800c104:	2302      	movs	r3, #2
 800c106:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800c10a:	e005      	b.n	800c118 <aci_gatt_add_char+0xbc>
      case 2: size = 16; break;
 800c10c:	2310      	movs	r3, #16
 800c10e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800c112:	e001      	b.n	800c118 <aci_gatt_add_char+0xbc>
      default: return BLE_STATUS_ERROR;
 800c114:	2347      	movs	r3, #71	; 0x47
 800c116:	e086      	b.n	800c226 <aci_gatt_add_char+0x1ca>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800c118:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800c11c:	1cd8      	adds	r0, r3, #3
 800c11e:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800c122:	f107 0308 	add.w	r3, r7, #8
 800c126:	6819      	ldr	r1, [r3, #0]
 800c128:	f000 fabc 	bl	800c6a4 <Osal_MemCpy>
    index_input += size;
 800c12c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800c130:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800c134:	4413      	add	r3, r2
 800c136:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800c13a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c13e:	1dba      	adds	r2, r7, #6
 800c140:	8812      	ldrh	r2, [r2, #0]
 800c142:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800c144:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c148:	3302      	adds	r3, #2
 800c14a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800c14e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c152:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800c156:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800c158:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c15c:	3301      	adds	r3, #1
 800c15e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800c162:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c166:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800c16a:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800c16c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c170:	3301      	adds	r3, #1
 800c172:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800c176:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c17a:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800c17e:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800c180:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c184:	3301      	adds	r3, #1
 800c186:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800c18a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c18e:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800c192:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800c194:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c198:	3301      	adds	r3, #1
 800c19a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800c19e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c1a2:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800c1a6:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800c1a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c1ac:	3301      	adds	r3, #1
 800c1ae:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c1b2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800c1b6:	2218      	movs	r2, #24
 800c1b8:	2100      	movs	r1, #0
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f000 fa82 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800c1c0:	233f      	movs	r3, #63	; 0x3f
 800c1c2:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800c1c6:	f44f 7382 	mov.w	r3, #260	; 0x104
 800c1ca:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800c1ce:	f107 0318 	add.w	r3, r7, #24
 800c1d2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800c1d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c1da:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800c1de:	f107 0314 	add.w	r3, r7, #20
 800c1e2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800c1e6:	2303      	movs	r3, #3
 800c1e8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c1ec:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800c1f0:	2100      	movs	r1, #0
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f000 fb0e 	bl	800c814 <hci_send_req>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	da01      	bge.n	800c202 <aci_gatt_add_char+0x1a6>
    return BLE_STATUS_TIMEOUT;
 800c1fe:	23ff      	movs	r3, #255	; 0xff
 800c200:	e011      	b.n	800c226 <aci_gatt_add_char+0x1ca>
  if ( resp.Status )
 800c202:	f107 0314 	add.w	r3, r7, #20
 800c206:	781b      	ldrb	r3, [r3, #0]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d003      	beq.n	800c214 <aci_gatt_add_char+0x1b8>
    return resp.Status;
 800c20c:	f107 0314 	add.w	r3, r7, #20
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	e008      	b.n	800c226 <aci_gatt_add_char+0x1ca>
  *Char_Handle = resp.Char_Handle;
 800c214:	f107 0314 	add.w	r3, r7, #20
 800c218:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c21c:	b29a      	uxth	r2, r3
 800c21e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800c222:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800c224:	2300      	movs	r3, #0
}
 800c226:	4618      	mov	r0, r3
 800c228:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd90      	pop	{r4, r7, pc}

0800c230 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800c230:	b5b0      	push	{r4, r5, r7, lr}
 800c232:	b0cc      	sub	sp, #304	; 0x130
 800c234:	af00      	add	r7, sp, #0
 800c236:	4605      	mov	r5, r0
 800c238:	460c      	mov	r4, r1
 800c23a:	4610      	mov	r0, r2
 800c23c:	4619      	mov	r1, r3
 800c23e:	1dbb      	adds	r3, r7, #6
 800c240:	462a      	mov	r2, r5
 800c242:	801a      	strh	r2, [r3, #0]
 800c244:	1d3b      	adds	r3, r7, #4
 800c246:	4622      	mov	r2, r4
 800c248:	801a      	strh	r2, [r3, #0]
 800c24a:	1cfb      	adds	r3, r7, #3
 800c24c:	4602      	mov	r2, r0
 800c24e:	701a      	strb	r2, [r3, #0]
 800c250:	1cbb      	adds	r3, r7, #2
 800c252:	460a      	mov	r2, r1
 800c254:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800c256:	f107 0310 	add.w	r3, r7, #16
 800c25a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c25e:	f107 030f 	add.w	r3, r7, #15
 800c262:	2200      	movs	r2, #0
 800c264:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c266:	2300      	movs	r3, #0
 800c268:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 800c26c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c270:	1dba      	adds	r2, r7, #6
 800c272:	8812      	ldrh	r2, [r2, #0]
 800c274:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c276:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c27a:	3302      	adds	r3, #2
 800c27c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 800c280:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c284:	1d3a      	adds	r2, r7, #4
 800c286:	8812      	ldrh	r2, [r2, #0]
 800c288:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800c28a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c28e:	3302      	adds	r3, #2
 800c290:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 800c294:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c298:	1cfa      	adds	r2, r7, #3
 800c29a:	7812      	ldrb	r2, [r2, #0]
 800c29c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800c29e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800c2a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2ac:	1cba      	adds	r2, r7, #2
 800c2ae:	7812      	ldrb	r2, [r2, #0]
 800c2b0:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c2b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c2b6:	3301      	adds	r3, #1
 800c2b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800c2bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2c0:	1d98      	adds	r0, r3, #6
 800c2c2:	1cbb      	adds	r3, r7, #2
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800c2cc:	f000 f9ea 	bl	800c6a4 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800c2d0:	1cbb      	adds	r3, r7, #2
 800c2d2:	781b      	ldrb	r3, [r3, #0]
 800c2d4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800c2d8:	4413      	add	r3, r2
 800c2da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c2de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c2e2:	2218      	movs	r2, #24
 800c2e4:	2100      	movs	r1, #0
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f000 f9ec 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800c2ec:	233f      	movs	r3, #63	; 0x3f
 800c2ee:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800c2f2:	f44f 7383 	mov.w	r3, #262	; 0x106
 800c2f6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c2fa:	f107 0310 	add.w	r3, r7, #16
 800c2fe:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c302:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c306:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c30a:	f107 030f 	add.w	r3, r7, #15
 800c30e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c312:	2301      	movs	r3, #1
 800c314:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c318:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c31c:	2100      	movs	r1, #0
 800c31e:	4618      	mov	r0, r3
 800c320:	f000 fa78 	bl	800c814 <hci_send_req>
 800c324:	4603      	mov	r3, r0
 800c326:	2b00      	cmp	r3, #0
 800c328:	da01      	bge.n	800c32e <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 800c32a:	23ff      	movs	r3, #255	; 0xff
 800c32c:	e002      	b.n	800c334 <aci_gatt_update_char_value+0x104>
  return status;
 800c32e:	f107 030f 	add.w	r3, r7, #15
 800c332:	781b      	ldrb	r3, [r3, #0]
}
 800c334:	4618      	mov	r0, r3
 800c336:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bdb0      	pop	{r4, r5, r7, pc}

0800c33e <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800c33e:	b580      	push	{r7, lr}
 800c340:	b0cc      	sub	sp, #304	; 0x130
 800c342:	af00      	add	r7, sp, #0
 800c344:	463b      	mov	r3, r7
 800c346:	601a      	str	r2, [r3, #0]
 800c348:	1dfb      	adds	r3, r7, #7
 800c34a:	4602      	mov	r2, r0
 800c34c:	701a      	strb	r2, [r3, #0]
 800c34e:	1dbb      	adds	r3, r7, #6
 800c350:	460a      	mov	r2, r1
 800c352:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800c354:	f107 0310 	add.w	r3, r7, #16
 800c358:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c35c:	f107 030f 	add.w	r3, r7, #15
 800c360:	2200      	movs	r2, #0
 800c362:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c364:	2300      	movs	r3, #0
 800c366:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 800c36a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c36e:	1dfa      	adds	r2, r7, #7
 800c370:	7812      	ldrb	r2, [r2, #0]
 800c372:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c374:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c378:	3301      	adds	r3, #1
 800c37a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 800c37e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c382:	1dba      	adds	r2, r7, #6
 800c384:	7812      	ldrb	r2, [r2, #0]
 800c386:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c388:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c38c:	3301      	adds	r3, #1
 800c38e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800c392:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c396:	1c98      	adds	r0, r3, #2
 800c398:	1dbb      	adds	r3, r7, #6
 800c39a:	781a      	ldrb	r2, [r3, #0]
 800c39c:	463b      	mov	r3, r7
 800c39e:	6819      	ldr	r1, [r3, #0]
 800c3a0:	f000 f980 	bl	800c6a4 <Osal_MemCpy>
  index_input += Length;
 800c3a4:	1dbb      	adds	r3, r7, #6
 800c3a6:	781b      	ldrb	r3, [r3, #0]
 800c3a8:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800c3ac:	4413      	add	r3, r2
 800c3ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c3b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c3b6:	2218      	movs	r2, #24
 800c3b8:	2100      	movs	r1, #0
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f000 f982 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800c3c0:	233f      	movs	r3, #63	; 0x3f
 800c3c2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800c3c6:	230c      	movs	r3, #12
 800c3c8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c3cc:	f107 0310 	add.w	r3, r7, #16
 800c3d0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c3d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c3d8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c3dc:	f107 030f 	add.w	r3, r7, #15
 800c3e0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c3ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c3ee:	2100      	movs	r1, #0
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f000 fa0f 	bl	800c814 <hci_send_req>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	da01      	bge.n	800c400 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 800c3fc:	23ff      	movs	r3, #255	; 0xff
 800c3fe:	e002      	b.n	800c406 <aci_hal_write_config_data+0xc8>
  return status;
 800c400:	f107 030f 	add.w	r3, r7, #15
 800c404:	781b      	ldrb	r3, [r3, #0]
}
 800c406:	4618      	mov	r0, r3
 800c408:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b0cc      	sub	sp, #304	; 0x130
 800c414:	af00      	add	r7, sp, #0
 800c416:	4602      	mov	r2, r0
 800c418:	1dfb      	adds	r3, r7, #7
 800c41a:	701a      	strb	r2, [r3, #0]
 800c41c:	1dbb      	adds	r3, r7, #6
 800c41e:	460a      	mov	r2, r1
 800c420:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800c422:	f107 0310 	add.w	r3, r7, #16
 800c426:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c42a:	f107 030f 	add.w	r3, r7, #15
 800c42e:	2200      	movs	r2, #0
 800c430:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c432:	2300      	movs	r3, #0
 800c434:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 800c438:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c43c:	1dfa      	adds	r2, r7, #7
 800c43e:	7812      	ldrb	r2, [r2, #0]
 800c440:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c442:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c446:	3301      	adds	r3, #1
 800c448:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 800c44c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c450:	1dba      	adds	r2, r7, #6
 800c452:	7812      	ldrb	r2, [r2, #0]
 800c454:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c456:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c45a:	3301      	adds	r3, #1
 800c45c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c460:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c464:	2218      	movs	r2, #24
 800c466:	2100      	movs	r1, #0
 800c468:	4618      	mov	r0, r3
 800c46a:	f000 f92b 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x3f;
 800c46e:	233f      	movs	r3, #63	; 0x3f
 800c470:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800c474:	230f      	movs	r3, #15
 800c476:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c47a:	f107 0310 	add.w	r3, r7, #16
 800c47e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c482:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c486:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c48a:	f107 030f 	add.w	r3, r7, #15
 800c48e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c492:	2301      	movs	r3, #1
 800c494:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c498:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c49c:	2100      	movs	r1, #0
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f000 f9b8 	bl	800c814 <hci_send_req>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	da01      	bge.n	800c4ae <aci_hal_set_tx_power_level+0x9e>
    return BLE_STATUS_TIMEOUT;
 800c4aa:	23ff      	movs	r3, #255	; 0xff
 800c4ac:	e002      	b.n	800c4b4 <aci_hal_set_tx_power_level+0xa4>
  return status;
 800c4ae:	f107 030f 	add.w	r3, r7, #15
 800c4b2:	781b      	ldrb	r3, [r3, #0]
}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}

0800c4be <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800c4be:	b580      	push	{r7, lr}
 800c4c0:	b088      	sub	sp, #32
 800c4c2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c4c8:	f107 0308 	add.w	r3, r7, #8
 800c4cc:	2218      	movs	r2, #24
 800c4ce:	2100      	movs	r1, #0
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f000 f8f7 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x03;
 800c4d6:	2303      	movs	r3, #3
 800c4d8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800c4da:	2303      	movs	r3, #3
 800c4dc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c4de:	1dfb      	adds	r3, r7, #7
 800c4e0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c4e6:	f107 0308 	add.w	r3, r7, #8
 800c4ea:	2100      	movs	r1, #0
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f000 f991 	bl	800c814 <hci_send_req>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	da01      	bge.n	800c4fc <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800c4f8:	23ff      	movs	r3, #255	; 0xff
 800c4fa:	e000      	b.n	800c4fe <hci_reset+0x40>
  return status;
 800c4fc:	79fb      	ldrb	r3, [r7, #7]
}
 800c4fe:	4618      	mov	r0, r3
 800c500:	3720      	adds	r7, #32
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}

0800c506 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800c506:	b580      	push	{r7, lr}
 800c508:	b0ce      	sub	sp, #312	; 0x138
 800c50a:	af00      	add	r7, sp, #0
 800c50c:	f107 0308 	add.w	r3, r7, #8
 800c510:	6019      	str	r1, [r3, #0]
 800c512:	1d3b      	adds	r3, r7, #4
 800c514:	601a      	str	r2, [r3, #0]
 800c516:	f107 030e 	add.w	r3, r7, #14
 800c51a:	4602      	mov	r2, r0
 800c51c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800c51e:	f107 0318 	add.w	r3, r7, #24
 800c522:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800c526:	f107 0310 	add.w	r3, r7, #16
 800c52a:	2205      	movs	r2, #5
 800c52c:	2100      	movs	r1, #0
 800c52e:	4618      	mov	r0, r3
 800c530:	f000 f8c8 	bl	800c6c4 <Osal_MemSet>
  int index_input = 0;
 800c534:	2300      	movs	r3, #0
 800c536:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = Connection_Handle;
 800c53a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800c53e:	f107 020e 	add.w	r2, r7, #14
 800c542:	8812      	ldrh	r2, [r2, #0]
 800c544:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c546:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c54a:	3302      	adds	r3, #2
 800c54c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c550:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800c554:	2218      	movs	r2, #24
 800c556:	2100      	movs	r1, #0
 800c558:	4618      	mov	r0, r3
 800c55a:	f000 f8b3 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x08;
 800c55e:	2308      	movs	r3, #8
 800c560:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 800c564:	2330      	movs	r3, #48	; 0x30
 800c566:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800c56a:	f107 0318 	add.w	r3, r7, #24
 800c56e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800c572:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c576:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800c57a:	f107 0310 	add.w	r3, r7, #16
 800c57e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800c582:	2305      	movs	r3, #5
 800c584:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c588:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800c58c:	2100      	movs	r1, #0
 800c58e:	4618      	mov	r0, r3
 800c590:	f000 f940 	bl	800c814 <hci_send_req>
 800c594:	4603      	mov	r3, r0
 800c596:	2b00      	cmp	r3, #0
 800c598:	da01      	bge.n	800c59e <hci_le_read_phy+0x98>
    return BLE_STATUS_TIMEOUT;
 800c59a:	23ff      	movs	r3, #255	; 0xff
 800c59c:	e016      	b.n	800c5cc <hci_le_read_phy+0xc6>
  if ( resp.Status )
 800c59e:	f107 0310 	add.w	r3, r7, #16
 800c5a2:	781b      	ldrb	r3, [r3, #0]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d003      	beq.n	800c5b0 <hci_le_read_phy+0xaa>
    return resp.Status;
 800c5a8:	f107 0310 	add.w	r3, r7, #16
 800c5ac:	781b      	ldrb	r3, [r3, #0]
 800c5ae:	e00d      	b.n	800c5cc <hci_le_read_phy+0xc6>
  *TX_PHY = resp.TX_PHY;
 800c5b0:	f107 0310 	add.w	r3, r7, #16
 800c5b4:	78da      	ldrb	r2, [r3, #3]
 800c5b6:	f107 0308 	add.w	r3, r7, #8
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800c5be:	f107 0310 	add.w	r3, r7, #16
 800c5c2:	791a      	ldrb	r2, [r3, #4]
 800c5c4:	1d3b      	adds	r3, r7, #4
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800c5ca:	2300      	movs	r3, #0
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}

0800c5d6 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800c5d6:	b590      	push	{r4, r7, lr}
 800c5d8:	b0cd      	sub	sp, #308	; 0x134
 800c5da:	af00      	add	r7, sp, #0
 800c5dc:	4604      	mov	r4, r0
 800c5de:	4608      	mov	r0, r1
 800c5e0:	4611      	mov	r1, r2
 800c5e2:	1dfb      	adds	r3, r7, #7
 800c5e4:	4622      	mov	r2, r4
 800c5e6:	701a      	strb	r2, [r3, #0]
 800c5e8:	1dbb      	adds	r3, r7, #6
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	701a      	strb	r2, [r3, #0]
 800c5ee:	1d7b      	adds	r3, r7, #5
 800c5f0:	460a      	mov	r2, r1
 800c5f2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800c5f4:	f107 0310 	add.w	r3, r7, #16
 800c5f8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800c5fc:	f107 030f 	add.w	r3, r7, #15
 800c600:	2200      	movs	r2, #0
 800c602:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c604:	2300      	movs	r3, #0
 800c606:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800c60a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c60e:	1dfa      	adds	r2, r7, #7
 800c610:	7812      	ldrb	r2, [r2, #0]
 800c612:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c614:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c618:	3301      	adds	r3, #1
 800c61a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 800c61e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c622:	1dba      	adds	r2, r7, #6
 800c624:	7812      	ldrb	r2, [r2, #0]
 800c626:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c628:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c62c:	3301      	adds	r3, #1
 800c62e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 800c632:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c636:	1d7a      	adds	r2, r7, #5
 800c638:	7812      	ldrb	r2, [r2, #0]
 800c63a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c63c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c640:	3301      	adds	r3, #1
 800c642:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c646:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c64a:	2218      	movs	r2, #24
 800c64c:	2100      	movs	r1, #0
 800c64e:	4618      	mov	r0, r3
 800c650:	f000 f838 	bl	800c6c4 <Osal_MemSet>
  rq.ogf = 0x08;
 800c654:	2308      	movs	r3, #8
 800c656:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800c65a:	2331      	movs	r3, #49	; 0x31
 800c65c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800c660:	f107 0310 	add.w	r3, r7, #16
 800c664:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800c668:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800c66c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800c670:	f107 030f 	add.w	r3, r7, #15
 800c674:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800c678:	2301      	movs	r3, #1
 800c67a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c67e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800c682:	2100      	movs	r1, #0
 800c684:	4618      	mov	r0, r3
 800c686:	f000 f8c5 	bl	800c814 <hci_send_req>
 800c68a:	4603      	mov	r3, r0
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	da01      	bge.n	800c694 <hci_le_set_default_phy+0xbe>
    return BLE_STATUS_TIMEOUT;
 800c690:	23ff      	movs	r3, #255	; 0xff
 800c692:	e002      	b.n	800c69a <hci_le_set_default_phy+0xc4>
  return status;
 800c694:	f107 030f 	add.w	r3, r7, #15
 800c698:	781b      	ldrb	r3, [r3, #0]
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	bd90      	pop	{r4, r7, pc}

0800c6a4 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b084      	sub	sp, #16
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	60f8      	str	r0, [r7, #12]
 800c6ac:	60b9      	str	r1, [r7, #8]
 800c6ae:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 800c6b0:	687a      	ldr	r2, [r7, #4]
 800c6b2:	68b9      	ldr	r1, [r7, #8]
 800c6b4:	68f8      	ldr	r0, [r7, #12]
 800c6b6:	f005 fe31 	bl	801231c <memcpy>
 800c6ba:	4603      	mov	r3, r0
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	3710      	adds	r7, #16
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	bd80      	pop	{r7, pc}

0800c6c4 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b084      	sub	sp, #16
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	60f8      	str	r0, [r7, #12]
 800c6cc:	60b9      	str	r1, [r7, #8]
 800c6ce:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	68b9      	ldr	r1, [r7, #8]
 800c6d4:	68f8      	ldr	r0, [r7, #12]
 800c6d6:	f005 fe2c 	bl	8012332 <memset>
 800c6da:	4603      	mov	r3, r0
}
 800c6dc:	4618      	mov	r0, r3
 800c6de:	3710      	adds	r7, #16
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	bd80      	pop	{r7, pc}

0800c6e4 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b088      	sub	sp, #32
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800c6ec:	f107 030c 	add.w	r3, r7, #12
 800c6f0:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800c6f8:	69fb      	ldr	r3, [r7, #28]
 800c6fa:	2121      	movs	r1, #33	; 0x21
 800c6fc:	f64f 4066 	movw	r0, #64614	; 0xfc66
 800c700:	f000 fa1e 	bl	800cb40 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800c704:	69fb      	ldr	r3, [r7, #28]
 800c706:	330b      	adds	r3, #11
 800c708:	78db      	ldrb	r3, [r3, #3]
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	3720      	adds	r7, #32
 800c70e:	46bd      	mov	sp, r7
 800c710:	bd80      	pop	{r7, pc}

0800c712 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800c712:	b580      	push	{r7, lr}
 800c714:	b088      	sub	sp, #32
 800c716:	af00      	add	r7, sp, #0
 800c718:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800c71a:	f107 030c 	add.w	r3, r7, #12
 800c71e:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800c726:	69fb      	ldr	r3, [r7, #28]
 800c728:	210f      	movs	r1, #15
 800c72a:	f64f 4068 	movw	r0, #64616	; 0xfc68
 800c72e:	f000 fa07 	bl	800cb40 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800c732:	69fb      	ldr	r3, [r7, #28]
 800c734:	330b      	adds	r3, #11
 800c736:	78db      	ldrb	r3, [r3, #3]
}
 800c738:	4618      	mov	r0, r3
 800c73a:	3720      	adds	r7, #32
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}

0800c740 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c74a:	683b      	ldr	r3, [r7, #0]
 800c74c:	685b      	ldr	r3, [r3, #4]
 800c74e:	4a08      	ldr	r2, [pc, #32]	; (800c770 <hci_init+0x30>)
 800c750:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800c752:	4a08      	ldr	r2, [pc, #32]	; (800c774 <hci_init+0x34>)
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800c758:	4806      	ldr	r0, [pc, #24]	; (800c774 <hci_init+0x34>)
 800c75a:	f000 f973 	bl	800ca44 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c75e:	683b      	ldr	r3, [r7, #0]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4618      	mov	r0, r3
 800c764:	f000 f8d4 	bl	800c910 <TlInit>

  return;
 800c768:	bf00      	nop
}
 800c76a:	3708      	adds	r7, #8
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}
 800c770:	20000418 	.word	0x20000418
 800c774:	200003f0 	.word	0x200003f0

0800c778 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800c77e:	4822      	ldr	r0, [pc, #136]	; (800c808 <hci_user_evt_proc+0x90>)
 800c780:	f000 ff04 	bl	800d58c <LST_is_empty>
 800c784:	4603      	mov	r3, r0
 800c786:	2b00      	cmp	r3, #0
 800c788:	d12b      	bne.n	800c7e2 <hci_user_evt_proc+0x6a>
 800c78a:	4b20      	ldr	r3, [pc, #128]	; (800c80c <hci_user_evt_proc+0x94>)
 800c78c:	781b      	ldrb	r3, [r3, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d027      	beq.n	800c7e2 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c792:	f107 030c 	add.w	r3, r7, #12
 800c796:	4619      	mov	r1, r3
 800c798:	481b      	ldr	r0, [pc, #108]	; (800c808 <hci_user_evt_proc+0x90>)
 800c79a:	f000 ff7e 	bl	800d69a <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800c79e:	4b1c      	ldr	r3, [pc, #112]	; (800c810 <hci_user_evt_proc+0x98>)
 800c7a0:	69db      	ldr	r3, [r3, #28]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d00c      	beq.n	800c7c0 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c7ae:	4b18      	ldr	r3, [pc, #96]	; (800c810 <hci_user_evt_proc+0x98>)
 800c7b0:	69db      	ldr	r3, [r3, #28]
 800c7b2:	1d3a      	adds	r2, r7, #4
 800c7b4:	4610      	mov	r0, r2
 800c7b6:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800c7b8:	793a      	ldrb	r2, [r7, #4]
 800c7ba:	4b14      	ldr	r3, [pc, #80]	; (800c80c <hci_user_evt_proc+0x94>)
 800c7bc:	701a      	strb	r2, [r3, #0]
 800c7be:	e002      	b.n	800c7c6 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800c7c0:	4b12      	ldr	r3, [pc, #72]	; (800c80c <hci_user_evt_proc+0x94>)
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800c7c6:	4b11      	ldr	r3, [pc, #68]	; (800c80c <hci_user_evt_proc+0x94>)
 800c7c8:	781b      	ldrb	r3, [r3, #0]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d004      	beq.n	800c7d8 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f000 fc03 	bl	800cfdc <TL_MM_EvtDone>
 800c7d6:	e004      	b.n	800c7e2 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	4619      	mov	r1, r3
 800c7dc:	480a      	ldr	r0, [pc, #40]	; (800c808 <hci_user_evt_proc+0x90>)
 800c7de:	f000 fef5 	bl	800d5cc <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800c7e2:	4809      	ldr	r0, [pc, #36]	; (800c808 <hci_user_evt_proc+0x90>)
 800c7e4:	f000 fed2 	bl	800d58c <LST_is_empty>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d107      	bne.n	800c7fe <hci_user_evt_proc+0x86>
 800c7ee:	4b07      	ldr	r3, [pc, #28]	; (800c80c <hci_user_evt_proc+0x94>)
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d003      	beq.n	800c7fe <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800c7f6:	4804      	ldr	r0, [pc, #16]	; (800c808 <hci_user_evt_proc+0x90>)
 800c7f8:	f7f4 fe4c 	bl	8001494 <hci_notify_asynch_evt>
  }


  return;
 800c7fc:	bf00      	nop
 800c7fe:	bf00      	nop
}
 800c800:	3710      	adds	r7, #16
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}
 800c806:	bf00      	nop
 800c808:	2000038c 	.word	0x2000038c
 800c80c:	20000398 	.word	0x20000398
 800c810:	200003f0 	.word	0x200003f0

0800c814 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b088      	sub	sp, #32
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	460b      	mov	r3, r1
 800c81e:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800c820:	2000      	movs	r0, #0
 800c822:	f000 f8cb 	bl	800c9bc <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800c826:	2300      	movs	r3, #0
 800c828:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	885b      	ldrh	r3, [r3, #2]
 800c82e:	b21b      	sxth	r3, r3
 800c830:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c834:	b21a      	sxth	r2, r3
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	881b      	ldrh	r3, [r3, #0]
 800c83a:	029b      	lsls	r3, r3, #10
 800c83c:	b21b      	sxth	r3, r3
 800c83e:	4313      	orrs	r3, r2
 800c840:	b21b      	sxth	r3, r3
 800c842:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	68db      	ldr	r3, [r3, #12]
 800c848:	b2d9      	uxtb	r1, r3
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	689a      	ldr	r2, [r3, #8]
 800c84e:	8bbb      	ldrh	r3, [r7, #28]
 800c850:	4618      	mov	r0, r3
 800c852:	f000 f88d 	bl	800c970 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800c856:	e04e      	b.n	800c8f6 <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800c858:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c85c:	f7f4 fe3a 	bl	80014d4 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c860:	e043      	b.n	800c8ea <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800c862:	f107 030c 	add.w	r3, r7, #12
 800c866:	4619      	mov	r1, r3
 800c868:	4828      	ldr	r0, [pc, #160]	; (800c90c <hci_send_req+0xf8>)
 800c86a:	f000 ff16 	bl	800d69a <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	7a5b      	ldrb	r3, [r3, #9]
 800c872:	2b0f      	cmp	r3, #15
 800c874:	d114      	bne.n	800c8a0 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	330b      	adds	r3, #11
 800c87a:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	885b      	ldrh	r3, [r3, #2]
 800c880:	b29b      	uxth	r3, r3
 800c882:	8bba      	ldrh	r2, [r7, #28]
 800c884:	429a      	cmp	r2, r3
 800c886:	d104      	bne.n	800c892 <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	691b      	ldr	r3, [r3, #16]
 800c88c:	693a      	ldr	r2, [r7, #16]
 800c88e:	7812      	ldrb	r2, [r2, #0]
 800c890:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800c892:	693b      	ldr	r3, [r7, #16]
 800c894:	785b      	ldrb	r3, [r3, #1]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d027      	beq.n	800c8ea <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c89a:	2301      	movs	r3, #1
 800c89c:	77fb      	strb	r3, [r7, #31]
 800c89e:	e024      	b.n	800c8ea <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	330b      	adds	r3, #11
 800c8a4:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800c8a6:	69bb      	ldr	r3, [r7, #24]
 800c8a8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c8ac:	b29b      	uxth	r3, r3
 800c8ae:	8bba      	ldrh	r2, [r7, #28]
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	d114      	bne.n	800c8de <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	7a9b      	ldrb	r3, [r3, #10]
 800c8b8:	3b03      	subs	r3, #3
 800c8ba:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	695a      	ldr	r2, [r3, #20]
 800c8c0:	7dfb      	ldrb	r3, [r7, #23]
 800c8c2:	429a      	cmp	r2, r3
 800c8c4:	bfa8      	it	ge
 800c8c6:	461a      	movge	r2, r3
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6918      	ldr	r0, [r3, #16]
 800c8d0:	69bb      	ldr	r3, [r7, #24]
 800c8d2:	1cd9      	adds	r1, r3, #3
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	695b      	ldr	r3, [r3, #20]
 800c8d8:	461a      	mov	r2, r3
 800c8da:	f005 fd1f 	bl	801231c <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800c8de:	69bb      	ldr	r3, [r7, #24]
 800c8e0:	781b      	ldrb	r3, [r3, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d001      	beq.n	800c8ea <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c8ea:	4808      	ldr	r0, [pc, #32]	; (800c90c <hci_send_req+0xf8>)
 800c8ec:	f000 fe4e 	bl	800d58c <LST_is_empty>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d0b5      	beq.n	800c862 <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800c8f6:	7ffb      	ldrb	r3, [r7, #31]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d0ad      	beq.n	800c858 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800c8fc:	2001      	movs	r0, #1
 800c8fe:	f000 f85d 	bl	800c9bc <NotifyCmdStatus>

  return 0;
 800c902:	2300      	movs	r3, #0
}
 800c904:	4618      	mov	r0, r3
 800c906:	3720      	adds	r7, #32
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}
 800c90c:	20000410 	.word	0x20000410

0800c910 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b086      	sub	sp, #24
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800c918:	480f      	ldr	r0, [pc, #60]	; (800c958 <TlInit+0x48>)
 800c91a:	f000 fe27 	bl	800d56c <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800c91e:	4a0f      	ldr	r2, [pc, #60]	; (800c95c <TlInit+0x4c>)
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800c924:	480e      	ldr	r0, [pc, #56]	; (800c960 <TlInit+0x50>)
 800c926:	f000 fe21 	bl	800d56c <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800c92a:	4b0e      	ldr	r3, [pc, #56]	; (800c964 <TlInit+0x54>)
 800c92c:	2201      	movs	r2, #1
 800c92e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800c930:	4b0d      	ldr	r3, [pc, #52]	; (800c968 <TlInit+0x58>)
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d00a      	beq.n	800c94e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800c93c:	4b0b      	ldr	r3, [pc, #44]	; (800c96c <TlInit+0x5c>)
 800c93e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800c940:	4b09      	ldr	r3, [pc, #36]	; (800c968 <TlInit+0x58>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f107 0208 	add.w	r2, r7, #8
 800c948:	4610      	mov	r0, r2
 800c94a:	4798      	blx	r3
  }

  return;
 800c94c:	bf00      	nop
 800c94e:	bf00      	nop
}
 800c950:	3718      	adds	r7, #24
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}
 800c956:	bf00      	nop
 800c958:	20000410 	.word	0x20000410
 800c95c:	20000394 	.word	0x20000394
 800c960:	2000038c 	.word	0x2000038c
 800c964:	20000398 	.word	0x20000398
 800c968:	200003f0 	.word	0x200003f0
 800c96c:	0800c9fd 	.word	0x0800c9fd

0800c970 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b082      	sub	sp, #8
 800c974:	af00      	add	r7, sp, #0
 800c976:	4603      	mov	r3, r0
 800c978:	603a      	str	r2, [r7, #0]
 800c97a:	80fb      	strh	r3, [r7, #6]
 800c97c:	460b      	mov	r3, r1
 800c97e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800c980:	4b0c      	ldr	r3, [pc, #48]	; (800c9b4 <SendCmd+0x44>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	88fa      	ldrh	r2, [r7, #6]
 800c986:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800c98a:	4b0a      	ldr	r3, [pc, #40]	; (800c9b4 <SendCmd+0x44>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	797a      	ldrb	r2, [r7, #5]
 800c990:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800c992:	4b08      	ldr	r3, [pc, #32]	; (800c9b4 <SendCmd+0x44>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	330c      	adds	r3, #12
 800c998:	797a      	ldrb	r2, [r7, #5]
 800c99a:	6839      	ldr	r1, [r7, #0]
 800c99c:	4618      	mov	r0, r3
 800c99e:	f005 fcbd 	bl	801231c <memcpy>

  hciContext.io.Send(0,0);
 800c9a2:	4b05      	ldr	r3, [pc, #20]	; (800c9b8 <SendCmd+0x48>)
 800c9a4:	691b      	ldr	r3, [r3, #16]
 800c9a6:	2100      	movs	r1, #0
 800c9a8:	2000      	movs	r0, #0
 800c9aa:	4798      	blx	r3

  return;
 800c9ac:	bf00      	nop
}
 800c9ae:	3708      	adds	r7, #8
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}
 800c9b4:	20000394 	.word	0x20000394
 800c9b8:	200003f0 	.word	0x200003f0

0800c9bc <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b082      	sub	sp, #8
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800c9c6:	79fb      	ldrb	r3, [r7, #7]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d108      	bne.n	800c9de <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800c9cc:	4b0a      	ldr	r3, [pc, #40]	; (800c9f8 <NotifyCmdStatus+0x3c>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d00d      	beq.n	800c9f0 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800c9d4:	4b08      	ldr	r3, [pc, #32]	; (800c9f8 <NotifyCmdStatus+0x3c>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	2000      	movs	r0, #0
 800c9da:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800c9dc:	e008      	b.n	800c9f0 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800c9de:	4b06      	ldr	r3, [pc, #24]	; (800c9f8 <NotifyCmdStatus+0x3c>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d004      	beq.n	800c9f0 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800c9e6:	4b04      	ldr	r3, [pc, #16]	; (800c9f8 <NotifyCmdStatus+0x3c>)
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	2001      	movs	r0, #1
 800c9ec:	4798      	blx	r3
  return;
 800c9ee:	bf00      	nop
 800c9f0:	bf00      	nop
}
 800c9f2:	3708      	adds	r7, #8
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	bd80      	pop	{r7, pc}
 800c9f8:	20000418 	.word	0x20000418

0800c9fc <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b082      	sub	sp, #8
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	7a5b      	ldrb	r3, [r3, #9]
 800ca08:	2b0f      	cmp	r3, #15
 800ca0a:	d003      	beq.n	800ca14 <TlEvtReceived+0x18>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	7a5b      	ldrb	r3, [r3, #9]
 800ca10:	2b0e      	cmp	r3, #14
 800ca12:	d107      	bne.n	800ca24 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800ca14:	6879      	ldr	r1, [r7, #4]
 800ca16:	4809      	ldr	r0, [pc, #36]	; (800ca3c <TlEvtReceived+0x40>)
 800ca18:	f000 fdfc 	bl	800d614 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800ca1c:	2000      	movs	r0, #0
 800ca1e:	f7f4 fd49 	bl	80014b4 <hci_cmd_resp_release>
 800ca22:	e006      	b.n	800ca32 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800ca24:	6879      	ldr	r1, [r7, #4]
 800ca26:	4806      	ldr	r0, [pc, #24]	; (800ca40 <TlEvtReceived+0x44>)
 800ca28:	f000 fdf4 	bl	800d614 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800ca2c:	4804      	ldr	r0, [pc, #16]	; (800ca40 <TlEvtReceived+0x44>)
 800ca2e:	f7f4 fd31 	bl	8001494 <hci_notify_asynch_evt>
  }

  return;
 800ca32:	bf00      	nop
}
 800ca34:	3708      	adds	r7, #8
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	bf00      	nop
 800ca3c:	20000410 	.word	0x20000410
 800ca40:	2000038c 	.word	0x2000038c

0800ca44 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b083      	sub	sp, #12
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	4a05      	ldr	r2, [pc, #20]	; (800ca64 <hci_register_io_bus+0x20>)
 800ca50:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	4a04      	ldr	r2, [pc, #16]	; (800ca68 <hci_register_io_bus+0x24>)
 800ca56:	611a      	str	r2, [r3, #16]

  return;
 800ca58:	bf00      	nop
}
 800ca5a:	370c      	adds	r7, #12
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr
 800ca64:	0800cd55 	.word	0x0800cd55
 800ca68:	0800cdbd 	.word	0x0800cdbd

0800ca6c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b082      	sub	sp, #8
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
 800ca74:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	685b      	ldr	r3, [r3, #4]
 800ca7a:	4a08      	ldr	r2, [pc, #32]	; (800ca9c <shci_init+0x30>)
 800ca7c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800ca7e:	4a08      	ldr	r2, [pc, #32]	; (800caa0 <shci_init+0x34>)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800ca84:	4806      	ldr	r0, [pc, #24]	; (800caa0 <shci_init+0x34>)
 800ca86:	f000 f911 	bl	800ccac <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f000 f894 	bl	800cbbc <TlInit>

  return;
 800ca94:	bf00      	nop
}
 800ca96:	3708      	adds	r7, #8
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	bd80      	pop	{r7, pc}
 800ca9c:	2000043c 	.word	0x2000043c
 800caa0:	2000041c 	.word	0x2000041c

0800caa4 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b084      	sub	sp, #16
 800caa8:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800caaa:	4822      	ldr	r0, [pc, #136]	; (800cb34 <shci_user_evt_proc+0x90>)
 800caac:	f000 fd6e 	bl	800d58c <LST_is_empty>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d12b      	bne.n	800cb0e <shci_user_evt_proc+0x6a>
 800cab6:	4b20      	ldr	r3, [pc, #128]	; (800cb38 <shci_user_evt_proc+0x94>)
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d027      	beq.n	800cb0e <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800cabe:	f107 030c 	add.w	r3, r7, #12
 800cac2:	4619      	mov	r1, r3
 800cac4:	481b      	ldr	r0, [pc, #108]	; (800cb34 <shci_user_evt_proc+0x90>)
 800cac6:	f000 fde8 	bl	800d69a <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800caca:	4b1c      	ldr	r3, [pc, #112]	; (800cb3c <shci_user_evt_proc+0x98>)
 800cacc:	69db      	ldr	r3, [r3, #28]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d00c      	beq.n	800caec <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800cad6:	2301      	movs	r3, #1
 800cad8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800cada:	4b18      	ldr	r3, [pc, #96]	; (800cb3c <shci_user_evt_proc+0x98>)
 800cadc:	69db      	ldr	r3, [r3, #28]
 800cade:	1d3a      	adds	r2, r7, #4
 800cae0:	4610      	mov	r0, r2
 800cae2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800cae4:	793a      	ldrb	r2, [r7, #4]
 800cae6:	4b14      	ldr	r3, [pc, #80]	; (800cb38 <shci_user_evt_proc+0x94>)
 800cae8:	701a      	strb	r2, [r3, #0]
 800caea:	e002      	b.n	800caf2 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800caec:	4b12      	ldr	r3, [pc, #72]	; (800cb38 <shci_user_evt_proc+0x94>)
 800caee:	2201      	movs	r2, #1
 800caf0:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800caf2:	4b11      	ldr	r3, [pc, #68]	; (800cb38 <shci_user_evt_proc+0x94>)
 800caf4:	781b      	ldrb	r3, [r3, #0]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d004      	beq.n	800cb04 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	4618      	mov	r0, r3
 800cafe:	f000 fa6d 	bl	800cfdc <TL_MM_EvtDone>
 800cb02:	e004      	b.n	800cb0e <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	4619      	mov	r1, r3
 800cb08:	480a      	ldr	r0, [pc, #40]	; (800cb34 <shci_user_evt_proc+0x90>)
 800cb0a:	f000 fd5f 	bl	800d5cc <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800cb0e:	4809      	ldr	r0, [pc, #36]	; (800cb34 <shci_user_evt_proc+0x90>)
 800cb10:	f000 fd3c 	bl	800d58c <LST_is_empty>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d107      	bne.n	800cb2a <shci_user_evt_proc+0x86>
 800cb1a:	4b07      	ldr	r3, [pc, #28]	; (800cb38 <shci_user_evt_proc+0x94>)
 800cb1c:	781b      	ldrb	r3, [r3, #0]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d003      	beq.n	800cb2a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800cb22:	4804      	ldr	r0, [pc, #16]	; (800cb34 <shci_user_evt_proc+0x90>)
 800cb24:	f7f5 fac8 	bl	80020b8 <shci_notify_asynch_evt>
  }


  return;
 800cb28:	bf00      	nop
 800cb2a:	bf00      	nop
}
 800cb2c:	3710      	adds	r7, #16
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}
 800cb32:	bf00      	nop
 800cb34:	200003a4 	.word	0x200003a4
 800cb38:	200003b4 	.word	0x200003b4
 800cb3c:	2000041c 	.word	0x2000041c

0800cb40 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b084      	sub	sp, #16
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	60ba      	str	r2, [r7, #8]
 800cb48:	607b      	str	r3, [r7, #4]
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	81fb      	strh	r3, [r7, #14]
 800cb4e:	460b      	mov	r3, r1
 800cb50:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800cb52:	2000      	movs	r0, #0
 800cb54:	f000 f864 	bl	800cc20 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800cb58:	4b16      	ldr	r3, [pc, #88]	; (800cbb4 <shci_send+0x74>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	89fa      	ldrh	r2, [r7, #14]
 800cb5e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800cb62:	4b14      	ldr	r3, [pc, #80]	; (800cbb4 <shci_send+0x74>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	7b7a      	ldrb	r2, [r7, #13]
 800cb68:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800cb6a:	4b12      	ldr	r3, [pc, #72]	; (800cbb4 <shci_send+0x74>)
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	330c      	adds	r3, #12
 800cb70:	7b7a      	ldrb	r2, [r7, #13]
 800cb72:	68b9      	ldr	r1, [r7, #8]
 800cb74:	4618      	mov	r0, r3
 800cb76:	f005 fbd1 	bl	801231c <memcpy>

  shciContext.io.Send(0,0);
 800cb7a:	4b0f      	ldr	r3, [pc, #60]	; (800cbb8 <shci_send+0x78>)
 800cb7c:	691b      	ldr	r3, [r3, #16]
 800cb7e:	2100      	movs	r1, #0
 800cb80:	2000      	movs	r0, #0
 800cb82:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800cb84:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800cb88:	f7f5 fab6 	bl	80020f8 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f103 0008 	add.w	r0, r3, #8
 800cb92:	4b08      	ldr	r3, [pc, #32]	; (800cbb4 <shci_send+0x74>)
 800cb94:	6819      	ldr	r1, [r3, #0]
 800cb96:	4b07      	ldr	r3, [pc, #28]	; (800cbb4 <shci_send+0x74>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	789b      	ldrb	r3, [r3, #2]
 800cb9c:	3303      	adds	r3, #3
 800cb9e:	461a      	mov	r2, r3
 800cba0:	f005 fbbc 	bl	801231c <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800cba4:	2001      	movs	r0, #1
 800cba6:	f000 f83b 	bl	800cc20 <Cmd_SetStatus>

  return;
 800cbaa:	bf00      	nop
}
 800cbac:	3710      	adds	r7, #16
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}
 800cbb2:	bf00      	nop
 800cbb4:	200003b0 	.word	0x200003b0
 800cbb8:	2000041c 	.word	0x2000041c

0800cbbc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b086      	sub	sp, #24
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800cbc4:	4a10      	ldr	r2, [pc, #64]	; (800cc08 <TlInit+0x4c>)
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800cbca:	4810      	ldr	r0, [pc, #64]	; (800cc0c <TlInit+0x50>)
 800cbcc:	f000 fcce 	bl	800d56c <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800cbd0:	2001      	movs	r0, #1
 800cbd2:	f000 f825 	bl	800cc20 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800cbd6:	4b0e      	ldr	r3, [pc, #56]	; (800cc10 <TlInit+0x54>)
 800cbd8:	2201      	movs	r2, #1
 800cbda:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800cbdc:	4b0d      	ldr	r3, [pc, #52]	; (800cc14 <TlInit+0x58>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d00c      	beq.n	800cbfe <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800cbe8:	4b0b      	ldr	r3, [pc, #44]	; (800cc18 <TlInit+0x5c>)
 800cbea:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800cbec:	4b0b      	ldr	r3, [pc, #44]	; (800cc1c <TlInit+0x60>)
 800cbee:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800cbf0:	4b08      	ldr	r3, [pc, #32]	; (800cc14 <TlInit+0x58>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	f107 020c 	add.w	r2, r7, #12
 800cbf8:	4610      	mov	r0, r2
 800cbfa:	4798      	blx	r3
  }

  return;
 800cbfc:	bf00      	nop
 800cbfe:	bf00      	nop
}
 800cc00:	3718      	adds	r7, #24
 800cc02:	46bd      	mov	sp, r7
 800cc04:	bd80      	pop	{r7, pc}
 800cc06:	bf00      	nop
 800cc08:	200003b0 	.word	0x200003b0
 800cc0c:	200003a4 	.word	0x200003a4
 800cc10:	200003b4 	.word	0x200003b4
 800cc14:	2000041c 	.word	0x2000041c
 800cc18:	0800cc71 	.word	0x0800cc71
 800cc1c:	0800cc89 	.word	0x0800cc89

0800cc20 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b082      	sub	sp, #8
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	4603      	mov	r3, r0
 800cc28:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800cc2a:	79fb      	ldrb	r3, [r7, #7]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d10b      	bne.n	800cc48 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800cc30:	4b0d      	ldr	r3, [pc, #52]	; (800cc68 <Cmd_SetStatus+0x48>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d003      	beq.n	800cc40 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800cc38:	4b0b      	ldr	r3, [pc, #44]	; (800cc68 <Cmd_SetStatus+0x48>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2000      	movs	r0, #0
 800cc3e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800cc40:	4b0a      	ldr	r3, [pc, #40]	; (800cc6c <Cmd_SetStatus+0x4c>)
 800cc42:	2200      	movs	r2, #0
 800cc44:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800cc46:	e00b      	b.n	800cc60 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800cc48:	4b08      	ldr	r3, [pc, #32]	; (800cc6c <Cmd_SetStatus+0x4c>)
 800cc4a:	2201      	movs	r2, #1
 800cc4c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800cc4e:	4b06      	ldr	r3, [pc, #24]	; (800cc68 <Cmd_SetStatus+0x48>)
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d004      	beq.n	800cc60 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800cc56:	4b04      	ldr	r3, [pc, #16]	; (800cc68 <Cmd_SetStatus+0x48>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	2001      	movs	r0, #1
 800cc5c:	4798      	blx	r3
  return;
 800cc5e:	bf00      	nop
 800cc60:	bf00      	nop
}
 800cc62:	3708      	adds	r7, #8
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}
 800cc68:	2000043c 	.word	0x2000043c
 800cc6c:	200003ac 	.word	0x200003ac

0800cc70 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b082      	sub	sp, #8
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800cc78:	2000      	movs	r0, #0
 800cc7a:	f7f5 fa2d 	bl	80020d8 <shci_cmd_resp_release>

  return;
 800cc7e:	bf00      	nop
}
 800cc80:	3708      	adds	r7, #8
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}
	...

0800cc88 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b082      	sub	sp, #8
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800cc90:	6879      	ldr	r1, [r7, #4]
 800cc92:	4805      	ldr	r0, [pc, #20]	; (800cca8 <TlUserEvtReceived+0x20>)
 800cc94:	f000 fcbe 	bl	800d614 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800cc98:	4803      	ldr	r0, [pc, #12]	; (800cca8 <TlUserEvtReceived+0x20>)
 800cc9a:	f7f5 fa0d 	bl	80020b8 <shci_notify_asynch_evt>

  return;
 800cc9e:	bf00      	nop
}
 800cca0:	3708      	adds	r7, #8
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	200003a4 	.word	0x200003a4

0800ccac <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800ccac:	b480      	push	{r7}
 800ccae:	b083      	sub	sp, #12
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	4a05      	ldr	r2, [pc, #20]	; (800cccc <shci_register_io_bus+0x20>)
 800ccb8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	4a04      	ldr	r2, [pc, #16]	; (800ccd0 <shci_register_io_bus+0x24>)
 800ccbe:	611a      	str	r2, [r3, #16]

  return;
 800ccc0:	bf00      	nop
}
 800ccc2:	370c      	adds	r7, #12
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccca:	4770      	bx	lr
 800cccc:	0800ce69 	.word	0x0800ce69
 800ccd0:	0800cebd 	.word	0x0800cebd

0800ccd4 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800ccd8:	f7f4 fec2 	bl	8001a60 <HW_IPCC_Enable>

  return;
 800ccdc:	bf00      	nop
}
 800ccde:	bd80      	pop	{r7, pc}

0800cce0 <TL_Init>:


void TL_Init( void )
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800cce4:	4b10      	ldr	r3, [pc, #64]	; (800cd28 <TL_Init+0x48>)
 800cce6:	4a11      	ldr	r2, [pc, #68]	; (800cd2c <TL_Init+0x4c>)
 800cce8:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800ccea:	4b0f      	ldr	r3, [pc, #60]	; (800cd28 <TL_Init+0x48>)
 800ccec:	4a10      	ldr	r2, [pc, #64]	; (800cd30 <TL_Init+0x50>)
 800ccee:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800ccf0:	4b0d      	ldr	r3, [pc, #52]	; (800cd28 <TL_Init+0x48>)
 800ccf2:	4a10      	ldr	r2, [pc, #64]	; (800cd34 <TL_Init+0x54>)
 800ccf4:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800ccf6:	4b0c      	ldr	r3, [pc, #48]	; (800cd28 <TL_Init+0x48>)
 800ccf8:	4a0f      	ldr	r2, [pc, #60]	; (800cd38 <TL_Init+0x58>)
 800ccfa:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_lld_ble_table = &TL_LldBleTable;
 800ccfc:	4b0a      	ldr	r3, [pc, #40]	; (800cd28 <TL_Init+0x48>)
 800ccfe:	4a0f      	ldr	r2, [pc, #60]	; (800cd3c <TL_Init+0x5c>)
 800cd00:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800cd02:	4b09      	ldr	r3, [pc, #36]	; (800cd28 <TL_Init+0x48>)
 800cd04:	4a0e      	ldr	r2, [pc, #56]	; (800cd40 <TL_Init+0x60>)
 800cd06:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800cd08:	4b07      	ldr	r3, [pc, #28]	; (800cd28 <TL_Init+0x48>)
 800cd0a:	4a0e      	ldr	r2, [pc, #56]	; (800cd44 <TL_Init+0x64>)
 800cd0c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800cd0e:	4b06      	ldr	r3, [pc, #24]	; (800cd28 <TL_Init+0x48>)
 800cd10:	4a0d      	ldr	r2, [pc, #52]	; (800cd48 <TL_Init+0x68>)
 800cd12:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800cd14:	4b04      	ldr	r3, [pc, #16]	; (800cd28 <TL_Init+0x48>)
 800cd16:	4a0d      	ldr	r2, [pc, #52]	; (800cd4c <TL_Init+0x6c>)
 800cd18:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800cd1a:	4b03      	ldr	r3, [pc, #12]	; (800cd28 <TL_Init+0x48>)
 800cd1c:	4a0c      	ldr	r2, [pc, #48]	; (800cd50 <TL_Init+0x70>)
 800cd1e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800cd20:	f7f4 feb2 	bl	8001a88 <HW_IPCC_Init>

  return;
 800cd24:	bf00      	nop
}
 800cd26:	bd80      	pop	{r7, pc}
 800cd28:	20030000 	.word	0x20030000
 800cd2c:	20030134 	.word	0x20030134
 800cd30:	20030154 	.word	0x20030154
 800cd34:	20030164 	.word	0x20030164
 800cd38:	20030170 	.word	0x20030170
 800cd3c:	20030178 	.word	0x20030178
 800cd40:	20030180 	.word	0x20030180
 800cd44:	20030188 	.word	0x20030188
 800cd48:	200301a4 	.word	0x200301a4
 800cd4c:	200301a8 	.word	0x200301a8
 800cd50:	200301b4 	.word	0x200301b4

0800cd54 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b084      	sub	sp, #16
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800cd60:	4811      	ldr	r0, [pc, #68]	; (800cda8 <TL_BLE_Init+0x54>)
 800cd62:	f000 fc03 	bl	800d56c <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800cd66:	4b11      	ldr	r3, [pc, #68]	; (800cdac <TL_BLE_Init+0x58>)
 800cd68:	685b      	ldr	r3, [r3, #4]
 800cd6a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	689a      	ldr	r2, [r3, #8]
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	68da      	ldr	r2, [r3, #12]
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	4a0c      	ldr	r2, [pc, #48]	; (800cdb0 <TL_BLE_Init+0x5c>)
 800cd80:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800cd82:	68bb      	ldr	r3, [r7, #8]
 800cd84:	4a08      	ldr	r2, [pc, #32]	; (800cda8 <TL_BLE_Init+0x54>)
 800cd86:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800cd88:	f7f4 fe94 	bl	8001ab4 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	4a08      	ldr	r2, [pc, #32]	; (800cdb4 <TL_BLE_Init+0x60>)
 800cd92:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	4a07      	ldr	r2, [pc, #28]	; (800cdb8 <TL_BLE_Init+0x64>)
 800cd9a:	6013      	str	r3, [r2, #0]

  return 0;
 800cd9c:	2300      	movs	r3, #0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3710      	adds	r7, #16
 800cda2:	46bd      	mov	sp, r7
 800cda4:	bd80      	pop	{r7, pc}
 800cda6:	bf00      	nop
 800cda8:	200301d0 	.word	0x200301d0
 800cdac:	20030000 	.word	0x20030000
 800cdb0:	20030a48 	.word	0x20030a48
 800cdb4:	20000448 	.word	0x20000448
 800cdb8:	2000044c 	.word	0x2000044c

0800cdbc <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b082      	sub	sp, #8
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
 800cdc4:	460b      	mov	r3, r1
 800cdc6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800cdc8:	4b09      	ldr	r3, [pc, #36]	; (800cdf0 <TL_BLE_SendCmd+0x34>)
 800cdca:	685b      	ldr	r3, [r3, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	2201      	movs	r2, #1
 800cdd0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800cdd2:	4b07      	ldr	r3, [pc, #28]	; (800cdf0 <TL_BLE_SendCmd+0x34>)
 800cdd4:	685b      	ldr	r3, [r3, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4619      	mov	r1, r3
 800cdda:	2001      	movs	r0, #1
 800cddc:	f000 f96c 	bl	800d0b8 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800cde0:	f7f4 fe72 	bl	8001ac8 <HW_IPCC_BLE_SendCmd>

  return 0;
 800cde4:	2300      	movs	r3, #0
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3708      	adds	r7, #8
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}
 800cdee:	bf00      	nop
 800cdf0:	20030000 	.word	0x20030000

0800cdf4 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b082      	sub	sp, #8
 800cdf8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800cdfa:	e01c      	b.n	800ce36 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800cdfc:	1d3b      	adds	r3, r7, #4
 800cdfe:	4619      	mov	r1, r3
 800ce00:	4812      	ldr	r0, [pc, #72]	; (800ce4c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800ce02:	f000 fc4a 	bl	800d69a <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	7a5b      	ldrb	r3, [r3, #9]
 800ce0a:	2b0f      	cmp	r3, #15
 800ce0c:	d003      	beq.n	800ce16 <HW_IPCC_BLE_RxEvtNot+0x22>
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	7a5b      	ldrb	r3, [r3, #9]
 800ce12:	2b0e      	cmp	r3, #14
 800ce14:	d105      	bne.n	800ce22 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	4619      	mov	r1, r3
 800ce1a:	2002      	movs	r0, #2
 800ce1c:	f000 f94c 	bl	800d0b8 <OutputDbgTrace>
 800ce20:	e004      	b.n	800ce2c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	4619      	mov	r1, r3
 800ce26:	2003      	movs	r0, #3
 800ce28:	f000 f946 	bl	800d0b8 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800ce2c:	4b08      	ldr	r3, [pc, #32]	; (800ce50 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	687a      	ldr	r2, [r7, #4]
 800ce32:	4610      	mov	r0, r2
 800ce34:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800ce36:	4805      	ldr	r0, [pc, #20]	; (800ce4c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800ce38:	f000 fba8 	bl	800d58c <LST_is_empty>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d0dc      	beq.n	800cdfc <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800ce42:	bf00      	nop
}
 800ce44:	3708      	adds	r7, #8
 800ce46:	46bd      	mov	sp, r7
 800ce48:	bd80      	pop	{r7, pc}
 800ce4a:	bf00      	nop
 800ce4c:	200301d0 	.word	0x200301d0
 800ce50:	20000448 	.word	0x20000448

0800ce54 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800ce58:	4b02      	ldr	r3, [pc, #8]	; (800ce64 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	4798      	blx	r3

  return;
 800ce5e:	bf00      	nop
}
 800ce60:	bd80      	pop	{r7, pc}
 800ce62:	bf00      	nop
 800ce64:	2000044c 	.word	0x2000044c

0800ce68 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b084      	sub	sp, #16
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800ce74:	480d      	ldr	r0, [pc, #52]	; (800ceac <TL_SYS_Init+0x44>)
 800ce76:	f000 fb79 	bl	800d56c <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800ce7a:	4b0d      	ldr	r3, [pc, #52]	; (800ceb0 <TL_SYS_Init+0x48>)
 800ce7c:	68db      	ldr	r3, [r3, #12]
 800ce7e:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	689a      	ldr	r2, [r3, #8]
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800ce88:	68bb      	ldr	r3, [r7, #8]
 800ce8a:	4a08      	ldr	r2, [pc, #32]	; (800ceac <TL_SYS_Init+0x44>)
 800ce8c:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800ce8e:	f7f4 fe3d 	bl	8001b0c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	4a07      	ldr	r2, [pc, #28]	; (800ceb4 <TL_SYS_Init+0x4c>)
 800ce98:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	685b      	ldr	r3, [r3, #4]
 800ce9e:	4a06      	ldr	r2, [pc, #24]	; (800ceb8 <TL_SYS_Init+0x50>)
 800cea0:	6013      	str	r3, [r2, #0]

  return 0;
 800cea2:	2300      	movs	r3, #0
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3710      	adds	r7, #16
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}
 800ceac:	200301d8 	.word	0x200301d8
 800ceb0:	20030000 	.word	0x20030000
 800ceb4:	20000450 	.word	0x20000450
 800ceb8:	20000454 	.word	0x20000454

0800cebc <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	b082      	sub	sp, #8
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
 800cec4:	460b      	mov	r3, r1
 800cec6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800cec8:	4b09      	ldr	r3, [pc, #36]	; (800cef0 <TL_SYS_SendCmd+0x34>)
 800ceca:	68db      	ldr	r3, [r3, #12]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	2210      	movs	r2, #16
 800ced0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800ced2:	4b07      	ldr	r3, [pc, #28]	; (800cef0 <TL_SYS_SendCmd+0x34>)
 800ced4:	68db      	ldr	r3, [r3, #12]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	4619      	mov	r1, r3
 800ceda:	2004      	movs	r0, #4
 800cedc:	f000 f8ec 	bl	800d0b8 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800cee0:	f7f4 fe1e 	bl	8001b20 <HW_IPCC_SYS_SendCmd>

  return 0;
 800cee4:	2300      	movs	r3, #0
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3708      	adds	r7, #8
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}
 800ceee:	bf00      	nop
 800cef0:	20030000 	.word	0x20030000

0800cef4 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800cef8:	4b07      	ldr	r3, [pc, #28]	; (800cf18 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800cefa:	68db      	ldr	r3, [r3, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	4619      	mov	r1, r3
 800cf00:	2005      	movs	r0, #5
 800cf02:	f000 f8d9 	bl	800d0b8 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800cf06:	4b05      	ldr	r3, [pc, #20]	; (800cf1c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4a03      	ldr	r2, [pc, #12]	; (800cf18 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800cf0c:	68d2      	ldr	r2, [r2, #12]
 800cf0e:	6812      	ldr	r2, [r2, #0]
 800cf10:	4610      	mov	r0, r2
 800cf12:	4798      	blx	r3

  return;
 800cf14:	bf00      	nop
}
 800cf16:	bd80      	pop	{r7, pc}
 800cf18:	20030000 	.word	0x20030000
 800cf1c:	20000450 	.word	0x20000450

0800cf20 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800cf26:	e00e      	b.n	800cf46 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800cf28:	1d3b      	adds	r3, r7, #4
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	480b      	ldr	r0, [pc, #44]	; (800cf5c <HW_IPCC_SYS_EvtNot+0x3c>)
 800cf2e:	f000 fbb4 	bl	800d69a <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	4619      	mov	r1, r3
 800cf36:	2006      	movs	r0, #6
 800cf38:	f000 f8be 	bl	800d0b8 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800cf3c:	4b08      	ldr	r3, [pc, #32]	; (800cf60 <HW_IPCC_SYS_EvtNot+0x40>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	687a      	ldr	r2, [r7, #4]
 800cf42:	4610      	mov	r0, r2
 800cf44:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800cf46:	4805      	ldr	r0, [pc, #20]	; (800cf5c <HW_IPCC_SYS_EvtNot+0x3c>)
 800cf48:	f000 fb20 	bl	800d58c <LST_is_empty>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d0ea      	beq.n	800cf28 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800cf52:	bf00      	nop
}
 800cf54:	3708      	adds	r7, #8
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}
 800cf5a:	bf00      	nop
 800cf5c:	200301d8 	.word	0x200301d8
 800cf60:	20000454 	.word	0x20000454

0800cf64 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800cf6c:	4817      	ldr	r0, [pc, #92]	; (800cfcc <TL_MM_Init+0x68>)
 800cf6e:	f000 fafd 	bl	800d56c <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800cf72:	4817      	ldr	r0, [pc, #92]	; (800cfd0 <TL_MM_Init+0x6c>)
 800cf74:	f000 fafa 	bl	800d56c <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800cf78:	4b16      	ldr	r3, [pc, #88]	; (800cfd4 <TL_MM_Init+0x70>)
 800cf7a:	691b      	ldr	r3, [r3, #16]
 800cf7c:	4a16      	ldr	r2, [pc, #88]	; (800cfd8 <TL_MM_Init+0x74>)
 800cf7e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800cf80:	4b15      	ldr	r3, [pc, #84]	; (800cfd8 <TL_MM_Init+0x74>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	687a      	ldr	r2, [r7, #4]
 800cf86:	6892      	ldr	r2, [r2, #8]
 800cf88:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800cf8a:	4b13      	ldr	r3, [pc, #76]	; (800cfd8 <TL_MM_Init+0x74>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	687a      	ldr	r2, [r7, #4]
 800cf90:	68d2      	ldr	r2, [r2, #12]
 800cf92:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800cf94:	4b10      	ldr	r3, [pc, #64]	; (800cfd8 <TL_MM_Init+0x74>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	4a0c      	ldr	r2, [pc, #48]	; (800cfcc <TL_MM_Init+0x68>)
 800cf9a:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800cf9c:	4b0e      	ldr	r3, [pc, #56]	; (800cfd8 <TL_MM_Init+0x74>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	687a      	ldr	r2, [r7, #4]
 800cfa2:	6812      	ldr	r2, [r2, #0]
 800cfa4:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800cfa6:	4b0c      	ldr	r3, [pc, #48]	; (800cfd8 <TL_MM_Init+0x74>)
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	687a      	ldr	r2, [r7, #4]
 800cfac:	6852      	ldr	r2, [r2, #4]
 800cfae:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800cfb0:	4b09      	ldr	r3, [pc, #36]	; (800cfd8 <TL_MM_Init+0x74>)
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	687a      	ldr	r2, [r7, #4]
 800cfb6:	6912      	ldr	r2, [r2, #16]
 800cfb8:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800cfba:	4b07      	ldr	r3, [pc, #28]	; (800cfd8 <TL_MM_Init+0x74>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	687a      	ldr	r2, [r7, #4]
 800cfc0:	6952      	ldr	r2, [r2, #20]
 800cfc2:	619a      	str	r2, [r3, #24]

  return;
 800cfc4:	bf00      	nop
}
 800cfc6:	3708      	adds	r7, #8
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}
 800cfcc:	200301c0 	.word	0x200301c0
 800cfd0:	20000440 	.word	0x20000440
 800cfd4:	20030000 	.word	0x20030000
 800cfd8:	20000458 	.word	0x20000458

0800cfdc <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b082      	sub	sp, #8
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800cfe4:	6879      	ldr	r1, [r7, #4]
 800cfe6:	4807      	ldr	r0, [pc, #28]	; (800d004 <TL_MM_EvtDone+0x28>)
 800cfe8:	f000 fb14 	bl	800d614 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800cfec:	6879      	ldr	r1, [r7, #4]
 800cfee:	2000      	movs	r0, #0
 800cff0:	f000 f862 	bl	800d0b8 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800cff4:	4804      	ldr	r0, [pc, #16]	; (800d008 <TL_MM_EvtDone+0x2c>)
 800cff6:	f7f4 fdb9 	bl	8001b6c <HW_IPCC_MM_SendFreeBuf>

  return;
 800cffa:	bf00      	nop
}
 800cffc:	3708      	adds	r7, #8
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}
 800d002:	bf00      	nop
 800d004:	20000440 	.word	0x20000440
 800d008:	0800d00d 	.word	0x0800d00d

0800d00c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b082      	sub	sp, #8
 800d010:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800d012:	e00c      	b.n	800d02e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800d014:	1d3b      	adds	r3, r7, #4
 800d016:	4619      	mov	r1, r3
 800d018:	480a      	ldr	r0, [pc, #40]	; (800d044 <SendFreeBuf+0x38>)
 800d01a:	f000 fb3e 	bl	800d69a <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800d01e:	4b0a      	ldr	r3, [pc, #40]	; (800d048 <SendFreeBuf+0x3c>)
 800d020:	691b      	ldr	r3, [r3, #16]
 800d022:	691b      	ldr	r3, [r3, #16]
 800d024:	687a      	ldr	r2, [r7, #4]
 800d026:	4611      	mov	r1, r2
 800d028:	4618      	mov	r0, r3
 800d02a:	f000 faf3 	bl	800d614 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800d02e:	4805      	ldr	r0, [pc, #20]	; (800d044 <SendFreeBuf+0x38>)
 800d030:	f000 faac 	bl	800d58c <LST_is_empty>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	d0ec      	beq.n	800d014 <SendFreeBuf+0x8>
  }

  return;
 800d03a:	bf00      	nop
}
 800d03c:	3708      	adds	r7, #8
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd80      	pop	{r7, pc}
 800d042:	bf00      	nop
 800d044:	20000440 	.word	0x20000440
 800d048:	20030000 	.word	0x20030000

0800d04c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800d050:	4805      	ldr	r0, [pc, #20]	; (800d068 <TL_TRACES_Init+0x1c>)
 800d052:	f000 fa8b 	bl	800d56c <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800d056:	4b05      	ldr	r3, [pc, #20]	; (800d06c <TL_TRACES_Init+0x20>)
 800d058:	695b      	ldr	r3, [r3, #20]
 800d05a:	4a03      	ldr	r2, [pc, #12]	; (800d068 <TL_TRACES_Init+0x1c>)
 800d05c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800d05e:	f7f4 fdbb 	bl	8001bd8 <HW_IPCC_TRACES_Init>

  return;
 800d062:	bf00      	nop
}
 800d064:	bd80      	pop	{r7, pc}
 800d066:	bf00      	nop
 800d068:	200301c8 	.word	0x200301c8
 800d06c:	20030000 	.word	0x20030000

0800d070 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b082      	sub	sp, #8
 800d074:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800d076:	e008      	b.n	800d08a <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800d078:	1d3b      	adds	r3, r7, #4
 800d07a:	4619      	mov	r1, r3
 800d07c:	4808      	ldr	r0, [pc, #32]	; (800d0a0 <HW_IPCC_TRACES_EvtNot+0x30>)
 800d07e:	f000 fb0c 	bl	800d69a <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	4618      	mov	r0, r3
 800d086:	f000 f80d 	bl	800d0a4 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800d08a:	4805      	ldr	r0, [pc, #20]	; (800d0a0 <HW_IPCC_TRACES_EvtNot+0x30>)
 800d08c:	f000 fa7e 	bl	800d58c <LST_is_empty>
 800d090:	4603      	mov	r3, r0
 800d092:	2b00      	cmp	r3, #0
 800d094:	d0f0      	beq.n	800d078 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800d096:	bf00      	nop
}
 800d098:	3708      	adds	r7, #8
 800d09a:	46bd      	mov	sp, r7
 800d09c:	bd80      	pop	{r7, pc}
 800d09e:	bf00      	nop
 800d0a0:	200301c8 	.word	0x200301c8

0800d0a4 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b083      	sub	sp, #12
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800d0ac:	bf00      	nop
 800d0ae:	370c      	adds	r7, #12
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b6:	4770      	bx	lr

0800d0b8 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b085      	sub	sp, #20
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	4603      	mov	r3, r0
 800d0c0:	6039      	str	r1, [r7, #0]
 800d0c2:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800d0c4:	79fb      	ldrb	r3, [r7, #7]
 800d0c6:	2b06      	cmp	r3, #6
 800d0c8:	d849      	bhi.n	800d15e <OutputDbgTrace+0xa6>
 800d0ca:	a201      	add	r2, pc, #4	; (adr r2, 800d0d0 <OutputDbgTrace+0x18>)
 800d0cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0d0:	0800d0ed 	.word	0x0800d0ed
 800d0d4:	0800d10f 	.word	0x0800d10f
 800d0d8:	0800d115 	.word	0x0800d115
 800d0dc:	0800d12f 	.word	0x0800d12f
 800d0e0:	0800d13b 	.word	0x0800d13b
 800d0e4:	0800d141 	.word	0x0800d141
 800d0e8:	0800d153 	.word	0x0800d153
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	7a5b      	ldrb	r3, [r3, #9]
 800d0f4:	2b0f      	cmp	r3, #15
 800d0f6:	d004      	beq.n	800d102 <OutputDbgTrace+0x4a>
 800d0f8:	2bff      	cmp	r3, #255	; 0xff
 800d0fa:	d004      	beq.n	800d106 <OutputDbgTrace+0x4e>
 800d0fc:	2b0e      	cmp	r3, #14
 800d0fe:	d004      	beq.n	800d10a <OutputDbgTrace+0x52>
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800d100:	e004      	b.n	800d10c <OutputDbgTrace+0x54>
          break;
 800d102:	bf00      	nop
 800d104:	e02c      	b.n	800d160 <OutputDbgTrace+0xa8>
          break;
 800d106:	bf00      	nop
 800d108:	e02a      	b.n	800d160 <OutputDbgTrace+0xa8>
          break;
 800d10a:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800d10c:	e028      	b.n	800d160 <OutputDbgTrace+0xa8>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800d112:	e025      	b.n	800d160 <OutputDbgTrace+0xa8>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	7a5b      	ldrb	r3, [r3, #9]
 800d11c:	2b0e      	cmp	r3, #14
 800d11e:	d002      	beq.n	800d126 <OutputDbgTrace+0x6e>
 800d120:	2b0f      	cmp	r3, #15
 800d122:	d002      	beq.n	800d12a <OutputDbgTrace+0x72>
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800d124:	e002      	b.n	800d12c <OutputDbgTrace+0x74>
          break;
 800d126:	bf00      	nop
 800d128:	e01a      	b.n	800d160 <OutputDbgTrace+0xa8>
          break;
 800d12a:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800d12c:	e018      	b.n	800d160 <OutputDbgTrace+0xa8>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	7a5b      	ldrb	r3, [r3, #9]
 800d136:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800d138:	e012      	b.n	800d160 <OutputDbgTrace+0xa8>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800d13e:	e00f      	b.n	800d160 <OutputDbgTrace+0xa8>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	7a5b      	ldrb	r3, [r3, #9]
 800d148:	2b0e      	cmp	r3, #14
 800d14a:	d000      	beq.n	800d14e <OutputDbgTrace+0x96>
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800d14c:	e000      	b.n	800d150 <OutputDbgTrace+0x98>
          break;
 800d14e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800d150:	e006      	b.n	800d160 <OutputDbgTrace+0xa8>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	7a5b      	ldrb	r3, [r3, #9]
 800d15a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800d15c:	e000      	b.n	800d160 <OutputDbgTrace+0xa8>

    default:
      break;
 800d15e:	bf00      	nop
  }

  return;
 800d160:	bf00      	nop
}
 800d162:	3714      	adds	r7, #20
 800d164:	46bd      	mov	sp, r7
 800d166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16a:	4770      	bx	lr

0800d16c <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b08a      	sub	sp, #40	; 0x28
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blue_aci *blue_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800d174:	2300      	movs	r3, #0
 800d176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	3301      	adds	r3, #1
 800d17e:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800d180:	6a3b      	ldr	r3, [r7, #32]
 800d182:	781b      	ldrb	r3, [r3, #0]
 800d184:	2bff      	cmp	r3, #255	; 0xff
 800d186:	d000      	beq.n	800d18a <PeerToPeer_Event_Handler+0x1e>
      }
    }
    break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800d188:	e04a      	b.n	800d220 <PeerToPeer_Event_Handler+0xb4>
      blue_evt = (evt_blue_aci*)event_pckt->data;
 800d18a:	6a3b      	ldr	r3, [r7, #32]
 800d18c:	3302      	adds	r3, #2
 800d18e:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode)
 800d190:	69fb      	ldr	r3, [r7, #28]
 800d192:	881b      	ldrh	r3, [r3, #0]
 800d194:	b29b      	uxth	r3, r3
 800d196:	461a      	mov	r2, r3
 800d198:	f640 4301 	movw	r3, #3073	; 0xc01
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d000      	beq.n	800d1a2 <PeerToPeer_Event_Handler+0x36>
          break;
 800d1a0:	e03d      	b.n	800d21e <PeerToPeer_Event_Handler+0xb2>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data;
 800d1a2:	69fb      	ldr	r3, [r7, #28]
 800d1a4:	3302      	adds	r3, #2
 800d1a6:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800d1a8:	69bb      	ldr	r3, [r7, #24]
 800d1aa:	885b      	ldrh	r3, [r3, #2]
 800d1ac:	b29b      	uxth	r3, r3
 800d1ae:	461a      	mov	r2, r3
 800d1b0:	4b1e      	ldr	r3, [pc, #120]	; (800d22c <PeerToPeer_Event_Handler+0xc0>)
 800d1b2:	889b      	ldrh	r3, [r3, #4]
 800d1b4:	3302      	adds	r3, #2
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	d118      	bne.n	800d1ec <PeerToPeer_Event_Handler+0x80>
              return_value = SVCCTL_EvtAckFlowEnable;
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800d1c0:	69bb      	ldr	r3, [r7, #24]
 800d1c2:	7a1b      	ldrb	r3, [r3, #8]
 800d1c4:	f003 0301 	and.w	r3, r3, #1
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d007      	beq.n	800d1dc <PeerToPeer_Event_Handler+0x70>
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d1d0:	f107 0308 	add.w	r3, r7, #8
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f7f4 f9cb 	bl	8001570 <P2PS_STM_App_Notification>
        break;
 800d1da:	e01f      	b.n	800d21c <PeerToPeer_Event_Handler+0xb0>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800d1dc:	2301      	movs	r3, #1
 800d1de:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d1e0:	f107 0308 	add.w	r3, r7, #8
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f7f4 f9c3 	bl	8001570 <P2PS_STM_App_Notification>
        break;
 800d1ea:	e017      	b.n	800d21c <PeerToPeer_Event_Handler+0xb0>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800d1ec:	69bb      	ldr	r3, [r7, #24]
 800d1ee:	885b      	ldrh	r3, [r3, #2]
 800d1f0:	b29b      	uxth	r3, r3
 800d1f2:	461a      	mov	r2, r3
 800d1f4:	4b0d      	ldr	r3, [pc, #52]	; (800d22c <PeerToPeer_Event_Handler+0xc0>)
 800d1f6:	885b      	ldrh	r3, [r3, #2]
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	429a      	cmp	r2, r3
 800d1fc:	d10e      	bne.n	800d21c <PeerToPeer_Event_Handler+0xb0>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800d1fe:	2303      	movs	r3, #3
 800d200:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800d202:	69bb      	ldr	r3, [r7, #24]
 800d204:	88db      	ldrh	r3, [r3, #6]
 800d206:	b29b      	uxth	r3, r3
 800d208:	b2db      	uxtb	r3, r3
 800d20a:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800d20c:	69bb      	ldr	r3, [r7, #24]
 800d20e:	3308      	adds	r3, #8
 800d210:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);
 800d212:	f107 0308 	add.w	r3, r7, #8
 800d216:	4618      	mov	r0, r3
 800d218:	f7f4 f9aa 	bl	8001570 <P2PS_STM_App_Notification>
        break;
 800d21c:	bf00      	nop
    break; /* HCI_EVT_VENDOR_SPECIFIC */
 800d21e:	bf00      	nop
  }

  return(return_value);
 800d220:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800d224:	4618      	mov	r0, r3
 800d226:	3728      	adds	r7, #40	; 0x28
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	2000039c 	.word	0x2000039c

0800d230 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b08a      	sub	sp, #40	; 0x28
 800d234:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800d236:	484a      	ldr	r0, [pc, #296]	; (800d360 <P2PS_STM_Init+0x130>)
 800d238:	f7fe fa30 	bl	800b69c <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800d23c:	238f      	movs	r3, #143	; 0x8f
 800d23e:	703b      	strb	r3, [r7, #0]
 800d240:	23e5      	movs	r3, #229	; 0xe5
 800d242:	707b      	strb	r3, [r7, #1]
 800d244:	23b3      	movs	r3, #179	; 0xb3
 800d246:	70bb      	strb	r3, [r7, #2]
 800d248:	23d5      	movs	r3, #213	; 0xd5
 800d24a:	70fb      	strb	r3, [r7, #3]
 800d24c:	232e      	movs	r3, #46	; 0x2e
 800d24e:	713b      	strb	r3, [r7, #4]
 800d250:	237f      	movs	r3, #127	; 0x7f
 800d252:	717b      	strb	r3, [r7, #5]
 800d254:	234a      	movs	r3, #74	; 0x4a
 800d256:	71bb      	strb	r3, [r7, #6]
 800d258:	2398      	movs	r3, #152	; 0x98
 800d25a:	71fb      	strb	r3, [r7, #7]
 800d25c:	232a      	movs	r3, #42	; 0x2a
 800d25e:	723b      	strb	r3, [r7, #8]
 800d260:	2348      	movs	r3, #72	; 0x48
 800d262:	727b      	strb	r3, [r7, #9]
 800d264:	237a      	movs	r3, #122	; 0x7a
 800d266:	72bb      	strb	r3, [r7, #10]
 800d268:	23cc      	movs	r3, #204	; 0xcc
 800d26a:	72fb      	strb	r3, [r7, #11]
 800d26c:	2340      	movs	r3, #64	; 0x40
 800d26e:	733b      	strb	r3, [r7, #12]
 800d270:	23fe      	movs	r3, #254	; 0xfe
 800d272:	737b      	strb	r3, [r7, #13]
 800d274:	2300      	movs	r3, #0
 800d276:	73bb      	strb	r3, [r7, #14]
 800d278:	2300      	movs	r3, #0
 800d27a:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800d27c:	4639      	mov	r1, r7
 800d27e:	4b39      	ldr	r3, [pc, #228]	; (800d364 <P2PS_STM_Init+0x134>)
 800d280:	9300      	str	r3, [sp, #0]
 800d282:	2308      	movs	r3, #8
 800d284:	2201      	movs	r2, #1
 800d286:	2002      	movs	r0, #2
 800d288:	f7fe fe39 	bl	800befe <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800d28c:	2319      	movs	r3, #25
 800d28e:	703b      	strb	r3, [r7, #0]
 800d290:	23ed      	movs	r3, #237	; 0xed
 800d292:	707b      	strb	r3, [r7, #1]
 800d294:	2382      	movs	r3, #130	; 0x82
 800d296:	70bb      	strb	r3, [r7, #2]
 800d298:	23ae      	movs	r3, #174	; 0xae
 800d29a:	70fb      	strb	r3, [r7, #3]
 800d29c:	23ed      	movs	r3, #237	; 0xed
 800d29e:	713b      	strb	r3, [r7, #4]
 800d2a0:	2321      	movs	r3, #33	; 0x21
 800d2a2:	717b      	strb	r3, [r7, #5]
 800d2a4:	234c      	movs	r3, #76	; 0x4c
 800d2a6:	71bb      	strb	r3, [r7, #6]
 800d2a8:	239d      	movs	r3, #157	; 0x9d
 800d2aa:	71fb      	strb	r3, [r7, #7]
 800d2ac:	2341      	movs	r3, #65	; 0x41
 800d2ae:	723b      	strb	r3, [r7, #8]
 800d2b0:	2345      	movs	r3, #69	; 0x45
 800d2b2:	727b      	strb	r3, [r7, #9]
 800d2b4:	2322      	movs	r3, #34	; 0x22
 800d2b6:	72bb      	strb	r3, [r7, #10]
 800d2b8:	238e      	movs	r3, #142	; 0x8e
 800d2ba:	72fb      	strb	r3, [r7, #11]
 800d2bc:	2341      	movs	r3, #65	; 0x41
 800d2be:	733b      	strb	r3, [r7, #12]
 800d2c0:	23fe      	movs	r3, #254	; 0xfe
 800d2c2:	737b      	strb	r3, [r7, #13]
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	73bb      	strb	r3, [r7, #14]
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800d2cc:	4b25      	ldr	r3, [pc, #148]	; (800d364 <P2PS_STM_Init+0x134>)
 800d2ce:	8818      	ldrh	r0, [r3, #0]
 800d2d0:	463a      	mov	r2, r7
 800d2d2:	4b25      	ldr	r3, [pc, #148]	; (800d368 <P2PS_STM_Init+0x138>)
 800d2d4:	9305      	str	r3, [sp, #20]
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	9304      	str	r3, [sp, #16]
 800d2da:	230a      	movs	r3, #10
 800d2dc:	9303      	str	r3, [sp, #12]
 800d2de:	2301      	movs	r3, #1
 800d2e0:	9302      	str	r3, [sp, #8]
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	9301      	str	r3, [sp, #4]
 800d2e6:	2306      	movs	r3, #6
 800d2e8:	9300      	str	r3, [sp, #0]
 800d2ea:	2314      	movs	r3, #20
 800d2ec:	2102      	movs	r1, #2
 800d2ee:	f7fe feb5 	bl	800c05c <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800d2f2:	2319      	movs	r3, #25
 800d2f4:	703b      	strb	r3, [r7, #0]
 800d2f6:	23ed      	movs	r3, #237	; 0xed
 800d2f8:	707b      	strb	r3, [r7, #1]
 800d2fa:	2382      	movs	r3, #130	; 0x82
 800d2fc:	70bb      	strb	r3, [r7, #2]
 800d2fe:	23ae      	movs	r3, #174	; 0xae
 800d300:	70fb      	strb	r3, [r7, #3]
 800d302:	23ed      	movs	r3, #237	; 0xed
 800d304:	713b      	strb	r3, [r7, #4]
 800d306:	2321      	movs	r3, #33	; 0x21
 800d308:	717b      	strb	r3, [r7, #5]
 800d30a:	234c      	movs	r3, #76	; 0x4c
 800d30c:	71bb      	strb	r3, [r7, #6]
 800d30e:	239d      	movs	r3, #157	; 0x9d
 800d310:	71fb      	strb	r3, [r7, #7]
 800d312:	2341      	movs	r3, #65	; 0x41
 800d314:	723b      	strb	r3, [r7, #8]
 800d316:	2345      	movs	r3, #69	; 0x45
 800d318:	727b      	strb	r3, [r7, #9]
 800d31a:	2322      	movs	r3, #34	; 0x22
 800d31c:	72bb      	strb	r3, [r7, #10]
 800d31e:	238e      	movs	r3, #142	; 0x8e
 800d320:	72fb      	strb	r3, [r7, #11]
 800d322:	2342      	movs	r3, #66	; 0x42
 800d324:	733b      	strb	r3, [r7, #12]
 800d326:	23fe      	movs	r3, #254	; 0xfe
 800d328:	737b      	strb	r3, [r7, #13]
 800d32a:	2300      	movs	r3, #0
 800d32c:	73bb      	strb	r3, [r7, #14]
 800d32e:	2300      	movs	r3, #0
 800d330:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800d332:	4b0c      	ldr	r3, [pc, #48]	; (800d364 <P2PS_STM_Init+0x134>)
 800d334:	8818      	ldrh	r0, [r3, #0]
 800d336:	463a      	mov	r2, r7
 800d338:	4b0c      	ldr	r3, [pc, #48]	; (800d36c <P2PS_STM_Init+0x13c>)
 800d33a:	9305      	str	r3, [sp, #20]
 800d33c:	2301      	movs	r3, #1
 800d33e:	9304      	str	r3, [sp, #16]
 800d340:	230a      	movs	r3, #10
 800d342:	9303      	str	r3, [sp, #12]
 800d344:	2301      	movs	r3, #1
 800d346:	9302      	str	r3, [sp, #8]
 800d348:	2300      	movs	r3, #0
 800d34a:	9301      	str	r3, [sp, #4]
 800d34c:	2310      	movs	r3, #16
 800d34e:	9300      	str	r3, [sp, #0]
 800d350:	2314      	movs	r3, #20
 800d352:	2102      	movs	r1, #2
 800d354:	f7fe fe82 	bl	800c05c <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif


  return;
 800d358:	bf00      	nop
}
 800d35a:	3710      	adds	r7, #16
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}
 800d360:	0800d16d 	.word	0x0800d16d
 800d364:	2000039c 	.word	0x2000039c
 800d368:	2000039e 	.word	0x2000039e
 800d36c:	200003a0 	.word	0x200003a0

0800d370 <P2PS_STM_App_Update_Int8>:

  return result;
}

tBleStatus P2PS_STM_App_Update_Int8(uint16_t UUID, uint8_t *pPayload, uint8_t num_bytes)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b086      	sub	sp, #24
 800d374:	af02      	add	r7, sp, #8
 800d376:	4603      	mov	r3, r0
 800d378:	6039      	str	r1, [r7, #0]
 800d37a:	80fb      	strh	r3, [r7, #6]
 800d37c:	4613      	mov	r3, r2
 800d37e:	717b      	strb	r3, [r7, #5]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800d380:	2342      	movs	r3, #66	; 0x42
 800d382:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800d384:	88fb      	ldrh	r3, [r7, #6]
 800d386:	f64f 6242 	movw	r2, #65090	; 0xfe42
 800d38a:	4293      	cmp	r3, r2
 800d38c:	d000      	beq.n	800d390 <P2PS_STM_App_Update_Int8+0x20>
                             (uint8_t *)  pPayload);

      break;

    default:
      break;
 800d38e:	e00d      	b.n	800d3ac <P2PS_STM_App_Update_Int8+0x3c>
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800d390:	4b09      	ldr	r3, [pc, #36]	; (800d3b8 <P2PS_STM_App_Update_Int8+0x48>)
 800d392:	8818      	ldrh	r0, [r3, #0]
 800d394:	4b08      	ldr	r3, [pc, #32]	; (800d3b8 <P2PS_STM_App_Update_Int8+0x48>)
 800d396:	8899      	ldrh	r1, [r3, #4]
 800d398:	797a      	ldrb	r2, [r7, #5]
 800d39a:	683b      	ldr	r3, [r7, #0]
 800d39c:	9300      	str	r3, [sp, #0]
 800d39e:	4613      	mov	r3, r2
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	f7fe ff45 	bl	800c230 <aci_gatt_update_char_value>
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	73fb      	strb	r3, [r7, #15]
      break;
 800d3aa:	bf00      	nop
  }

  return result;
 800d3ac:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	3710      	adds	r7, #16
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	bf00      	nop
 800d3b8:	2000039c 	.word	0x2000039c

0800d3bc <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800d3bc:	b580      	push	{r7, lr}
 800d3be:	b086      	sub	sp, #24
 800d3c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d3c2:	f3ef 8310 	mrs	r3, PRIMASK
 800d3c6:	60fb      	str	r3, [r7, #12]
  return(result);
 800d3c8:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800d3ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d3cc:	b672      	cpsid	i

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800d3ce:	1cbb      	adds	r3, r7, #2
 800d3d0:	4619      	mov	r1, r3
 800d3d2:	4812      	ldr	r0, [pc, #72]	; (800d41c <DbgTrace_TxCpltCallback+0x60>)
 800d3d4:	f000 fbd7 	bl	800db86 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800d3d8:	1cbb      	adds	r3, r7, #2
 800d3da:	4619      	mov	r1, r3
 800d3dc:	480f      	ldr	r0, [pc, #60]	; (800d41c <DbgTrace_TxCpltCallback+0x60>)
 800d3de:	f000 fcc6 	bl	800dd6e <CircularQueue_Sense>
 800d3e2:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800d3e4:	693b      	ldr	r3, [r7, #16]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d00b      	beq.n	800d402 <DbgTrace_TxCpltCallback+0x46>
 800d3ea:	697b      	ldr	r3, [r7, #20]
 800d3ec:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800d3f4:	887b      	ldrh	r3, [r7, #2]
 800d3f6:	4a0a      	ldr	r2, [pc, #40]	; (800d420 <DbgTrace_TxCpltCallback+0x64>)
 800d3f8:	4619      	mov	r1, r3
 800d3fa:	6938      	ldr	r0, [r7, #16]
 800d3fc:	f7f4 fd60 	bl	8001ec0 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800d400:	e007      	b.n	800d412 <DbgTrace_TxCpltCallback+0x56>
    DbgTracePeripheralReady = SET;
 800d402:	4b08      	ldr	r3, [pc, #32]	; (800d424 <DbgTrace_TxCpltCallback+0x68>)
 800d404:	2201      	movs	r2, #1
 800d406:	701a      	strb	r2, [r3, #0]
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	607b      	str	r3, [r7, #4]
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	f383 8810 	msr	PRIMASK, r3
}
 800d412:	bf00      	nop
 800d414:	3718      	adds	r7, #24
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop
 800d41c:	2000045c 	.word	0x2000045c
 800d420:	0800d3bd 	.word	0x0800d3bd
 800d424:	2000001d 	.word	0x2000001d

0800d428 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b082      	sub	sp, #8
 800d42c:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800d42e:	f7f4 fd40 	bl	8001eb2 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800d432:	2302      	movs	r3, #2
 800d434:	9300      	str	r3, [sp, #0]
 800d436:	2300      	movs	r3, #0
 800d438:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d43c:	4903      	ldr	r1, [pc, #12]	; (800d44c <DbgTraceInit+0x24>)
 800d43e:	4804      	ldr	r0, [pc, #16]	; (800d450 <DbgTraceInit+0x28>)
 800d440:	f000 f948 	bl	800d6d4 <CircularQueue_Init>
#endif 
#endif
  return;
 800d444:	bf00      	nop
}
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
 800d44a:	bf00      	nop
 800d44c:	2000047c 	.word	0x2000047c
 800d450:	2000045c 	.word	0x2000045c

0800d454 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b084      	sub	sp, #16
 800d458:	af00      	add	r7, sp, #0
 800d45a:	60f8      	str	r0, [r7, #12]
 800d45c:	60b9      	str	r1, [r7, #8]
 800d45e:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800d460:	687a      	ldr	r2, [r7, #4]
 800d462:	68b9      	ldr	r1, [r7, #8]
 800d464:	68f8      	ldr	r0, [r7, #12]
 800d466:	f000 f805 	bl	800d474 <DbgTraceWrite>
 800d46a:	4603      	mov	r3, r0
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	3710      	adds	r7, #16
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}

0800d474 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b08a      	sub	sp, #40	; 0x28
 800d478:	af00      	add	r7, sp, #0
 800d47a:	60f8      	str	r0, [r7, #12]
 800d47c:	60b9      	str	r1, [r7, #8]
 800d47e:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800d480:	2300      	movs	r3, #0
 800d482:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d484:	f3ef 8310 	mrs	r3, PRIMASK
 800d488:	61bb      	str	r3, [r7, #24]
  return(result);
 800d48a:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800d48c:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d494:	d102      	bne.n	800d49c <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800d496:	2300      	movs	r3, #0
 800d498:	627b      	str	r3, [r7, #36]	; 0x24
 800d49a:	e034      	b.n	800d506 <DbgTraceWrite+0x92>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	2b01      	cmp	r3, #1
 800d4a0:	d006      	beq.n	800d4b0 <DbgTraceWrite+0x3c>
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	2b02      	cmp	r3, #2
 800d4a6:	d003      	beq.n	800d4b0 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800d4a8:	f04f 33ff 	mov.w	r3, #4294967295
 800d4ac:	627b      	str	r3, [r7, #36]	; 0x24
 800d4ae:	e02a      	b.n	800d506 <DbgTraceWrite+0x92>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d027      	beq.n	800d506 <DbgTraceWrite+0x92>
  {
    chars_written = bufSize;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800d4ba:	b672      	cpsid	i
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	b29a      	uxth	r2, r3
 800d4c0:	2301      	movs	r3, #1
 800d4c2:	68b9      	ldr	r1, [r7, #8]
 800d4c4:	4812      	ldr	r0, [pc, #72]	; (800d510 <DbgTraceWrite+0x9c>)
 800d4c6:	f000 f937 	bl	800d738 <CircularQueue_Add>
 800d4ca:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800d4cc:	69fb      	ldr	r3, [r7, #28]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d014      	beq.n	800d4fc <DbgTraceWrite+0x88>
 800d4d2:	4b10      	ldr	r3, [pc, #64]	; (800d514 <DbgTraceWrite+0xa0>)
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	b2db      	uxtb	r3, r3
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d00f      	beq.n	800d4fc <DbgTraceWrite+0x88>
    {
      DbgTracePeripheralReady = RESET;
 800d4dc:	4b0d      	ldr	r3, [pc, #52]	; (800d514 <DbgTraceWrite+0xa0>)
 800d4de:	2200      	movs	r2, #0
 800d4e0:	701a      	strb	r2, [r3, #0]
 800d4e2:	6a3b      	ldr	r3, [r7, #32]
 800d4e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	f383 8810 	msr	PRIMASK, r3
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	b29b      	uxth	r3, r3
 800d4f0:	4a09      	ldr	r2, [pc, #36]	; (800d518 <DbgTraceWrite+0xa4>)
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	69f8      	ldr	r0, [r7, #28]
 800d4f6:	f7f4 fce3 	bl	8001ec0 <DbgOutputTraces>
 800d4fa:	e004      	b.n	800d506 <DbgTraceWrite+0x92>
 800d4fc:	6a3b      	ldr	r3, [r7, #32]
 800d4fe:	613b      	str	r3, [r7, #16]
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	f383 8810 	msr	PRIMASK, r3
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800d506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3728      	adds	r7, #40	; 0x28
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	2000045c 	.word	0x2000045c
 800d514:	2000001d 	.word	0x2000001d
 800d518:	0800d3bd 	.word	0x0800d3bd

0800d51c <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800d51c:	b480      	push	{r7}
 800d51e:	b085      	sub	sp, #20
 800d520:	af00      	add	r7, sp, #0
 800d522:	4603      	mov	r3, r0
 800d524:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800d526:	4b0f      	ldr	r3, [pc, #60]	; (800d564 <OTP_Read+0x48>)
 800d528:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800d52a:	e002      	b.n	800d532 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	3b08      	subs	r3, #8
 800d530:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	3307      	adds	r3, #7
 800d536:	781b      	ldrb	r3, [r3, #0]
 800d538:	79fa      	ldrb	r2, [r7, #7]
 800d53a:	429a      	cmp	r2, r3
 800d53c:	d003      	beq.n	800d546 <OTP_Read+0x2a>
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	4a09      	ldr	r2, [pc, #36]	; (800d568 <OTP_Read+0x4c>)
 800d542:	4293      	cmp	r3, r2
 800d544:	d1f2      	bne.n	800d52c <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	3307      	adds	r3, #7
 800d54a:	781b      	ldrb	r3, [r3, #0]
 800d54c:	79fa      	ldrb	r2, [r7, #7]
 800d54e:	429a      	cmp	r2, r3
 800d550:	d001      	beq.n	800d556 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800d552:	2300      	movs	r3, #0
 800d554:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800d556:	68fb      	ldr	r3, [r7, #12]
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3714      	adds	r7, #20
 800d55c:	46bd      	mov	sp, r7
 800d55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d562:	4770      	bx	lr
 800d564:	1fff73f8 	.word	0x1fff73f8
 800d568:	1fff7000 	.word	0x1fff7000

0800d56c <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800d56c:	b480      	push	{r7}
 800d56e:	b083      	sub	sp, #12
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	687a      	ldr	r2, [r7, #4]
 800d578:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	605a      	str	r2, [r3, #4]
}
 800d580:	bf00      	nop
 800d582:	370c      	adds	r7, #12
 800d584:	46bd      	mov	sp, r7
 800d586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58a:	4770      	bx	lr

0800d58c <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800d58c:	b480      	push	{r7}
 800d58e:	b087      	sub	sp, #28
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d594:	f3ef 8310 	mrs	r3, PRIMASK
 800d598:	60fb      	str	r3, [r7, #12]
  return(result);
 800d59a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800d59c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d59e:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	687a      	ldr	r2, [r7, #4]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d102      	bne.n	800d5b0 <LST_is_empty+0x24>
  {
    return_value = TRUE;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	75fb      	strb	r3, [r7, #23]
 800d5ae:	e001      	b.n	800d5b4 <LST_is_empty+0x28>
  }
  else
  {
    return_value = FALSE;
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	75fb      	strb	r3, [r7, #23]
 800d5b4:	693b      	ldr	r3, [r7, #16]
 800d5b6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5b8:	68bb      	ldr	r3, [r7, #8]
 800d5ba:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800d5be:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	371c      	adds	r7, #28
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ca:	4770      	bx	lr

0800d5cc <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b087      	sub	sp, #28
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
 800d5d4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5d6:	f3ef 8310 	mrs	r3, PRIMASK
 800d5da:	60fb      	str	r3, [r7, #12]
  return(result);
 800d5dc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800d5de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d5e0:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681a      	ldr	r2, [r3, #0]
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	687a      	ldr	r2, [r7, #4]
 800d5ee:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	683a      	ldr	r2, [r7, #0]
 800d5f4:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800d5f6:	683b      	ldr	r3, [r7, #0]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	683a      	ldr	r2, [r7, #0]
 800d5fc:	605a      	str	r2, [r3, #4]
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d602:	693b      	ldr	r3, [r7, #16]
 800d604:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800d608:	bf00      	nop
 800d60a:	371c      	adds	r7, #28
 800d60c:	46bd      	mov	sp, r7
 800d60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d612:	4770      	bx	lr

0800d614 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800d614:	b480      	push	{r7}
 800d616:	b087      	sub	sp, #28
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
 800d61c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d61e:	f3ef 8310 	mrs	r3, PRIMASK
 800d622:	60fb      	str	r3, [r7, #12]
  return(result);
 800d624:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800d626:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d628:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	687a      	ldr	r2, [r7, #4]
 800d62e:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	685a      	ldr	r2, [r3, #4]
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	683a      	ldr	r2, [r7, #0]
 800d63c:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	685b      	ldr	r3, [r3, #4]
 800d642:	683a      	ldr	r2, [r7, #0]
 800d644:	601a      	str	r2, [r3, #0]
 800d646:	697b      	ldr	r3, [r7, #20]
 800d648:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d64a:	693b      	ldr	r3, [r7, #16]
 800d64c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800d650:	bf00      	nop
 800d652:	371c      	adds	r7, #28
 800d654:	46bd      	mov	sp, r7
 800d656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65a:	4770      	bx	lr

0800d65c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800d65c:	b480      	push	{r7}
 800d65e:	b087      	sub	sp, #28
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d664:	f3ef 8310 	mrs	r3, PRIMASK
 800d668:	60fb      	str	r3, [r7, #12]
  return(result);
 800d66a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800d66c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d66e:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	685b      	ldr	r3, [r3, #4]
 800d674:	687a      	ldr	r2, [r7, #4]
 800d676:	6812      	ldr	r2, [r2, #0]
 800d678:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	687a      	ldr	r2, [r7, #4]
 800d680:	6852      	ldr	r2, [r2, #4]
 800d682:	605a      	str	r2, [r3, #4]
 800d684:	697b      	ldr	r3, [r7, #20]
 800d686:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d688:	693b      	ldr	r3, [r7, #16]
 800d68a:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800d68e:	bf00      	nop
 800d690:	371c      	adds	r7, #28
 800d692:	46bd      	mov	sp, r7
 800d694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d698:	4770      	bx	lr

0800d69a <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800d69a:	b580      	push	{r7, lr}
 800d69c:	b086      	sub	sp, #24
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	6078      	str	r0, [r7, #4]
 800d6a2:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d6a4:	f3ef 8310 	mrs	r3, PRIMASK
 800d6a8:	60fb      	str	r3, [r7, #12]
  return(result);
 800d6aa:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800d6ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d6ae:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	4618      	mov	r0, r3
 800d6be:	f7ff ffcd 	bl	800d65c <LST_remove_node>
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800d6cc:	bf00      	nop
 800d6ce:	3718      	adds	r7, #24
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b085      	sub	sp, #20
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	60f8      	str	r0, [r7, #12]
 800d6dc:	60b9      	str	r1, [r7, #8]
 800d6de:	607a      	str	r2, [r7, #4]
 800d6e0:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	68ba      	ldr	r2, [r7, #8]
 800d6e6:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	687a      	ldr	r2, [r7, #4]
 800d704:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	887a      	ldrh	r2, [r7, #2]
 800d70a:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	7e3a      	ldrb	r2, [r7, #24]
 800d710:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800d712:	7e3b      	ldrb	r3, [r7, #24]
 800d714:	f003 0302 	and.w	r3, r3, #2
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d006      	beq.n	800d72a <CircularQueue_Init+0x56>
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	891b      	ldrh	r3, [r3, #8]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d002      	beq.n	800d72a <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800d724:	f04f 33ff 	mov.w	r3, #4294967295
 800d728:	e000      	b.n	800d72c <CircularQueue_Init+0x58>
  }
  return 0;
 800d72a:	2300      	movs	r3, #0
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3714      	adds	r7, #20
 800d730:	46bd      	mov	sp, r7
 800d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d736:	4770      	bx	lr

0800d738 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b08e      	sub	sp, #56	; 0x38
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	60f8      	str	r0, [r7, #12]
 800d740:	60b9      	str	r1, [r7, #8]
 800d742:	603b      	str	r3, [r7, #0]
 800d744:	4613      	mov	r3, r2
 800d746:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800d748:	2300      	movs	r3, #0
 800d74a:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800d74c:	2300      	movs	r3, #0
 800d74e:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */
 800d750:	2300      	movs	r3, #0
 800d752:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800d754:	2300      	movs	r3, #0
 800d756:	62bb      	str	r3, [r7, #40]	; 0x28
 800d758:	2300      	movs	r3, #0
 800d75a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800d75c:	2300      	movs	r3, #0
 800d75e:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800d760:	2300      	movs	r3, #0
 800d762:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	891b      	ldrh	r3, [r3, #8]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d101      	bne.n	800d770 <CircularQueue_Add+0x38>
 800d76c:	2302      	movs	r3, #2
 800d76e:	e000      	b.n	800d772 <CircularQueue_Add+0x3a>
 800d770:	2300      	movs	r3, #0
 800d772:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	695b      	ldr	r3, [r3, #20]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d02a      	beq.n	800d7d2 <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	891b      	ldrh	r3, [r3, #8]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d123      	bne.n	800d7cc <CircularQueue_Add+0x94>
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	681a      	ldr	r2, [r3, #0]
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	691b      	ldr	r3, [r3, #16]
 800d78c:	4413      	add	r3, r2
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	b29a      	uxth	r2, r3
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	6819      	ldr	r1, [r3, #0]
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	691b      	ldr	r3, [r3, #16]
 800d79a:	1c58      	adds	r0, r3, #1
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	685b      	ldr	r3, [r3, #4]
 800d7a0:	4298      	cmp	r0, r3
 800d7a2:	d306      	bcc.n	800d7b2 <CircularQueue_Add+0x7a>
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	6918      	ldr	r0, [r3, #16]
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	685b      	ldr	r3, [r3, #4]
 800d7ac:	1ac3      	subs	r3, r0, r3
 800d7ae:	3301      	adds	r3, #1
 800d7b0:	e002      	b.n	800d7b8 <CircularQueue_Add+0x80>
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	691b      	ldr	r3, [r3, #16]
 800d7b6:	3301      	adds	r3, #1
 800d7b8:	440b      	add	r3, r1
 800d7ba:	781b      	ldrb	r3, [r3, #0]
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	021b      	lsls	r3, r3, #8
 800d7c0:	b29b      	uxth	r3, r3
 800d7c2:	4413      	add	r3, r2
 800d7c4:	b29b      	uxth	r3, r3
 800d7c6:	3302      	adds	r3, #2
 800d7c8:	b29b      	uxth	r3, r3
 800d7ca:	e001      	b.n	800d7d0 <CircularQueue_Add+0x98>
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	891b      	ldrh	r3, [r3, #8]
 800d7d0:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	891b      	ldrh	r3, [r3, #8]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d002      	beq.n	800d7e0 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	891b      	ldrh	r3, [r3, #8]
 800d7de:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	691a      	ldr	r2, [r3, #16]
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	68db      	ldr	r3, [r3, #12]
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d307      	bcc.n	800d7fc <CircularQueue_Add+0xc4>
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	685a      	ldr	r2, [r3, #4]
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	6919      	ldr	r1, [r3, #16]
 800d7f4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d7f6:	440b      	add	r3, r1
 800d7f8:	1ad3      	subs	r3, r2, r3
 800d7fa:	e000      	b.n	800d7fe <CircularQueue_Add+0xc6>
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800d800:	88fa      	ldrh	r2, [r7, #6]
 800d802:	7ffb      	ldrb	r3, [r7, #31]
 800d804:	4413      	add	r3, r2
 800d806:	461a      	mov	r2, r3
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	fb03 f302 	mul.w	r3, r3, r2
 800d80e:	69ba      	ldr	r2, [r7, #24]
 800d810:	429a      	cmp	r2, r3
 800d812:	d80b      	bhi.n	800d82c <CircularQueue_Add+0xf4>
 800d814:	88fa      	ldrh	r2, [r7, #6]
 800d816:	7ffb      	ldrb	r3, [r7, #31]
 800d818:	4413      	add	r3, r2
 800d81a:	461a      	mov	r2, r3
 800d81c:	69bb      	ldr	r3, [r7, #24]
 800d81e:	fbb3 f1f2 	udiv	r1, r3, r2
 800d822:	fb02 f201 	mul.w	r2, r2, r1
 800d826:	1a9b      	subs	r3, r3, r2
 800d828:	b2db      	uxtb	r3, r3
 800d82a:	e000      	b.n	800d82e <CircularQueue_Add+0xf6>
 800d82c:	2300      	movs	r3, #0
 800d82e:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800d830:	7dfa      	ldrb	r2, [r7, #23]
 800d832:	7ffb      	ldrb	r3, [r7, #31]
 800d834:	429a      	cmp	r2, r3
 800d836:	bf8c      	ite	hi
 800d838:	2301      	movhi	r3, #1
 800d83a:	2300      	movls	r3, #0
 800d83c:	b2db      	uxtb	r3, r3
 800d83e:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800d840:	7fbb      	ldrb	r3, [r7, #30]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d008      	beq.n	800d858 <CircularQueue_Add+0x120>
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	7f1b      	ldrb	r3, [r3, #28]
 800d84a:	f003 0301 	and.w	r3, r3, #1
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d002      	beq.n	800d858 <CircularQueue_Add+0x120>
 800d852:	7dfb      	ldrb	r3, [r7, #23]
 800d854:	b29b      	uxth	r3, r3
 800d856:	e000      	b.n	800d85a <CircularQueue_Add+0x122>
 800d858:	8bbb      	ldrh	r3, [r7, #28]
 800d85a:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800d85c:	7fbb      	ldrb	r3, [r7, #30]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d008      	beq.n	800d874 <CircularQueue_Add+0x13c>
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	7f1b      	ldrb	r3, [r3, #28]
 800d866:	f003 0302 	and.w	r3, r3, #2
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d002      	beq.n	800d874 <CircularQueue_Add+0x13c>
 800d86e:	7ffb      	ldrb	r3, [r7, #31]
 800d870:	b29b      	uxth	r3, r3
 800d872:	e000      	b.n	800d876 <CircularQueue_Add+0x13e>
 800d874:	8bbb      	ldrh	r3, [r7, #28]
 800d876:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800d878:	88fb      	ldrh	r3, [r7, #6]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	f000 817e 	beq.w	800db7c <CircularQueue_Add+0x444>
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	695a      	ldr	r2, [r3, #20]
 800d884:	88f9      	ldrh	r1, [r7, #6]
 800d886:	7ffb      	ldrb	r3, [r7, #31]
 800d888:	440b      	add	r3, r1
 800d88a:	4619      	mov	r1, r3
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	fb03 f301 	mul.w	r3, r3, r1
 800d892:	441a      	add	r2, r3
 800d894:	8bbb      	ldrh	r3, [r7, #28]
 800d896:	441a      	add	r2, r3
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	685b      	ldr	r3, [r3, #4]
 800d89c:	429a      	cmp	r2, r3
 800d89e:	f200 816d 	bhi.w	800db7c <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d8a6:	e14a      	b.n	800db3e <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	691a      	ldr	r2, [r3, #16]
 800d8ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d8ae:	441a      	add	r2, r3
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	685b      	ldr	r3, [r3, #4]
 800d8b4:	429a      	cmp	r2, r3
 800d8b6:	d307      	bcc.n	800d8c8 <CircularQueue_Add+0x190>
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	691a      	ldr	r2, [r3, #16]
 800d8bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d8be:	441a      	add	r2, r3
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	685b      	ldr	r3, [r3, #4]
 800d8c4:	1ad3      	subs	r3, r2, r3
 800d8c6:	e003      	b.n	800d8d0 <CircularQueue_Add+0x198>
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	691a      	ldr	r2, [r3, #16]
 800d8cc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d8ce:	4413      	add	r3, r2
 800d8d0:	68fa      	ldr	r2, [r7, #12]
 800d8d2:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	691b      	ldr	r3, [r3, #16]
 800d8d8:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store fisrt the element size if element size is varaible */
      if (q->elementSize == 0) 
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	891b      	ldrh	r3, [r3, #8]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d130      	bne.n	800d944 <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	681a      	ldr	r2, [r3, #0]
 800d8e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8e8:	1c59      	adds	r1, r3, #1
 800d8ea:	6339      	str	r1, [r7, #48]	; 0x30
 800d8ec:	4413      	add	r3, r2
 800d8ee:	88fa      	ldrh	r2, [r7, #6]
 800d8f0:	b2d2      	uxtb	r2, r2
 800d8f2:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	685b      	ldr	r3, [r3, #4]
 800d8f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	d304      	bcc.n	800d908 <CircularQueue_Add+0x1d0>
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	685b      	ldr	r3, [r3, #4]
 800d902:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d904:	1ad3      	subs	r3, r2, r3
 800d906:	e000      	b.n	800d90a <CircularQueue_Add+0x1d2>
 800d908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d90a:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800d90c:	88fb      	ldrh	r3, [r7, #6]
 800d90e:	0a1b      	lsrs	r3, r3, #8
 800d910:	b298      	uxth	r0, r3
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	681a      	ldr	r2, [r3, #0]
 800d916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d918:	1c59      	adds	r1, r3, #1
 800d91a:	6339      	str	r1, [r7, #48]	; 0x30
 800d91c:	4413      	add	r3, r2
 800d91e:	b2c2      	uxtb	r2, r0
 800d920:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	685b      	ldr	r3, [r3, #4]
 800d926:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d928:	429a      	cmp	r2, r3
 800d92a:	d304      	bcc.n	800d936 <CircularQueue_Add+0x1fe>
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	685b      	ldr	r3, [r3, #4]
 800d930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d932:	1ad3      	subs	r3, r2, r3
 800d934:	e000      	b.n	800d938 <CircularQueue_Add+0x200>
 800d936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d938:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	695b      	ldr	r3, [r3, #20]
 800d93e:	1c9a      	adds	r2, r3, #2
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800d944:	88fa      	ldrh	r2, [r7, #6]
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	6859      	ldr	r1, [r3, #4]
 800d94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d94c:	1acb      	subs	r3, r1, r3
 800d94e:	4293      	cmp	r3, r2
 800d950:	bf28      	it	cs
 800d952:	4613      	movcs	r3, r2
 800d954:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In thi case part of data will copied at the end of the buffer and the rest a the beggining */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800d956:	88fb      	ldrh	r3, [r7, #6]
 800d958:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d007      	beq.n	800d96e <CircularQueue_Add+0x236>
 800d95e:	88fb      	ldrh	r3, [r7, #6]
 800d960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d962:	429a      	cmp	r2, r3
 800d964:	d225      	bcs.n	800d9b2 <CircularQueue_Add+0x27a>
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	7f1b      	ldrb	r3, [r3, #28]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d121      	bne.n	800d9b2 <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	681a      	ldr	r2, [r3, #0]
 800d972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d974:	18d0      	adds	r0, r2, r3
 800d976:	88fb      	ldrh	r3, [r7, #6]
 800d978:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d97a:	fb02 f303 	mul.w	r3, r2, r3
 800d97e:	68ba      	ldr	r2, [r7, #8]
 800d980:	4413      	add	r3, r2
 800d982:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d984:	4619      	mov	r1, r3
 800d986:	f004 fcc9 	bl	801231c <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	695a      	ldr	r2, [r3, #20]
 800d98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d990:	441a      	add	r2, r3
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800d996:	2300      	movs	r3, #0
 800d998:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800d99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d99c:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800d99e:	88fa      	ldrh	r2, [r7, #6]
 800d9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9a2:	1ad3      	subs	r3, r2, r3
 800d9a4:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beggining of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800d9a6:	7ffb      	ldrb	r3, [r7, #31]
 800d9a8:	b29a      	uxth	r2, r3
 800d9aa:	88fb      	ldrh	r3, [r7, #6]
 800d9ac:	4413      	add	r3, r2
 800d9ae:	86fb      	strh	r3, [r7, #54]	; 0x36
 800d9b0:	e0a4      	b.n	800dafc <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800d9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	f000 80a1 	beq.w	800dafc <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	7f1b      	ldrb	r3, [r3, #28]
 800d9be:	f003 0301 	and.w	r3, r3, #1
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d03a      	beq.n	800da3c <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	891b      	ldrh	r3, [r3, #8]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d10d      	bne.n	800d9ea <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	681a      	ldr	r2, [r3, #0]
 800d9d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9d4:	3b02      	subs	r3, #2
 800d9d6:	4413      	add	r3, r2
 800d9d8:	22ff      	movs	r2, #255	; 0xff
 800d9da:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	681a      	ldr	r2, [r3, #0]
 800d9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9e2:	3b01      	subs	r3, #1
 800d9e4:	4413      	add	r3, r2
 800d9e6:	22ff      	movs	r2, #255	; 0xff
 800d9e8:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	695a      	ldr	r2, [r3, #20]
 800d9ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f0:	441a      	add	r2, r3
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800d9fa:	88fb      	ldrh	r3, [r7, #6]
 800d9fc:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800d9fe:	2300      	movs	r3, #0
 800da00:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	891b      	ldrh	r3, [r3, #8]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d16f      	bne.n	800daea <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681a      	ldr	r2, [r3, #0]
 800da0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da10:	1c59      	adds	r1, r3, #1
 800da12:	6339      	str	r1, [r7, #48]	; 0x30
 800da14:	4413      	add	r3, r2
 800da16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da18:	b2d2      	uxtb	r2, r2
 800da1a:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800da1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da1e:	0a18      	lsrs	r0, r3, #8
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	681a      	ldr	r2, [r3, #0]
 800da24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da26:	1c59      	adds	r1, r3, #1
 800da28:	6339      	str	r1, [r7, #48]	; 0x30
 800da2a:	4413      	add	r3, r2
 800da2c:	b2c2      	uxtb	r2, r0
 800da2e:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	695b      	ldr	r3, [r3, #20]
 800da34:	1c9a      	adds	r2, r3, #2
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	615a      	str	r2, [r3, #20]
 800da3a:	e056      	b.n	800daea <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	7f1b      	ldrb	r3, [r3, #28]
 800da40:	f003 0302 	and.w	r3, r3, #2
 800da44:	2b00      	cmp	r3, #0
 800da46:	d050      	beq.n	800daea <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	891b      	ldrh	r3, [r3, #8]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d14a      	bne.n	800dae6 <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	681a      	ldr	r2, [r3, #0]
 800da54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da56:	3b02      	subs	r3, #2
 800da58:	4413      	add	r3, r2
 800da5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da5c:	b2d2      	uxtb	r2, r2
 800da5e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800da60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da62:	0a19      	lsrs	r1, r3, #8
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	681a      	ldr	r2, [r3, #0]
 800da68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da6a:	3b01      	subs	r3, #1
 800da6c:	4413      	add	r3, r2
 800da6e:	b2ca      	uxtb	r2, r1
 800da70:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	681a      	ldr	r2, [r3, #0]
 800da76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da78:	18d0      	adds	r0, r2, r3
 800da7a:	88fb      	ldrh	r3, [r7, #6]
 800da7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da7e:	fb02 f303 	mul.w	r3, r2, r3
 800da82:	68ba      	ldr	r2, [r7, #8]
 800da84:	4413      	add	r3, r2
 800da86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da88:	4619      	mov	r1, r3
 800da8a:	f004 fc47 	bl	801231c <memcpy>
             q->byteCount += NbBytesToCopy; 
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	695a      	ldr	r2, [r3, #20]
 800da92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da94:	441a      	add	r2, r3
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800da9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da9c:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800da9e:	88fa      	ldrh	r2, [r7, #6]
 800daa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daa2:	1ad3      	subs	r3, r2, r3
 800daa4:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	699b      	ldr	r3, [r3, #24]
 800daaa:	1c5a      	adds	r2, r3, #1
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800dab0:	2300      	movs	r3, #0
 800dab2:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	681a      	ldr	r2, [r3, #0]
 800dab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daba:	1c59      	adds	r1, r3, #1
 800dabc:	6339      	str	r1, [r7, #48]	; 0x30
 800dabe:	4413      	add	r3, r2
 800dac0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dac2:	b2d2      	uxtb	r2, r2
 800dac4:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800dac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dac8:	0a18      	lsrs	r0, r3, #8
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681a      	ldr	r2, [r3, #0]
 800dace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dad0:	1c59      	adds	r1, r3, #1
 800dad2:	6339      	str	r1, [r7, #48]	; 0x30
 800dad4:	4413      	add	r3, r2
 800dad6:	b2c2      	uxtb	r2, r0
 800dad8:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	695b      	ldr	r3, [r3, #20]
 800dade:	1c9a      	adds	r2, r3, #2
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	615a      	str	r2, [r3, #20]
 800dae4:	e001      	b.n	800daea <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800dae6:	2300      	movs	r3, #0
 800dae8:	e049      	b.n	800db7e <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800daea:	7ffb      	ldrb	r3, [r7, #31]
 800daec:	b29a      	uxth	r2, r3
 800daee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daf0:	b29b      	uxth	r3, r3
 800daf2:	4413      	add	r3, r2
 800daf4:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	2200      	movs	r2, #0
 800dafa:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaning byte to copy */
      if (NbBytesToCopy)      
 800dafc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d015      	beq.n	800db2e <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	681a      	ldr	r2, [r3, #0]
 800db06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800db08:	18d0      	adds	r0, r2, r3
 800db0a:	88fb      	ldrh	r3, [r7, #6]
 800db0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800db0e:	fb02 f203 	mul.w	r2, r2, r3
 800db12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db14:	4413      	add	r3, r2
 800db16:	68ba      	ldr	r2, [r7, #8]
 800db18:	4413      	add	r3, r2
 800db1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800db1c:	4619      	mov	r1, r3
 800db1e:	f004 fbfd 	bl	801231c <memcpy>
        q->byteCount += NbBytesToCopy;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	695a      	ldr	r2, [r3, #20]
 800db26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db28:	441a      	add	r2, r3
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	699b      	ldr	r3, [r3, #24]
 800db32:	1c5a      	adds	r2, r3, #1
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800db38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db3a:	3301      	adds	r3, #1
 800db3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800db3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	429a      	cmp	r2, r3
 800db44:	f4ff aeb0 	bcc.w	800d8a8 <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	681a      	ldr	r2, [r3, #0]
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	6919      	ldr	r1, [r3, #16]
 800db50:	7ffb      	ldrb	r3, [r7, #31]
 800db52:	4419      	add	r1, r3
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	685b      	ldr	r3, [r3, #4]
 800db58:	4299      	cmp	r1, r3
 800db5a:	d307      	bcc.n	800db6c <CircularQueue_Add+0x434>
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	6919      	ldr	r1, [r3, #16]
 800db60:	7ffb      	ldrb	r3, [r7, #31]
 800db62:	4419      	add	r1, r3
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	685b      	ldr	r3, [r3, #4]
 800db68:	1acb      	subs	r3, r1, r3
 800db6a:	e003      	b.n	800db74 <CircularQueue_Add+0x43c>
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	6919      	ldr	r1, [r3, #16]
 800db70:	7ffb      	ldrb	r3, [r7, #31]
 800db72:	440b      	add	r3, r1
 800db74:	4413      	add	r3, r2
 800db76:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800db78:	6a3b      	ldr	r3, [r7, #32]
 800db7a:	e000      	b.n	800db7e <CircularQueue_Add+0x446>
    return NULL;
 800db7c:	2300      	movs	r3, #0
}
 800db7e:	4618      	mov	r0, r3
 800db80:	3738      	adds	r7, #56	; 0x38
 800db82:	46bd      	mov	sp, r7
 800db84:	bd80      	pop	{r7, pc}

0800db86 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed  
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800db86:	b480      	push	{r7}
 800db88:	b085      	sub	sp, #20
 800db8a:	af00      	add	r7, sp, #0
 800db8c:	6078      	str	r0, [r7, #4]
 800db8e:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800db90:	2300      	movs	r3, #0
 800db92:	72fb      	strb	r3, [r7, #11]
  uint8_t* ptr= NULL;
 800db94:	2300      	movs	r3, #0
 800db96:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	891b      	ldrh	r3, [r3, #8]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d101      	bne.n	800dba4 <CircularQueue_Remove+0x1e>
 800dba0:	2302      	movs	r3, #2
 800dba2:	e000      	b.n	800dba6 <CircularQueue_Remove+0x20>
 800dba4:	2300      	movs	r3, #0
 800dba6:	72fb      	strb	r3, [r7, #11]
  *elementSize = 0;
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	2200      	movs	r2, #0
 800dbac:	801a      	strh	r2, [r3, #0]
  if (q->byteCount > 0) 
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	695b      	ldr	r3, [r3, #20]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	f000 80d4 	beq.w	800dd60 <CircularQueue_Remove+0x1da>
  {
    /* retreive element Size */
    *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	891b      	ldrh	r3, [r3, #8]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d121      	bne.n	800dc04 <CircularQueue_Remove+0x7e>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681a      	ldr	r2, [r3, #0]
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	68db      	ldr	r3, [r3, #12]
 800dbc8:	4413      	add	r3, r2
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	b29a      	uxth	r2, r3
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	6819      	ldr	r1, [r3, #0]
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	68db      	ldr	r3, [r3, #12]
 800dbd6:	1c58      	adds	r0, r3, #1
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	685b      	ldr	r3, [r3, #4]
 800dbdc:	4298      	cmp	r0, r3
 800dbde:	d306      	bcc.n	800dbee <CircularQueue_Remove+0x68>
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	68d8      	ldr	r0, [r3, #12]
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	685b      	ldr	r3, [r3, #4]
 800dbe8:	1ac3      	subs	r3, r0, r3
 800dbea:	3301      	adds	r3, #1
 800dbec:	e002      	b.n	800dbf4 <CircularQueue_Remove+0x6e>
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	68db      	ldr	r3, [r3, #12]
 800dbf2:	3301      	adds	r3, #1
 800dbf4:	440b      	add	r3, r1
 800dbf6:	781b      	ldrb	r3, [r3, #0]
 800dbf8:	b29b      	uxth	r3, r3
 800dbfa:	021b      	lsls	r3, r3, #8
 800dbfc:	b29b      	uxth	r3, r3
 800dbfe:	4413      	add	r3, r2
 800dc00:	b29b      	uxth	r3, r3
 800dc02:	e001      	b.n	800dc08 <CircularQueue_Remove+0x82>
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	891b      	ldrh	r3, [r3, #8]
 800dc08:	683a      	ldr	r2, [r7, #0]
 800dc0a:	8013      	strh	r3, [r2, #0]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	7f1b      	ldrb	r3, [r3, #28]
 800dc10:	f003 0301 	and.w	r3, r3, #1
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d059      	beq.n	800dccc <CircularQueue_Remove+0x146>
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	7f1b      	ldrb	r3, [r3, #28]
 800dc1c:	f003 0302 	and.w	r3, r3, #2
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d153      	bne.n	800dccc <CircularQueue_Remove+0x146>
     {
       if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800dc24:	683b      	ldr	r3, [r7, #0]
 800dc26:	881b      	ldrh	r3, [r3, #0]
 800dc28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dc2c:	4293      	cmp	r3, r2
 800dc2e:	d103      	bne.n	800dc38 <CircularQueue_Remove+0xb2>
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	891b      	ldrh	r3, [r3, #8]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d012      	beq.n	800dc5e <CircularQueue_Remove+0xd8>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	68da      	ldr	r2, [r3, #12]
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	691b      	ldr	r3, [r3, #16]
       if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800dc40:	429a      	cmp	r2, r3
 800dc42:	d943      	bls.n	800dccc <CircularQueue_Remove+0x146>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	891b      	ldrh	r3, [r3, #8]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d03f      	beq.n	800dccc <CircularQueue_Remove+0x146>
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	685a      	ldr	r2, [r3, #4]
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	68db      	ldr	r3, [r3, #12]
 800dc54:	1ad3      	subs	r3, r2, r3
 800dc56:	687a      	ldr	r2, [r7, #4]
 800dc58:	8912      	ldrh	r2, [r2, #8]
 800dc5a:	4293      	cmp	r3, r2
 800dc5c:	d236      	bcs.n	800dccc <CircularQueue_Remove+0x146>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	695a      	ldr	r2, [r3, #20]
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	68d9      	ldr	r1, [r3, #12]
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	685b      	ldr	r3, [r3, #4]
 800dc6a:	1acb      	subs	r3, r1, r3
 800dc6c:	441a      	add	r2, r3
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2200      	movs	r2, #0
 800dc76:	60da      	str	r2, [r3, #12]
          /* retrieve the rigth size after the wrap [if varaible size element] */
          *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	891b      	ldrh	r3, [r3, #8]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d121      	bne.n	800dcc4 <CircularQueue_Remove+0x13e>
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681a      	ldr	r2, [r3, #0]
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	68db      	ldr	r3, [r3, #12]
 800dc88:	4413      	add	r3, r2
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	b29a      	uxth	r2, r3
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6819      	ldr	r1, [r3, #0]
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	68db      	ldr	r3, [r3, #12]
 800dc96:	1c58      	adds	r0, r3, #1
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	685b      	ldr	r3, [r3, #4]
 800dc9c:	4298      	cmp	r0, r3
 800dc9e:	d306      	bcc.n	800dcae <CircularQueue_Remove+0x128>
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	68d8      	ldr	r0, [r3, #12]
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	685b      	ldr	r3, [r3, #4]
 800dca8:	1ac3      	subs	r3, r0, r3
 800dcaa:	3301      	adds	r3, #1
 800dcac:	e002      	b.n	800dcb4 <CircularQueue_Remove+0x12e>
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	68db      	ldr	r3, [r3, #12]
 800dcb2:	3301      	adds	r3, #1
 800dcb4:	440b      	add	r3, r1
 800dcb6:	781b      	ldrb	r3, [r3, #0]
 800dcb8:	b29b      	uxth	r3, r3
 800dcba:	021b      	lsls	r3, r3, #8
 800dcbc:	b29b      	uxth	r3, r3
 800dcbe:	4413      	add	r3, r2
 800dcc0:	b29b      	uxth	r3, r3
 800dcc2:	e001      	b.n	800dcc8 <CircularQueue_Remove+0x142>
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	891b      	ldrh	r3, [r3, #8]
 800dcc8:	683a      	ldr	r2, [r7, #0]
 800dcca:	8013      	strh	r3, [r2, #0]
       }
     }

    /* retreive element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681a      	ldr	r2, [r3, #0]
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	68d9      	ldr	r1, [r3, #12]
 800dcd4:	7afb      	ldrb	r3, [r7, #11]
 800dcd6:	4419      	add	r1, r3
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	685b      	ldr	r3, [r3, #4]
 800dcdc:	4299      	cmp	r1, r3
 800dcde:	d307      	bcc.n	800dcf0 <CircularQueue_Remove+0x16a>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	68d9      	ldr	r1, [r3, #12]
 800dce4:	7afb      	ldrb	r3, [r7, #11]
 800dce6:	4419      	add	r1, r3
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	685b      	ldr	r3, [r3, #4]
 800dcec:	1acb      	subs	r3, r1, r3
 800dcee:	e003      	b.n	800dcf8 <CircularQueue_Remove+0x172>
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	68d9      	ldr	r1, [r3, #12]
 800dcf4:	7afb      	ldrb	r3, [r7, #11]
 800dcf6:	440b      	add	r3, r1
 800dcf8:	4413      	add	r3, r2
 800dcfa:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (*elementSize + elemSizeStorageRoom) ;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	695b      	ldr	r3, [r3, #20]
 800dd00:	683a      	ldr	r2, [r7, #0]
 800dd02:	8812      	ldrh	r2, [r2, #0]
 800dd04:	4611      	mov	r1, r2
 800dd06:	7afa      	ldrb	r2, [r7, #11]
 800dd08:	440a      	add	r2, r1
 800dd0a:	1a9a      	subs	r2, r3, r2
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	695b      	ldr	r3, [r3, #20]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d01e      	beq.n	800dd56 <CircularQueue_Remove+0x1d0>
    {
      q->first = MOD((q->first+ *elementSize + elemSizeStorageRoom ), q->queueMaxSize);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	68db      	ldr	r3, [r3, #12]
 800dd1c:	683a      	ldr	r2, [r7, #0]
 800dd1e:	8812      	ldrh	r2, [r2, #0]
 800dd20:	441a      	add	r2, r3
 800dd22:	7afb      	ldrb	r3, [r7, #11]
 800dd24:	441a      	add	r2, r3
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	685b      	ldr	r3, [r3, #4]
 800dd2a:	429a      	cmp	r2, r3
 800dd2c:	d30a      	bcc.n	800dd44 <CircularQueue_Remove+0x1be>
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	68db      	ldr	r3, [r3, #12]
 800dd32:	683a      	ldr	r2, [r7, #0]
 800dd34:	8812      	ldrh	r2, [r2, #0]
 800dd36:	441a      	add	r2, r3
 800dd38:	7afb      	ldrb	r3, [r7, #11]
 800dd3a:	441a      	add	r2, r3
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	685b      	ldr	r3, [r3, #4]
 800dd40:	1ad3      	subs	r3, r2, r3
 800dd42:	e006      	b.n	800dd52 <CircularQueue_Remove+0x1cc>
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	68db      	ldr	r3, [r3, #12]
 800dd48:	683a      	ldr	r2, [r7, #0]
 800dd4a:	8812      	ldrh	r2, [r2, #0]
 800dd4c:	441a      	add	r2, r3
 800dd4e:	7afb      	ldrb	r3, [r7, #11]
 800dd50:	4413      	add	r3, r2
 800dd52:	687a      	ldr	r2, [r7, #4]
 800dd54:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	699b      	ldr	r3, [r3, #24]
 800dd5a:	1e5a      	subs	r2, r3, #1
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	619a      	str	r2, [r3, #24]
  }
  return ptr;
 800dd60:	68fb      	ldr	r3, [r7, #12]
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3714      	adds	r7, #20
 800dd66:	46bd      	mov	sp, r7
 800dd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6c:	4770      	bx	lr

0800dd6e <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed  
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800dd6e:	b480      	push	{r7}
 800dd70:	b087      	sub	sp, #28
 800dd72:	af00      	add	r7, sp, #0
 800dd74:	6078      	str	r0, [r7, #4]
 800dd76:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800dd78:	2300      	movs	r3, #0
 800dd7a:	73fb      	strb	r3, [r7, #15]
  uint8_t* x= NULL;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	891b      	ldrh	r3, [r3, #8]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d101      	bne.n	800dd8c <CircularQueue_Sense+0x1e>
 800dd88:	2302      	movs	r3, #2
 800dd8a:	e000      	b.n	800dd8e <CircularQueue_Sense+0x20>
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	73fb      	strb	r3, [r7, #15]
  *elementSize = 0;
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	2200      	movs	r2, #0
 800dd94:	801a      	strh	r2, [r3, #0]
  uint32_t FirstElemetPos = 0;
 800dd96:	2300      	movs	r3, #0
 800dd98:	613b      	str	r3, [r7, #16]
    
  if (q->byteCount > 0) 
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	695b      	ldr	r3, [r3, #20]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	f000 8093 	beq.w	800deca <CircularQueue_Sense+0x15c>
  {
    FirstElemetPos = q->first;
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	68db      	ldr	r3, [r3, #12]
 800dda8:	613b      	str	r3, [r7, #16]
    *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	891b      	ldrh	r3, [r3, #8]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d121      	bne.n	800ddf6 <CircularQueue_Sense+0x88>
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681a      	ldr	r2, [r3, #0]
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	68db      	ldr	r3, [r3, #12]
 800ddba:	4413      	add	r3, r2
 800ddbc:	781b      	ldrb	r3, [r3, #0]
 800ddbe:	b29a      	uxth	r2, r3
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6819      	ldr	r1, [r3, #0]
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	68db      	ldr	r3, [r3, #12]
 800ddc8:	1c58      	adds	r0, r3, #1
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	685b      	ldr	r3, [r3, #4]
 800ddce:	4298      	cmp	r0, r3
 800ddd0:	d306      	bcc.n	800dde0 <CircularQueue_Sense+0x72>
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	68d8      	ldr	r0, [r3, #12]
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	685b      	ldr	r3, [r3, #4]
 800ddda:	1ac3      	subs	r3, r0, r3
 800dddc:	3301      	adds	r3, #1
 800ddde:	e002      	b.n	800dde6 <CircularQueue_Sense+0x78>
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	3301      	adds	r3, #1
 800dde6:	440b      	add	r3, r1
 800dde8:	781b      	ldrb	r3, [r3, #0]
 800ddea:	b29b      	uxth	r3, r3
 800ddec:	021b      	lsls	r3, r3, #8
 800ddee:	b29b      	uxth	r3, r3
 800ddf0:	4413      	add	r3, r2
 800ddf2:	b29b      	uxth	r3, r3
 800ddf4:	e001      	b.n	800ddfa <CircularQueue_Sense+0x8c>
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	891b      	ldrh	r3, [r3, #8]
 800ddfa:	683a      	ldr	r2, [r7, #0]
 800ddfc:	8013      	strh	r3, [r2, #0]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	7f1b      	ldrb	r3, [r3, #28]
 800de02:	f003 0301 	and.w	r3, r3, #1
 800de06:	2b00      	cmp	r3, #0
 800de08:	d04a      	beq.n	800dea0 <CircularQueue_Sense+0x132>
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	7f1b      	ldrb	r3, [r3, #28]
 800de0e:	f003 0302 	and.w	r3, r3, #2
 800de12:	2b00      	cmp	r3, #0
 800de14:	d144      	bne.n	800dea0 <CircularQueue_Sense+0x132>
    { 
      if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	881b      	ldrh	r3, [r3, #0]
 800de1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800de1e:	4293      	cmp	r3, r2
 800de20:	d103      	bne.n	800de2a <CircularQueue_Sense+0xbc>
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	891b      	ldrh	r3, [r3, #8]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d012      	beq.n	800de50 <CircularQueue_Sense+0xe2>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	68da      	ldr	r2, [r3, #12]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	691b      	ldr	r3, [r3, #16]
      if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800de32:	429a      	cmp	r2, r3
 800de34:	d934      	bls.n	800dea0 <CircularQueue_Sense+0x132>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	891b      	ldrh	r3, [r3, #8]
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d030      	beq.n	800dea0 <CircularQueue_Sense+0x132>
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	685a      	ldr	r2, [r3, #4]
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	68db      	ldr	r3, [r3, #12]
 800de46:	1ad3      	subs	r3, r2, r3
 800de48:	687a      	ldr	r2, [r7, #4]
 800de4a:	8912      	ldrh	r2, [r2, #8]
 800de4c:	4293      	cmp	r3, r2
 800de4e:	d227      	bcs.n	800dea0 <CircularQueue_Sense+0x132>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800de50:	2300      	movs	r3, #0
 800de52:	613b      	str	r3, [r7, #16]

        /* retrieve the rigth size after the wrap [if varaible size element] */
        *elementSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	891b      	ldrh	r3, [r3, #8]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d11d      	bne.n	800de98 <CircularQueue_Sense+0x12a>
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681a      	ldr	r2, [r3, #0]
 800de60:	693b      	ldr	r3, [r7, #16]
 800de62:	4413      	add	r3, r2
 800de64:	781b      	ldrb	r3, [r3, #0]
 800de66:	b29a      	uxth	r2, r3
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	6819      	ldr	r1, [r3, #0]
 800de6c:	693b      	ldr	r3, [r7, #16]
 800de6e:	1c58      	adds	r0, r3, #1
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	685b      	ldr	r3, [r3, #4]
 800de74:	4298      	cmp	r0, r3
 800de76:	d305      	bcc.n	800de84 <CircularQueue_Sense+0x116>
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	6938      	ldr	r0, [r7, #16]
 800de7e:	1ac3      	subs	r3, r0, r3
 800de80:	3301      	adds	r3, #1
 800de82:	e001      	b.n	800de88 <CircularQueue_Sense+0x11a>
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	3301      	adds	r3, #1
 800de88:	440b      	add	r3, r1
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	b29b      	uxth	r3, r3
 800de8e:	021b      	lsls	r3, r3, #8
 800de90:	b29b      	uxth	r3, r3
 800de92:	4413      	add	r3, r2
 800de94:	b29b      	uxth	r3, r3
 800de96:	e001      	b.n	800de9c <CircularQueue_Sense+0x12e>
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	891b      	ldrh	r3, [r3, #8]
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	8013      	strh	r3, [r2, #0]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681a      	ldr	r2, [r3, #0]
 800dea4:	7bf9      	ldrb	r1, [r7, #15]
 800dea6:	693b      	ldr	r3, [r7, #16]
 800dea8:	4419      	add	r1, r3
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	4299      	cmp	r1, r3
 800deb0:	d306      	bcc.n	800dec0 <CircularQueue_Sense+0x152>
 800deb2:	7bf9      	ldrb	r1, [r7, #15]
 800deb4:	693b      	ldr	r3, [r7, #16]
 800deb6:	4419      	add	r1, r3
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	685b      	ldr	r3, [r3, #4]
 800debc:	1acb      	subs	r3, r1, r3
 800debe:	e002      	b.n	800dec6 <CircularQueue_Sense+0x158>
 800dec0:	7bf9      	ldrb	r1, [r7, #15]
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	440b      	add	r3, r1
 800dec6:	4413      	add	r3, r2
 800dec8:	617b      	str	r3, [r7, #20]
  }
  return x;
 800deca:	697b      	ldr	r3, [r7, #20]
}
 800decc:	4618      	mov	r0, r3
 800dece:	371c      	adds	r7, #28
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr

0800ded8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ded8:	b480      	push	{r7}
 800deda:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800dedc:	bf00      	nop
 800dede:	46bd      	mov	sp, r7
 800dee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee4:	4770      	bx	lr
	...

0800dee8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800dee8:	b480      	push	{r7}
 800deea:	b085      	sub	sp, #20
 800deec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800deee:	f3ef 8305 	mrs	r3, IPSR
 800def2:	60bb      	str	r3, [r7, #8]
  return(result);
 800def4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800def6:	2b00      	cmp	r3, #0
 800def8:	d10f      	bne.n	800df1a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800defa:	f3ef 8310 	mrs	r3, PRIMASK
 800defe:	607b      	str	r3, [r7, #4]
  return(result);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	2b00      	cmp	r3, #0
 800df04:	d105      	bne.n	800df12 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800df06:	f3ef 8311 	mrs	r3, BASEPRI
 800df0a:	603b      	str	r3, [r7, #0]
  return(result);
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d007      	beq.n	800df22 <osKernelInitialize+0x3a>
 800df12:	4b0e      	ldr	r3, [pc, #56]	; (800df4c <osKernelInitialize+0x64>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	2b02      	cmp	r3, #2
 800df18:	d103      	bne.n	800df22 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800df1a:	f06f 0305 	mvn.w	r3, #5
 800df1e:	60fb      	str	r3, [r7, #12]
 800df20:	e00c      	b.n	800df3c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800df22:	4b0a      	ldr	r3, [pc, #40]	; (800df4c <osKernelInitialize+0x64>)
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	2b00      	cmp	r3, #0
 800df28:	d105      	bne.n	800df36 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800df2a:	4b08      	ldr	r3, [pc, #32]	; (800df4c <osKernelInitialize+0x64>)
 800df2c:	2201      	movs	r2, #1
 800df2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800df30:	2300      	movs	r3, #0
 800df32:	60fb      	str	r3, [r7, #12]
 800df34:	e002      	b.n	800df3c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800df36:	f04f 33ff 	mov.w	r3, #4294967295
 800df3a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800df3c:	68fb      	ldr	r3, [r7, #12]
}
 800df3e:	4618      	mov	r0, r3
 800df40:	3714      	adds	r7, #20
 800df42:	46bd      	mov	sp, r7
 800df44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df48:	4770      	bx	lr
 800df4a:	bf00      	nop
 800df4c:	2000147c 	.word	0x2000147c

0800df50 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800df50:	b580      	push	{r7, lr}
 800df52:	b084      	sub	sp, #16
 800df54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df56:	f3ef 8305 	mrs	r3, IPSR
 800df5a:	60bb      	str	r3, [r7, #8]
  return(result);
 800df5c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d10f      	bne.n	800df82 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df62:	f3ef 8310 	mrs	r3, PRIMASK
 800df66:	607b      	str	r3, [r7, #4]
  return(result);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d105      	bne.n	800df7a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800df6e:	f3ef 8311 	mrs	r3, BASEPRI
 800df72:	603b      	str	r3, [r7, #0]
  return(result);
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d007      	beq.n	800df8a <osKernelStart+0x3a>
 800df7a:	4b0f      	ldr	r3, [pc, #60]	; (800dfb8 <osKernelStart+0x68>)
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	2b02      	cmp	r3, #2
 800df80:	d103      	bne.n	800df8a <osKernelStart+0x3a>
    stat = osErrorISR;
 800df82:	f06f 0305 	mvn.w	r3, #5
 800df86:	60fb      	str	r3, [r7, #12]
 800df88:	e010      	b.n	800dfac <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800df8a:	4b0b      	ldr	r3, [pc, #44]	; (800dfb8 <osKernelStart+0x68>)
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	2b01      	cmp	r3, #1
 800df90:	d109      	bne.n	800dfa6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800df92:	f7ff ffa1 	bl	800ded8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800df96:	4b08      	ldr	r3, [pc, #32]	; (800dfb8 <osKernelStart+0x68>)
 800df98:	2202      	movs	r2, #2
 800df9a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800df9c:	f002 fd5e 	bl	8010a5c <vTaskStartScheduler>
      stat = osOK;
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	60fb      	str	r3, [r7, #12]
 800dfa4:	e002      	b.n	800dfac <osKernelStart+0x5c>
    } else {
      stat = osError;
 800dfa6:	f04f 33ff 	mov.w	r3, #4294967295
 800dfaa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800dfac:	68fb      	ldr	r3, [r7, #12]
}
 800dfae:	4618      	mov	r0, r3
 800dfb0:	3710      	adds	r7, #16
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	bd80      	pop	{r7, pc}
 800dfb6:	bf00      	nop
 800dfb8:	2000147c 	.word	0x2000147c

0800dfbc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b090      	sub	sp, #64	; 0x40
 800dfc0:	af04      	add	r7, sp, #16
 800dfc2:	60f8      	str	r0, [r7, #12]
 800dfc4:	60b9      	str	r1, [r7, #8]
 800dfc6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dfcc:	f3ef 8305 	mrs	r3, IPSR
 800dfd0:	61fb      	str	r3, [r7, #28]
  return(result);
 800dfd2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	f040 808f 	bne.w	800e0f8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dfda:	f3ef 8310 	mrs	r3, PRIMASK
 800dfde:	61bb      	str	r3, [r7, #24]
  return(result);
 800dfe0:	69bb      	ldr	r3, [r7, #24]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d105      	bne.n	800dff2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dfe6:	f3ef 8311 	mrs	r3, BASEPRI
 800dfea:	617b      	str	r3, [r7, #20]
  return(result);
 800dfec:	697b      	ldr	r3, [r7, #20]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d003      	beq.n	800dffa <osThreadNew+0x3e>
 800dff2:	4b44      	ldr	r3, [pc, #272]	; (800e104 <osThreadNew+0x148>)
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	2b02      	cmp	r3, #2
 800dff8:	d07e      	beq.n	800e0f8 <osThreadNew+0x13c>
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d07b      	beq.n	800e0f8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800e000:	2380      	movs	r3, #128	; 0x80
 800e002:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800e004:	2318      	movs	r3, #24
 800e006:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800e008:	2300      	movs	r3, #0
 800e00a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800e00c:	f04f 33ff 	mov.w	r3, #4294967295
 800e010:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d045      	beq.n	800e0a4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d002      	beq.n	800e026 <osThreadNew+0x6a>
        name = attr->name;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	699b      	ldr	r3, [r3, #24]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d002      	beq.n	800e034 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	699b      	ldr	r3, [r3, #24]
 800e032:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e036:	2b00      	cmp	r3, #0
 800e038:	d008      	beq.n	800e04c <osThreadNew+0x90>
 800e03a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e03c:	2b38      	cmp	r3, #56	; 0x38
 800e03e:	d805      	bhi.n	800e04c <osThreadNew+0x90>
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	685b      	ldr	r3, [r3, #4]
 800e044:	f003 0301 	and.w	r3, r3, #1
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d001      	beq.n	800e050 <osThreadNew+0x94>
        return (NULL);
 800e04c:	2300      	movs	r3, #0
 800e04e:	e054      	b.n	800e0fa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	695b      	ldr	r3, [r3, #20]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d003      	beq.n	800e060 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	695b      	ldr	r3, [r3, #20]
 800e05c:	089b      	lsrs	r3, r3, #2
 800e05e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	689b      	ldr	r3, [r3, #8]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d00e      	beq.n	800e086 <osThreadNew+0xca>
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	68db      	ldr	r3, [r3, #12]
 800e06c:	2b5b      	cmp	r3, #91	; 0x5b
 800e06e:	d90a      	bls.n	800e086 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e074:	2b00      	cmp	r3, #0
 800e076:	d006      	beq.n	800e086 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	695b      	ldr	r3, [r3, #20]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d002      	beq.n	800e086 <osThreadNew+0xca>
        mem = 1;
 800e080:	2301      	movs	r3, #1
 800e082:	623b      	str	r3, [r7, #32]
 800e084:	e010      	b.n	800e0a8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	689b      	ldr	r3, [r3, #8]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d10c      	bne.n	800e0a8 <osThreadNew+0xec>
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d108      	bne.n	800e0a8 <osThreadNew+0xec>
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	691b      	ldr	r3, [r3, #16]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d104      	bne.n	800e0a8 <osThreadNew+0xec>
          mem = 0;
 800e09e:	2300      	movs	r3, #0
 800e0a0:	623b      	str	r3, [r7, #32]
 800e0a2:	e001      	b.n	800e0a8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800e0a8:	6a3b      	ldr	r3, [r7, #32]
 800e0aa:	2b01      	cmp	r3, #1
 800e0ac:	d110      	bne.n	800e0d0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800e0b2:	687a      	ldr	r2, [r7, #4]
 800e0b4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e0b6:	9202      	str	r2, [sp, #8]
 800e0b8:	9301      	str	r3, [sp, #4]
 800e0ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0bc:	9300      	str	r3, [sp, #0]
 800e0be:	68bb      	ldr	r3, [r7, #8]
 800e0c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e0c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e0c4:	68f8      	ldr	r0, [r7, #12]
 800e0c6:	f002 faf7 	bl	80106b8 <xTaskCreateStatic>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	613b      	str	r3, [r7, #16]
 800e0ce:	e013      	b.n	800e0f8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800e0d0:	6a3b      	ldr	r3, [r7, #32]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d110      	bne.n	800e0f8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0d8:	b29a      	uxth	r2, r3
 800e0da:	f107 0310 	add.w	r3, r7, #16
 800e0de:	9301      	str	r3, [sp, #4]
 800e0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0e2:	9300      	str	r3, [sp, #0]
 800e0e4:	68bb      	ldr	r3, [r7, #8]
 800e0e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e0e8:	68f8      	ldr	r0, [r7, #12]
 800e0ea:	f002 fb3f 	bl	801076c <xTaskCreate>
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	2b01      	cmp	r3, #1
 800e0f2:	d001      	beq.n	800e0f8 <osThreadNew+0x13c>
          hTask = NULL;
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e0f8:	693b      	ldr	r3, [r7, #16]
}
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	3730      	adds	r7, #48	; 0x30
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
 800e102:	bf00      	nop
 800e104:	2000147c 	.word	0x2000147c

0800e108 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800e108:	b580      	push	{r7, lr}
 800e10a:	b08a      	sub	sp, #40	; 0x28
 800e10c:	af02      	add	r7, sp, #8
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	61fb      	str	r3, [r7, #28]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800e116:	69fb      	ldr	r3, [r7, #28]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d002      	beq.n	800e122 <osThreadFlagsSet+0x1a>
 800e11c:	683b      	ldr	r3, [r7, #0]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	da03      	bge.n	800e12a <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800e122:	f06f 0303 	mvn.w	r3, #3
 800e126:	60fb      	str	r3, [r7, #12]
 800e128:	e046      	b.n	800e1b8 <osThreadFlagsSet+0xb0>
  }
  else {
    rflags = (uint32_t)osError;
 800e12a:	f04f 33ff 	mov.w	r3, #4294967295
 800e12e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e130:	f3ef 8305 	mrs	r3, IPSR
 800e134:	61bb      	str	r3, [r7, #24]
  return(result);
 800e136:	69bb      	ldr	r3, [r7, #24]

    if (IS_IRQ()) {
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d10f      	bne.n	800e15c <osThreadFlagsSet+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e13c:	f3ef 8310 	mrs	r3, PRIMASK
 800e140:	617b      	str	r3, [r7, #20]
  return(result);
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d105      	bne.n	800e154 <osThreadFlagsSet+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e148:	f3ef 8311 	mrs	r3, BASEPRI
 800e14c:	613b      	str	r3, [r7, #16]
  return(result);
 800e14e:	693b      	ldr	r3, [r7, #16]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d024      	beq.n	800e19e <osThreadFlagsSet+0x96>
 800e154:	4b1b      	ldr	r3, [pc, #108]	; (800e1c4 <osThreadFlagsSet+0xbc>)
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	2b02      	cmp	r3, #2
 800e15a:	d120      	bne.n	800e19e <osThreadFlagsSet+0x96>
      yield = pdFALSE;
 800e15c:	2300      	movs	r3, #0
 800e15e:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800e160:	f107 0308 	add.w	r3, r7, #8
 800e164:	9300      	str	r3, [sp, #0]
 800e166:	2300      	movs	r3, #0
 800e168:	2201      	movs	r2, #1
 800e16a:	6839      	ldr	r1, [r7, #0]
 800e16c:	69f8      	ldr	r0, [r7, #28]
 800e16e:	f003 fbf9 	bl	8011964 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800e172:	f107 020c 	add.w	r2, r7, #12
 800e176:	2300      	movs	r3, #0
 800e178:	9300      	str	r3, [sp, #0]
 800e17a:	4613      	mov	r3, r2
 800e17c:	2200      	movs	r2, #0
 800e17e:	2100      	movs	r1, #0
 800e180:	69f8      	ldr	r0, [r7, #28]
 800e182:	f003 fbef 	bl	8011964 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800e186:	68bb      	ldr	r3, [r7, #8]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d015      	beq.n	800e1b8 <osThreadFlagsSet+0xb0>
 800e18c:	4b0e      	ldr	r3, [pc, #56]	; (800e1c8 <osThreadFlagsSet+0xc0>)
 800e18e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e192:	601a      	str	r2, [r3, #0]
 800e194:	f3bf 8f4f 	dsb	sy
 800e198:	f3bf 8f6f 	isb	sy
 800e19c:	e00c      	b.n	800e1b8 <osThreadFlagsSet+0xb0>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800e19e:	2300      	movs	r3, #0
 800e1a0:	2201      	movs	r2, #1
 800e1a2:	6839      	ldr	r1, [r7, #0]
 800e1a4:	69f8      	ldr	r0, [r7, #28]
 800e1a6:	f003 fb27 	bl	80117f8 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800e1aa:	f107 030c 	add.w	r3, r7, #12
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	2100      	movs	r1, #0
 800e1b2:	69f8      	ldr	r0, [r7, #28]
 800e1b4:	f003 fb20 	bl	80117f8 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800e1b8:	68fb      	ldr	r3, [r7, #12]
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3720      	adds	r7, #32
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	bd80      	pop	{r7, pc}
 800e1c2:	bf00      	nop
 800e1c4:	2000147c 	.word	0x2000147c
 800e1c8:	e000ed04 	.word	0xe000ed04

0800e1cc <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b08e      	sub	sp, #56	; 0x38
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	60f8      	str	r0, [r7, #12]
 800e1d4:	60b9      	str	r1, [r7, #8]
 800e1d6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e1d8:	f3ef 8305 	mrs	r3, IPSR
 800e1dc:	61fb      	str	r3, [r7, #28]
  return(result);
 800e1de:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d10f      	bne.n	800e204 <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1e4:	f3ef 8310 	mrs	r3, PRIMASK
 800e1e8:	61bb      	str	r3, [r7, #24]
  return(result);
 800e1ea:	69bb      	ldr	r3, [r7, #24]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d105      	bne.n	800e1fc <osThreadFlagsWait+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e1f0:	f3ef 8311 	mrs	r3, BASEPRI
 800e1f4:	617b      	str	r3, [r7, #20]
  return(result);
 800e1f6:	697b      	ldr	r3, [r7, #20]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d007      	beq.n	800e20c <osThreadFlagsWait+0x40>
 800e1fc:	4b3c      	ldr	r3, [pc, #240]	; (800e2f0 <osThreadFlagsWait+0x124>)
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	2b02      	cmp	r3, #2
 800e202:	d103      	bne.n	800e20c <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 800e204:	f06f 0305 	mvn.w	r3, #5
 800e208:	637b      	str	r3, [r7, #52]	; 0x34
 800e20a:	e06b      	b.n	800e2e4 <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	da03      	bge.n	800e21a <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 800e212:	f06f 0303 	mvn.w	r3, #3
 800e216:	637b      	str	r3, [r7, #52]	; 0x34
 800e218:	e064      	b.n	800e2e4 <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800e21a:	68bb      	ldr	r3, [r7, #8]
 800e21c:	f003 0302 	and.w	r3, r3, #2
 800e220:	2b00      	cmp	r3, #0
 800e222:	d002      	beq.n	800e22a <osThreadFlagsWait+0x5e>
      clear = 0U;
 800e224:	2300      	movs	r3, #0
 800e226:	633b      	str	r3, [r7, #48]	; 0x30
 800e228:	e001      	b.n	800e22e <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	633b      	str	r3, [r7, #48]	; 0x30
    }

    rflags = 0U;
 800e22e:	2300      	movs	r3, #0
 800e230:	637b      	str	r3, [r7, #52]	; 0x34
    tout   = timeout;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	62fb      	str	r3, [r7, #44]	; 0x2c

    t0 = xTaskGetTickCount();
 800e236:	f002 fd57 	bl	8010ce8 <xTaskGetTickCount>
 800e23a:	62b8      	str	r0, [r7, #40]	; 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800e23c:	f107 0210 	add.w	r2, r7, #16
 800e240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e242:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e244:	2000      	movs	r0, #0
 800e246:	f003 fa7d 	bl	8011744 <xTaskNotifyWait>
 800e24a:	6278      	str	r0, [r7, #36]	; 0x24

      if (rval == pdPASS) {
 800e24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e24e:	2b01      	cmp	r3, #1
 800e250:	d137      	bne.n	800e2c2 <osThreadFlagsWait+0xf6>
        rflags &= flags;
 800e252:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	4013      	ands	r3, r2
 800e258:	637b      	str	r3, [r7, #52]	; 0x34
        rflags |= nval;
 800e25a:	693b      	ldr	r3, [r7, #16]
 800e25c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e25e:	4313      	orrs	r3, r2
 800e260:	637b      	str	r3, [r7, #52]	; 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	f003 0301 	and.w	r3, r3, #1
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d00c      	beq.n	800e286 <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 800e26c:	68fa      	ldr	r2, [r7, #12]
 800e26e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e270:	4013      	ands	r3, r2
 800e272:	68fa      	ldr	r2, [r7, #12]
 800e274:	429a      	cmp	r2, r3
 800e276:	d032      	beq.n	800e2de <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d10f      	bne.n	800e29e <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800e27e:	f06f 0302 	mvn.w	r3, #2
 800e282:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800e284:	e02e      	b.n	800e2e4 <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800e286:	68fa      	ldr	r2, [r7, #12]
 800e288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e28a:	4013      	ands	r3, r2
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d128      	bne.n	800e2e2 <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d103      	bne.n	800e29e <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800e296:	f06f 0302 	mvn.w	r3, #2
 800e29a:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800e29c:	e022      	b.n	800e2e4 <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800e29e:	f002 fd23 	bl	8010ce8 <xTaskGetTickCount>
 800e2a2:	4602      	mov	r2, r0
 800e2a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2a6:	1ad3      	subs	r3, r2, r3
 800e2a8:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 800e2aa:	6a3a      	ldr	r2, [r7, #32]
 800e2ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2ae:	429a      	cmp	r2, r3
 800e2b0:	d902      	bls.n	800e2b8 <osThreadFlagsWait+0xec>
          tout  = 0;
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e2b6:	e00e      	b.n	800e2d6 <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 800e2b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e2ba:	6a3b      	ldr	r3, [r7, #32]
 800e2bc:	1ad3      	subs	r3, r2, r3
 800e2be:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e2c0:	e009      	b.n	800e2d6 <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d103      	bne.n	800e2d0 <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 800e2c8:	f06f 0302 	mvn.w	r3, #2
 800e2cc:	637b      	str	r3, [r7, #52]	; 0x34
 800e2ce:	e002      	b.n	800e2d6 <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800e2d0:	f06f 0301 	mvn.w	r3, #1
 800e2d4:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
    while (rval != pdFAIL);
 800e2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d1af      	bne.n	800e23c <osThreadFlagsWait+0x70>
 800e2dc:	e002      	b.n	800e2e4 <osThreadFlagsWait+0x118>
            break;
 800e2de:	bf00      	nop
 800e2e0:	e000      	b.n	800e2e4 <osThreadFlagsWait+0x118>
            break;
 800e2e2:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800e2e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3738      	adds	r7, #56	; 0x38
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}
 800e2ee:	bf00      	nop
 800e2f0:	2000147c 	.word	0x2000147c

0800e2f4 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b086      	sub	sp, #24
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e2fc:	f3ef 8305 	mrs	r3, IPSR
 800e300:	613b      	str	r3, [r7, #16]
  return(result);
 800e302:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e304:	2b00      	cmp	r3, #0
 800e306:	d10f      	bne.n	800e328 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e308:	f3ef 8310 	mrs	r3, PRIMASK
 800e30c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d105      	bne.n	800e320 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e314:	f3ef 8311 	mrs	r3, BASEPRI
 800e318:	60bb      	str	r3, [r7, #8]
  return(result);
 800e31a:	68bb      	ldr	r3, [r7, #8]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d007      	beq.n	800e330 <osDelay+0x3c>
 800e320:	4b0a      	ldr	r3, [pc, #40]	; (800e34c <osDelay+0x58>)
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	2b02      	cmp	r3, #2
 800e326:	d103      	bne.n	800e330 <osDelay+0x3c>
    stat = osErrorISR;
 800e328:	f06f 0305 	mvn.w	r3, #5
 800e32c:	617b      	str	r3, [r7, #20]
 800e32e:	e007      	b.n	800e340 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800e330:	2300      	movs	r3, #0
 800e332:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2b00      	cmp	r3, #0
 800e338:	d002      	beq.n	800e340 <osDelay+0x4c>
      vTaskDelay(ticks);
 800e33a:	6878      	ldr	r0, [r7, #4]
 800e33c:	f002 fb5a 	bl	80109f4 <vTaskDelay>
    }
  }

  return (stat);
 800e340:	697b      	ldr	r3, [r7, #20]
}
 800e342:	4618      	mov	r0, r3
 800e344:	3718      	adds	r7, #24
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	2000147c 	.word	0x2000147c

0800e350 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800e350:	b580      	push	{r7, lr}
 800e352:	b08a      	sub	sp, #40	; 0x28
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800e358:	2300      	movs	r3, #0
 800e35a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e35c:	f3ef 8305 	mrs	r3, IPSR
 800e360:	613b      	str	r3, [r7, #16]
  return(result);
 800e362:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800e364:	2b00      	cmp	r3, #0
 800e366:	f040 8085 	bne.w	800e474 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e36a:	f3ef 8310 	mrs	r3, PRIMASK
 800e36e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d105      	bne.n	800e382 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e376:	f3ef 8311 	mrs	r3, BASEPRI
 800e37a:	60bb      	str	r3, [r7, #8]
  return(result);
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d003      	beq.n	800e38a <osMutexNew+0x3a>
 800e382:	4b3f      	ldr	r3, [pc, #252]	; (800e480 <osMutexNew+0x130>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	2b02      	cmp	r3, #2
 800e388:	d074      	beq.n	800e474 <osMutexNew+0x124>
    if (attr != NULL) {
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d003      	beq.n	800e398 <osMutexNew+0x48>
      type = attr->attr_bits;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	685b      	ldr	r3, [r3, #4]
 800e394:	623b      	str	r3, [r7, #32]
 800e396:	e001      	b.n	800e39c <osMutexNew+0x4c>
    } else {
      type = 0U;
 800e398:	2300      	movs	r3, #0
 800e39a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800e39c:	6a3b      	ldr	r3, [r7, #32]
 800e39e:	f003 0301 	and.w	r3, r3, #1
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d002      	beq.n	800e3ac <osMutexNew+0x5c>
      rmtx = 1U;
 800e3a6:	2301      	movs	r3, #1
 800e3a8:	61fb      	str	r3, [r7, #28]
 800e3aa:	e001      	b.n	800e3b0 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800e3b0:	6a3b      	ldr	r3, [r7, #32]
 800e3b2:	f003 0308 	and.w	r3, r3, #8
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d15c      	bne.n	800e474 <osMutexNew+0x124>
      mem = -1;
 800e3ba:	f04f 33ff 	mov.w	r3, #4294967295
 800e3be:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d015      	beq.n	800e3f2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	689b      	ldr	r3, [r3, #8]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d006      	beq.n	800e3dc <osMutexNew+0x8c>
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	68db      	ldr	r3, [r3, #12]
 800e3d2:	2b4f      	cmp	r3, #79	; 0x4f
 800e3d4:	d902      	bls.n	800e3dc <osMutexNew+0x8c>
          mem = 1;
 800e3d6:	2301      	movs	r3, #1
 800e3d8:	61bb      	str	r3, [r7, #24]
 800e3da:	e00c      	b.n	800e3f6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	689b      	ldr	r3, [r3, #8]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d108      	bne.n	800e3f6 <osMutexNew+0xa6>
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	68db      	ldr	r3, [r3, #12]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d104      	bne.n	800e3f6 <osMutexNew+0xa6>
            mem = 0;
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	61bb      	str	r3, [r7, #24]
 800e3f0:	e001      	b.n	800e3f6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800e3f6:	69bb      	ldr	r3, [r7, #24]
 800e3f8:	2b01      	cmp	r3, #1
 800e3fa:	d112      	bne.n	800e422 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800e3fc:	69fb      	ldr	r3, [r7, #28]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d007      	beq.n	800e412 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	689b      	ldr	r3, [r3, #8]
 800e406:	4619      	mov	r1, r3
 800e408:	2004      	movs	r0, #4
 800e40a:	f001 fa22 	bl	800f852 <xQueueCreateMutexStatic>
 800e40e:	6278      	str	r0, [r7, #36]	; 0x24
 800e410:	e016      	b.n	800e440 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	689b      	ldr	r3, [r3, #8]
 800e416:	4619      	mov	r1, r3
 800e418:	2001      	movs	r0, #1
 800e41a:	f001 fa1a 	bl	800f852 <xQueueCreateMutexStatic>
 800e41e:	6278      	str	r0, [r7, #36]	; 0x24
 800e420:	e00e      	b.n	800e440 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800e422:	69bb      	ldr	r3, [r7, #24]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d10b      	bne.n	800e440 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800e428:	69fb      	ldr	r3, [r7, #28]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d004      	beq.n	800e438 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800e42e:	2004      	movs	r0, #4
 800e430:	f001 f9f7 	bl	800f822 <xQueueCreateMutex>
 800e434:	6278      	str	r0, [r7, #36]	; 0x24
 800e436:	e003      	b.n	800e440 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800e438:	2001      	movs	r0, #1
 800e43a:	f001 f9f2 	bl	800f822 <xQueueCreateMutex>
 800e43e:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800e440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e442:	2b00      	cmp	r3, #0
 800e444:	d00c      	beq.n	800e460 <osMutexNew+0x110>
        if (attr != NULL) {
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d003      	beq.n	800e454 <osMutexNew+0x104>
          name = attr->name;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	617b      	str	r3, [r7, #20]
 800e452:	e001      	b.n	800e458 <osMutexNew+0x108>
        } else {
          name = NULL;
 800e454:	2300      	movs	r3, #0
 800e456:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800e458:	6979      	ldr	r1, [r7, #20]
 800e45a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e45c:	f002 f8a6 	bl	80105ac <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800e460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e462:	2b00      	cmp	r3, #0
 800e464:	d006      	beq.n	800e474 <osMutexNew+0x124>
 800e466:	69fb      	ldr	r3, [r7, #28]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d003      	beq.n	800e474 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800e46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e46e:	f043 0301 	orr.w	r3, r3, #1
 800e472:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800e474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e476:	4618      	mov	r0, r3
 800e478:	3728      	adds	r7, #40	; 0x28
 800e47a:	46bd      	mov	sp, r7
 800e47c:	bd80      	pop	{r7, pc}
 800e47e:	bf00      	nop
 800e480:	2000147c 	.word	0x2000147c

0800e484 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800e484:	b580      	push	{r7, lr}
 800e486:	b088      	sub	sp, #32
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	f023 0301 	bic.w	r3, r3, #1
 800e494:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f003 0301 	and.w	r3, r3, #1
 800e49c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e4a2:	f3ef 8305 	mrs	r3, IPSR
 800e4a6:	613b      	str	r3, [r7, #16]
  return(result);
 800e4a8:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d10f      	bne.n	800e4ce <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e4ae:	f3ef 8310 	mrs	r3, PRIMASK
 800e4b2:	60fb      	str	r3, [r7, #12]
  return(result);
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d105      	bne.n	800e4c6 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e4ba:	f3ef 8311 	mrs	r3, BASEPRI
 800e4be:	60bb      	str	r3, [r7, #8]
  return(result);
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d007      	beq.n	800e4d6 <osMutexAcquire+0x52>
 800e4c6:	4b1d      	ldr	r3, [pc, #116]	; (800e53c <osMutexAcquire+0xb8>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	2b02      	cmp	r3, #2
 800e4cc:	d103      	bne.n	800e4d6 <osMutexAcquire+0x52>
    stat = osErrorISR;
 800e4ce:	f06f 0305 	mvn.w	r3, #5
 800e4d2:	61fb      	str	r3, [r7, #28]
 800e4d4:	e02c      	b.n	800e530 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800e4d6:	69bb      	ldr	r3, [r7, #24]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d103      	bne.n	800e4e4 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800e4dc:	f06f 0303 	mvn.w	r3, #3
 800e4e0:	61fb      	str	r3, [r7, #28]
 800e4e2:	e025      	b.n	800e530 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800e4e4:	697b      	ldr	r3, [r7, #20]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d011      	beq.n	800e50e <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800e4ea:	6839      	ldr	r1, [r7, #0]
 800e4ec:	69b8      	ldr	r0, [r7, #24]
 800e4ee:	f001 f9fe 	bl	800f8ee <xQueueTakeMutexRecursive>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	2b01      	cmp	r3, #1
 800e4f6:	d01b      	beq.n	800e530 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d003      	beq.n	800e506 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800e4fe:	f06f 0301 	mvn.w	r3, #1
 800e502:	61fb      	str	r3, [r7, #28]
 800e504:	e014      	b.n	800e530 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800e506:	f06f 0302 	mvn.w	r3, #2
 800e50a:	61fb      	str	r3, [r7, #28]
 800e50c:	e010      	b.n	800e530 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800e50e:	6839      	ldr	r1, [r7, #0]
 800e510:	69b8      	ldr	r0, [r7, #24]
 800e512:	f001 fd7b 	bl	801000c <xQueueSemaphoreTake>
 800e516:	4603      	mov	r3, r0
 800e518:	2b01      	cmp	r3, #1
 800e51a:	d009      	beq.n	800e530 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d003      	beq.n	800e52a <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800e522:	f06f 0301 	mvn.w	r3, #1
 800e526:	61fb      	str	r3, [r7, #28]
 800e528:	e002      	b.n	800e530 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800e52a:	f06f 0302 	mvn.w	r3, #2
 800e52e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e530:	69fb      	ldr	r3, [r7, #28]
}
 800e532:	4618      	mov	r0, r3
 800e534:	3720      	adds	r7, #32
 800e536:	46bd      	mov	sp, r7
 800e538:	bd80      	pop	{r7, pc}
 800e53a:	bf00      	nop
 800e53c:	2000147c 	.word	0x2000147c

0800e540 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800e540:	b580      	push	{r7, lr}
 800e542:	b088      	sub	sp, #32
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f023 0301 	bic.w	r3, r3, #1
 800e54e:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	f003 0301 	and.w	r3, r3, #1
 800e556:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800e558:	2300      	movs	r3, #0
 800e55a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e55c:	f3ef 8305 	mrs	r3, IPSR
 800e560:	613b      	str	r3, [r7, #16]
  return(result);
 800e562:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800e564:	2b00      	cmp	r3, #0
 800e566:	d10f      	bne.n	800e588 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e568:	f3ef 8310 	mrs	r3, PRIMASK
 800e56c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	2b00      	cmp	r3, #0
 800e572:	d105      	bne.n	800e580 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e574:	f3ef 8311 	mrs	r3, BASEPRI
 800e578:	60bb      	str	r3, [r7, #8]
  return(result);
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d007      	beq.n	800e590 <osMutexRelease+0x50>
 800e580:	4b16      	ldr	r3, [pc, #88]	; (800e5dc <osMutexRelease+0x9c>)
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	2b02      	cmp	r3, #2
 800e586:	d103      	bne.n	800e590 <osMutexRelease+0x50>
    stat = osErrorISR;
 800e588:	f06f 0305 	mvn.w	r3, #5
 800e58c:	61fb      	str	r3, [r7, #28]
 800e58e:	e01f      	b.n	800e5d0 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800e590:	69bb      	ldr	r3, [r7, #24]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d103      	bne.n	800e59e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800e596:	f06f 0303 	mvn.w	r3, #3
 800e59a:	61fb      	str	r3, [r7, #28]
 800e59c:	e018      	b.n	800e5d0 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d009      	beq.n	800e5b8 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800e5a4:	69b8      	ldr	r0, [r7, #24]
 800e5a6:	f001 f96f 	bl	800f888 <xQueueGiveMutexRecursive>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	2b01      	cmp	r3, #1
 800e5ae:	d00f      	beq.n	800e5d0 <osMutexRelease+0x90>
        stat = osErrorResource;
 800e5b0:	f06f 0302 	mvn.w	r3, #2
 800e5b4:	61fb      	str	r3, [r7, #28]
 800e5b6:	e00b      	b.n	800e5d0 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	2100      	movs	r1, #0
 800e5be:	69b8      	ldr	r0, [r7, #24]
 800e5c0:	f001 fa30 	bl	800fa24 <xQueueGenericSend>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	2b01      	cmp	r3, #1
 800e5c8:	d002      	beq.n	800e5d0 <osMutexRelease+0x90>
        stat = osErrorResource;
 800e5ca:	f06f 0302 	mvn.w	r3, #2
 800e5ce:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800e5d0:	69fb      	ldr	r3, [r7, #28]
}
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	3720      	adds	r7, #32
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}
 800e5da:	bf00      	nop
 800e5dc:	2000147c 	.word	0x2000147c

0800e5e0 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b08c      	sub	sp, #48	; 0x30
 800e5e4:	af02      	add	r7, sp, #8
 800e5e6:	60f8      	str	r0, [r7, #12]
 800e5e8:	60b9      	str	r1, [r7, #8]
 800e5ea:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e5f0:	f3ef 8305 	mrs	r3, IPSR
 800e5f4:	61bb      	str	r3, [r7, #24]
  return(result);
 800e5f6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	f040 8087 	bne.w	800e70c <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e5fe:	f3ef 8310 	mrs	r3, PRIMASK
 800e602:	617b      	str	r3, [r7, #20]
  return(result);
 800e604:	697b      	ldr	r3, [r7, #20]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d105      	bne.n	800e616 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e60a:	f3ef 8311 	mrs	r3, BASEPRI
 800e60e:	613b      	str	r3, [r7, #16]
  return(result);
 800e610:	693b      	ldr	r3, [r7, #16]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d003      	beq.n	800e61e <osSemaphoreNew+0x3e>
 800e616:	4b40      	ldr	r3, [pc, #256]	; (800e718 <osSemaphoreNew+0x138>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	2b02      	cmp	r3, #2
 800e61c:	d076      	beq.n	800e70c <osSemaphoreNew+0x12c>
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d073      	beq.n	800e70c <osSemaphoreNew+0x12c>
 800e624:	68ba      	ldr	r2, [r7, #8]
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	429a      	cmp	r2, r3
 800e62a:	d86f      	bhi.n	800e70c <osSemaphoreNew+0x12c>
    mem = -1;
 800e62c:	f04f 33ff 	mov.w	r3, #4294967295
 800e630:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d015      	beq.n	800e664 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	689b      	ldr	r3, [r3, #8]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d006      	beq.n	800e64e <osSemaphoreNew+0x6e>
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	68db      	ldr	r3, [r3, #12]
 800e644:	2b4f      	cmp	r3, #79	; 0x4f
 800e646:	d902      	bls.n	800e64e <osSemaphoreNew+0x6e>
        mem = 1;
 800e648:	2301      	movs	r3, #1
 800e64a:	623b      	str	r3, [r7, #32]
 800e64c:	e00c      	b.n	800e668 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	689b      	ldr	r3, [r3, #8]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d108      	bne.n	800e668 <osSemaphoreNew+0x88>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	68db      	ldr	r3, [r3, #12]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d104      	bne.n	800e668 <osSemaphoreNew+0x88>
          mem = 0;
 800e65e:	2300      	movs	r3, #0
 800e660:	623b      	str	r3, [r7, #32]
 800e662:	e001      	b.n	800e668 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800e664:	2300      	movs	r3, #0
 800e666:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800e668:	6a3b      	ldr	r3, [r7, #32]
 800e66a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e66e:	d04d      	beq.n	800e70c <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2b01      	cmp	r3, #1
 800e674:	d129      	bne.n	800e6ca <osSemaphoreNew+0xea>
        if (mem == 1) {
 800e676:	6a3b      	ldr	r3, [r7, #32]
 800e678:	2b01      	cmp	r3, #1
 800e67a:	d10b      	bne.n	800e694 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	689a      	ldr	r2, [r3, #8]
 800e680:	2303      	movs	r3, #3
 800e682:	9300      	str	r3, [sp, #0]
 800e684:	4613      	mov	r3, r2
 800e686:	2200      	movs	r2, #0
 800e688:	2100      	movs	r1, #0
 800e68a:	2001      	movs	r0, #1
 800e68c:	f000 ffda 	bl	800f644 <xQueueGenericCreateStatic>
 800e690:	6278      	str	r0, [r7, #36]	; 0x24
 800e692:	e005      	b.n	800e6a0 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800e694:	2203      	movs	r2, #3
 800e696:	2100      	movs	r1, #0
 800e698:	2001      	movs	r0, #1
 800e69a:	f001 f846 	bl	800f72a <xQueueGenericCreate>
 800e69e:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800e6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d022      	beq.n	800e6ec <osSemaphoreNew+0x10c>
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d01f      	beq.n	800e6ec <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	2100      	movs	r1, #0
 800e6b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e6b4:	f001 f9b6 	bl	800fa24 <xQueueGenericSend>
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	2b01      	cmp	r3, #1
 800e6bc:	d016      	beq.n	800e6ec <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 800e6be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e6c0:	f001 fe29 	bl	8010316 <vQueueDelete>
            hSemaphore = NULL;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	627b      	str	r3, [r7, #36]	; 0x24
 800e6c8:	e010      	b.n	800e6ec <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800e6ca:	6a3b      	ldr	r3, [r7, #32]
 800e6cc:	2b01      	cmp	r3, #1
 800e6ce:	d108      	bne.n	800e6e2 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	689b      	ldr	r3, [r3, #8]
 800e6d4:	461a      	mov	r2, r3
 800e6d6:	68b9      	ldr	r1, [r7, #8]
 800e6d8:	68f8      	ldr	r0, [r7, #12]
 800e6da:	f001 f93d 	bl	800f958 <xQueueCreateCountingSemaphoreStatic>
 800e6de:	6278      	str	r0, [r7, #36]	; 0x24
 800e6e0:	e004      	b.n	800e6ec <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800e6e2:	68b9      	ldr	r1, [r7, #8]
 800e6e4:	68f8      	ldr	r0, [r7, #12]
 800e6e6:	f001 f96c 	bl	800f9c2 <xQueueCreateCountingSemaphore>
 800e6ea:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800e6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d00c      	beq.n	800e70c <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d003      	beq.n	800e700 <osSemaphoreNew+0x120>
          name = attr->name;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	61fb      	str	r3, [r7, #28]
 800e6fe:	e001      	b.n	800e704 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 800e700:	2300      	movs	r3, #0
 800e702:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800e704:	69f9      	ldr	r1, [r7, #28]
 800e706:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e708:	f001 ff50 	bl	80105ac <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800e70c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e70e:	4618      	mov	r0, r3
 800e710:	3728      	adds	r7, #40	; 0x28
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	2000147c 	.word	0x2000147c

0800e71c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b088      	sub	sp, #32
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
 800e724:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800e72a:	2300      	movs	r3, #0
 800e72c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800e72e:	69bb      	ldr	r3, [r7, #24]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d103      	bne.n	800e73c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800e734:	f06f 0303 	mvn.w	r3, #3
 800e738:	61fb      	str	r3, [r7, #28]
 800e73a:	e04b      	b.n	800e7d4 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e73c:	f3ef 8305 	mrs	r3, IPSR
 800e740:	617b      	str	r3, [r7, #20]
  return(result);
 800e742:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800e744:	2b00      	cmp	r3, #0
 800e746:	d10f      	bne.n	800e768 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e748:	f3ef 8310 	mrs	r3, PRIMASK
 800e74c:	613b      	str	r3, [r7, #16]
  return(result);
 800e74e:	693b      	ldr	r3, [r7, #16]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d105      	bne.n	800e760 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e754:	f3ef 8311 	mrs	r3, BASEPRI
 800e758:	60fb      	str	r3, [r7, #12]
  return(result);
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d026      	beq.n	800e7ae <osSemaphoreAcquire+0x92>
 800e760:	4b1f      	ldr	r3, [pc, #124]	; (800e7e0 <osSemaphoreAcquire+0xc4>)
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	2b02      	cmp	r3, #2
 800e766:	d122      	bne.n	800e7ae <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d003      	beq.n	800e776 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800e76e:	f06f 0303 	mvn.w	r3, #3
 800e772:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800e774:	e02d      	b.n	800e7d2 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800e776:	2300      	movs	r3, #0
 800e778:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800e77a:	f107 0308 	add.w	r3, r7, #8
 800e77e:	461a      	mov	r2, r3
 800e780:	2100      	movs	r1, #0
 800e782:	69b8      	ldr	r0, [r7, #24]
 800e784:	f001 fd4a 	bl	801021c <xQueueReceiveFromISR>
 800e788:	4603      	mov	r3, r0
 800e78a:	2b01      	cmp	r3, #1
 800e78c:	d003      	beq.n	800e796 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800e78e:	f06f 0302 	mvn.w	r3, #2
 800e792:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800e794:	e01d      	b.n	800e7d2 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800e796:	68bb      	ldr	r3, [r7, #8]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d01a      	beq.n	800e7d2 <osSemaphoreAcquire+0xb6>
 800e79c:	4b11      	ldr	r3, [pc, #68]	; (800e7e4 <osSemaphoreAcquire+0xc8>)
 800e79e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e7a2:	601a      	str	r2, [r3, #0]
 800e7a4:	f3bf 8f4f 	dsb	sy
 800e7a8:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800e7ac:	e011      	b.n	800e7d2 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800e7ae:	6839      	ldr	r1, [r7, #0]
 800e7b0:	69b8      	ldr	r0, [r7, #24]
 800e7b2:	f001 fc2b 	bl	801000c <xQueueSemaphoreTake>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	2b01      	cmp	r3, #1
 800e7ba:	d00b      	beq.n	800e7d4 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d003      	beq.n	800e7ca <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800e7c2:	f06f 0301 	mvn.w	r3, #1
 800e7c6:	61fb      	str	r3, [r7, #28]
 800e7c8:	e004      	b.n	800e7d4 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800e7ca:	f06f 0302 	mvn.w	r3, #2
 800e7ce:	61fb      	str	r3, [r7, #28]
 800e7d0:	e000      	b.n	800e7d4 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800e7d2:	bf00      	nop
      }
    }
  }

  return (stat);
 800e7d4:	69fb      	ldr	r3, [r7, #28]
}
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	3720      	adds	r7, #32
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}
 800e7de:	bf00      	nop
 800e7e0:	2000147c 	.word	0x2000147c
 800e7e4:	e000ed04 	.word	0xe000ed04

0800e7e8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b088      	sub	sp, #32
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800e7f8:	69bb      	ldr	r3, [r7, #24]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d103      	bne.n	800e806 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800e7fe:	f06f 0303 	mvn.w	r3, #3
 800e802:	61fb      	str	r3, [r7, #28]
 800e804:	e03e      	b.n	800e884 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e806:	f3ef 8305 	mrs	r3, IPSR
 800e80a:	617b      	str	r3, [r7, #20]
  return(result);
 800e80c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d10f      	bne.n	800e832 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e812:	f3ef 8310 	mrs	r3, PRIMASK
 800e816:	613b      	str	r3, [r7, #16]
  return(result);
 800e818:	693b      	ldr	r3, [r7, #16]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d105      	bne.n	800e82a <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e81e:	f3ef 8311 	mrs	r3, BASEPRI
 800e822:	60fb      	str	r3, [r7, #12]
  return(result);
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d01e      	beq.n	800e868 <osSemaphoreRelease+0x80>
 800e82a:	4b19      	ldr	r3, [pc, #100]	; (800e890 <osSemaphoreRelease+0xa8>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	2b02      	cmp	r3, #2
 800e830:	d11a      	bne.n	800e868 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800e832:	2300      	movs	r3, #0
 800e834:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800e836:	f107 0308 	add.w	r3, r7, #8
 800e83a:	4619      	mov	r1, r3
 800e83c:	69b8      	ldr	r0, [r7, #24]
 800e83e:	f001 fa7f 	bl	800fd40 <xQueueGiveFromISR>
 800e842:	4603      	mov	r3, r0
 800e844:	2b01      	cmp	r3, #1
 800e846:	d003      	beq.n	800e850 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800e848:	f06f 0302 	mvn.w	r3, #2
 800e84c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800e84e:	e018      	b.n	800e882 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800e850:	68bb      	ldr	r3, [r7, #8]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d015      	beq.n	800e882 <osSemaphoreRelease+0x9a>
 800e856:	4b0f      	ldr	r3, [pc, #60]	; (800e894 <osSemaphoreRelease+0xac>)
 800e858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e85c:	601a      	str	r2, [r3, #0]
 800e85e:	f3bf 8f4f 	dsb	sy
 800e862:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800e866:	e00c      	b.n	800e882 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800e868:	2300      	movs	r3, #0
 800e86a:	2200      	movs	r2, #0
 800e86c:	2100      	movs	r1, #0
 800e86e:	69b8      	ldr	r0, [r7, #24]
 800e870:	f001 f8d8 	bl	800fa24 <xQueueGenericSend>
 800e874:	4603      	mov	r3, r0
 800e876:	2b01      	cmp	r3, #1
 800e878:	d004      	beq.n	800e884 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800e87a:	f06f 0302 	mvn.w	r3, #2
 800e87e:	61fb      	str	r3, [r7, #28]
 800e880:	e000      	b.n	800e884 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800e882:	bf00      	nop
    }
  }

  return (stat);
 800e884:	69fb      	ldr	r3, [r7, #28]
}
 800e886:	4618      	mov	r0, r3
 800e888:	3720      	adds	r7, #32
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}
 800e88e:	bf00      	nop
 800e890:	2000147c 	.word	0x2000147c
 800e894:	e000ed04 	.word	0xe000ed04

0800e898 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800e898:	b580      	push	{r7, lr}
 800e89a:	b08c      	sub	sp, #48	; 0x30
 800e89c:	af02      	add	r7, sp, #8
 800e89e:	60f8      	str	r0, [r7, #12]
 800e8a0:	60b9      	str	r1, [r7, #8]
 800e8a2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e8a8:	f3ef 8305 	mrs	r3, IPSR
 800e8ac:	61bb      	str	r3, [r7, #24]
  return(result);
 800e8ae:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d170      	bne.n	800e996 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8b4:	f3ef 8310 	mrs	r3, PRIMASK
 800e8b8:	617b      	str	r3, [r7, #20]
  return(result);
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d105      	bne.n	800e8cc <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e8c0:	f3ef 8311 	mrs	r3, BASEPRI
 800e8c4:	613b      	str	r3, [r7, #16]
  return(result);
 800e8c6:	693b      	ldr	r3, [r7, #16]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d003      	beq.n	800e8d4 <osMessageQueueNew+0x3c>
 800e8cc:	4b34      	ldr	r3, [pc, #208]	; (800e9a0 <osMessageQueueNew+0x108>)
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	2b02      	cmp	r3, #2
 800e8d2:	d060      	beq.n	800e996 <osMessageQueueNew+0xfe>
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d05d      	beq.n	800e996 <osMessageQueueNew+0xfe>
 800e8da:	68bb      	ldr	r3, [r7, #8]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d05a      	beq.n	800e996 <osMessageQueueNew+0xfe>
    mem = -1;
 800e8e0:	f04f 33ff 	mov.w	r3, #4294967295
 800e8e4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d029      	beq.n	800e940 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	689b      	ldr	r3, [r3, #8]
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d012      	beq.n	800e91a <osMessageQueueNew+0x82>
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	68db      	ldr	r3, [r3, #12]
 800e8f8:	2b4f      	cmp	r3, #79	; 0x4f
 800e8fa:	d90e      	bls.n	800e91a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e900:	2b00      	cmp	r3, #0
 800e902:	d00a      	beq.n	800e91a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	695a      	ldr	r2, [r3, #20]
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	68b9      	ldr	r1, [r7, #8]
 800e90c:	fb01 f303 	mul.w	r3, r1, r3
 800e910:	429a      	cmp	r2, r3
 800e912:	d302      	bcc.n	800e91a <osMessageQueueNew+0x82>
        mem = 1;
 800e914:	2301      	movs	r3, #1
 800e916:	623b      	str	r3, [r7, #32]
 800e918:	e014      	b.n	800e944 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	689b      	ldr	r3, [r3, #8]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d110      	bne.n	800e944 <osMessageQueueNew+0xac>
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	68db      	ldr	r3, [r3, #12]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d10c      	bne.n	800e944 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d108      	bne.n	800e944 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	695b      	ldr	r3, [r3, #20]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d104      	bne.n	800e944 <osMessageQueueNew+0xac>
          mem = 0;
 800e93a:	2300      	movs	r3, #0
 800e93c:	623b      	str	r3, [r7, #32]
 800e93e:	e001      	b.n	800e944 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800e940:	2300      	movs	r3, #0
 800e942:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800e944:	6a3b      	ldr	r3, [r7, #32]
 800e946:	2b01      	cmp	r3, #1
 800e948:	d10c      	bne.n	800e964 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	691a      	ldr	r2, [r3, #16]
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	6899      	ldr	r1, [r3, #8]
 800e952:	2300      	movs	r3, #0
 800e954:	9300      	str	r3, [sp, #0]
 800e956:	460b      	mov	r3, r1
 800e958:	68b9      	ldr	r1, [r7, #8]
 800e95a:	68f8      	ldr	r0, [r7, #12]
 800e95c:	f000 fe72 	bl	800f644 <xQueueGenericCreateStatic>
 800e960:	6278      	str	r0, [r7, #36]	; 0x24
 800e962:	e008      	b.n	800e976 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 800e964:	6a3b      	ldr	r3, [r7, #32]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d105      	bne.n	800e976 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 800e96a:	2200      	movs	r2, #0
 800e96c:	68b9      	ldr	r1, [r7, #8]
 800e96e:	68f8      	ldr	r0, [r7, #12]
 800e970:	f000 fedb 	bl	800f72a <xQueueGenericCreate>
 800e974:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800e976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d00c      	beq.n	800e996 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d003      	beq.n	800e98a <osMessageQueueNew+0xf2>
        name = attr->name;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	61fb      	str	r3, [r7, #28]
 800e988:	e001      	b.n	800e98e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 800e98a:	2300      	movs	r3, #0
 800e98c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800e98e:	69f9      	ldr	r1, [r7, #28]
 800e990:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e992:	f001 fe0b 	bl	80105ac <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800e996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e998:	4618      	mov	r0, r3
 800e99a:	3728      	adds	r7, #40	; 0x28
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}
 800e9a0:	2000147c 	.word	0x2000147c

0800e9a4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b08a      	sub	sp, #40	; 0x28
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	60f8      	str	r0, [r7, #12]
 800e9ac:	60b9      	str	r1, [r7, #8]
 800e9ae:	603b      	str	r3, [r7, #0]
 800e9b0:	4613      	mov	r3, r2
 800e9b2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9bc:	f3ef 8305 	mrs	r3, IPSR
 800e9c0:	61fb      	str	r3, [r7, #28]
  return(result);
 800e9c2:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d10f      	bne.n	800e9e8 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e9c8:	f3ef 8310 	mrs	r3, PRIMASK
 800e9cc:	61bb      	str	r3, [r7, #24]
  return(result);
 800e9ce:	69bb      	ldr	r3, [r7, #24]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d105      	bne.n	800e9e0 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e9d4:	f3ef 8311 	mrs	r3, BASEPRI
 800e9d8:	617b      	str	r3, [r7, #20]
  return(result);
 800e9da:	697b      	ldr	r3, [r7, #20]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d02c      	beq.n	800ea3a <osMessageQueuePut+0x96>
 800e9e0:	4b28      	ldr	r3, [pc, #160]	; (800ea84 <osMessageQueuePut+0xe0>)
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	2b02      	cmp	r3, #2
 800e9e6:	d128      	bne.n	800ea3a <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e9e8:	6a3b      	ldr	r3, [r7, #32]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d005      	beq.n	800e9fa <osMessageQueuePut+0x56>
 800e9ee:	68bb      	ldr	r3, [r7, #8]
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d002      	beq.n	800e9fa <osMessageQueuePut+0x56>
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d003      	beq.n	800ea02 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800e9fa:	f06f 0303 	mvn.w	r3, #3
 800e9fe:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ea00:	e039      	b.n	800ea76 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800ea02:	2300      	movs	r3, #0
 800ea04:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ea06:	f107 0210 	add.w	r2, r7, #16
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	68b9      	ldr	r1, [r7, #8]
 800ea0e:	6a38      	ldr	r0, [r7, #32]
 800ea10:	f001 f902 	bl	800fc18 <xQueueGenericSendFromISR>
 800ea14:	4603      	mov	r3, r0
 800ea16:	2b01      	cmp	r3, #1
 800ea18:	d003      	beq.n	800ea22 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800ea1a:	f06f 0302 	mvn.w	r3, #2
 800ea1e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ea20:	e029      	b.n	800ea76 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d026      	beq.n	800ea76 <osMessageQueuePut+0xd2>
 800ea28:	4b17      	ldr	r3, [pc, #92]	; (800ea88 <osMessageQueuePut+0xe4>)
 800ea2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea2e:	601a      	str	r2, [r3, #0]
 800ea30:	f3bf 8f4f 	dsb	sy
 800ea34:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ea38:	e01d      	b.n	800ea76 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ea3a:	6a3b      	ldr	r3, [r7, #32]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d002      	beq.n	800ea46 <osMessageQueuePut+0xa2>
 800ea40:	68bb      	ldr	r3, [r7, #8]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d103      	bne.n	800ea4e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800ea46:	f06f 0303 	mvn.w	r3, #3
 800ea4a:	627b      	str	r3, [r7, #36]	; 0x24
 800ea4c:	e014      	b.n	800ea78 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ea4e:	2300      	movs	r3, #0
 800ea50:	683a      	ldr	r2, [r7, #0]
 800ea52:	68b9      	ldr	r1, [r7, #8]
 800ea54:	6a38      	ldr	r0, [r7, #32]
 800ea56:	f000 ffe5 	bl	800fa24 <xQueueGenericSend>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d00b      	beq.n	800ea78 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800ea60:	683b      	ldr	r3, [r7, #0]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d003      	beq.n	800ea6e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800ea66:	f06f 0301 	mvn.w	r3, #1
 800ea6a:	627b      	str	r3, [r7, #36]	; 0x24
 800ea6c:	e004      	b.n	800ea78 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800ea6e:	f06f 0302 	mvn.w	r3, #2
 800ea72:	627b      	str	r3, [r7, #36]	; 0x24
 800ea74:	e000      	b.n	800ea78 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ea76:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800ea78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	3728      	adds	r7, #40	; 0x28
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	bd80      	pop	{r7, pc}
 800ea82:	bf00      	nop
 800ea84:	2000147c 	.word	0x2000147c
 800ea88:	e000ed04 	.word	0xe000ed04

0800ea8c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b08a      	sub	sp, #40	; 0x28
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	60f8      	str	r0, [r7, #12]
 800ea94:	60b9      	str	r1, [r7, #8]
 800ea96:	607a      	str	r2, [r7, #4]
 800ea98:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eaa2:	f3ef 8305 	mrs	r3, IPSR
 800eaa6:	61fb      	str	r3, [r7, #28]
  return(result);
 800eaa8:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d10f      	bne.n	800eace <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eaae:	f3ef 8310 	mrs	r3, PRIMASK
 800eab2:	61bb      	str	r3, [r7, #24]
  return(result);
 800eab4:	69bb      	ldr	r3, [r7, #24]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d105      	bne.n	800eac6 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800eaba:	f3ef 8311 	mrs	r3, BASEPRI
 800eabe:	617b      	str	r3, [r7, #20]
  return(result);
 800eac0:	697b      	ldr	r3, [r7, #20]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d02c      	beq.n	800eb20 <osMessageQueueGet+0x94>
 800eac6:	4b28      	ldr	r3, [pc, #160]	; (800eb68 <osMessageQueueGet+0xdc>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	2b02      	cmp	r3, #2
 800eacc:	d128      	bne.n	800eb20 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eace:	6a3b      	ldr	r3, [r7, #32]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d005      	beq.n	800eae0 <osMessageQueueGet+0x54>
 800ead4:	68bb      	ldr	r3, [r7, #8]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d002      	beq.n	800eae0 <osMessageQueueGet+0x54>
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d003      	beq.n	800eae8 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800eae0:	f06f 0303 	mvn.w	r3, #3
 800eae4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eae6:	e038      	b.n	800eb5a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800eae8:	2300      	movs	r3, #0
 800eaea:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800eaec:	f107 0310 	add.w	r3, r7, #16
 800eaf0:	461a      	mov	r2, r3
 800eaf2:	68b9      	ldr	r1, [r7, #8]
 800eaf4:	6a38      	ldr	r0, [r7, #32]
 800eaf6:	f001 fb91 	bl	801021c <xQueueReceiveFromISR>
 800eafa:	4603      	mov	r3, r0
 800eafc:	2b01      	cmp	r3, #1
 800eafe:	d003      	beq.n	800eb08 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800eb00:	f06f 0302 	mvn.w	r3, #2
 800eb04:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eb06:	e028      	b.n	800eb5a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800eb08:	693b      	ldr	r3, [r7, #16]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d025      	beq.n	800eb5a <osMessageQueueGet+0xce>
 800eb0e:	4b17      	ldr	r3, [pc, #92]	; (800eb6c <osMessageQueueGet+0xe0>)
 800eb10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb14:	601a      	str	r2, [r3, #0]
 800eb16:	f3bf 8f4f 	dsb	sy
 800eb1a:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eb1e:	e01c      	b.n	800eb5a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800eb20:	6a3b      	ldr	r3, [r7, #32]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d002      	beq.n	800eb2c <osMessageQueueGet+0xa0>
 800eb26:	68bb      	ldr	r3, [r7, #8]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d103      	bne.n	800eb34 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800eb2c:	f06f 0303 	mvn.w	r3, #3
 800eb30:	627b      	str	r3, [r7, #36]	; 0x24
 800eb32:	e013      	b.n	800eb5c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800eb34:	683a      	ldr	r2, [r7, #0]
 800eb36:	68b9      	ldr	r1, [r7, #8]
 800eb38:	6a38      	ldr	r0, [r7, #32]
 800eb3a:	f001 f98b 	bl	800fe54 <xQueueReceive>
 800eb3e:	4603      	mov	r3, r0
 800eb40:	2b01      	cmp	r3, #1
 800eb42:	d00b      	beq.n	800eb5c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d003      	beq.n	800eb52 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800eb4a:	f06f 0301 	mvn.w	r3, #1
 800eb4e:	627b      	str	r3, [r7, #36]	; 0x24
 800eb50:	e004      	b.n	800eb5c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800eb52:	f06f 0302 	mvn.w	r3, #2
 800eb56:	627b      	str	r3, [r7, #36]	; 0x24
 800eb58:	e000      	b.n	800eb5c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800eb5a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800eb5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800eb5e:	4618      	mov	r0, r3
 800eb60:	3728      	adds	r7, #40	; 0x28
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}
 800eb66:	bf00      	nop
 800eb68:	2000147c 	.word	0x2000147c
 800eb6c:	e000ed04 	.word	0xe000ed04

0800eb70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800eb70:	b480      	push	{r7}
 800eb72:	b085      	sub	sp, #20
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	60f8      	str	r0, [r7, #12]
 800eb78:	60b9      	str	r1, [r7, #8]
 800eb7a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	4a07      	ldr	r2, [pc, #28]	; (800eb9c <vApplicationGetIdleTaskMemory+0x2c>)
 800eb80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800eb82:	68bb      	ldr	r3, [r7, #8]
 800eb84:	4a06      	ldr	r2, [pc, #24]	; (800eba0 <vApplicationGetIdleTaskMemory+0x30>)
 800eb86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2280      	movs	r2, #128	; 0x80
 800eb8c:	601a      	str	r2, [r3, #0]
}
 800eb8e:	bf00      	nop
 800eb90:	3714      	adds	r7, #20
 800eb92:	46bd      	mov	sp, r7
 800eb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb98:	4770      	bx	lr
 800eb9a:	bf00      	nop
 800eb9c:	20001480 	.word	0x20001480
 800eba0:	200014dc 	.word	0x200014dc

0800eba4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800eba4:	b480      	push	{r7}
 800eba6:	b085      	sub	sp, #20
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	60f8      	str	r0, [r7, #12]
 800ebac:	60b9      	str	r1, [r7, #8]
 800ebae:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	4a07      	ldr	r2, [pc, #28]	; (800ebd0 <vApplicationGetTimerTaskMemory+0x2c>)
 800ebb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	4a06      	ldr	r2, [pc, #24]	; (800ebd4 <vApplicationGetTimerTaskMemory+0x30>)
 800ebba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ebc2:	601a      	str	r2, [r3, #0]
}
 800ebc4:	bf00      	nop
 800ebc6:	3714      	adds	r7, #20
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr
 800ebd0:	200016dc 	.word	0x200016dc
 800ebd4:	20001738 	.word	0x20001738

0800ebd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ebd8:	b480      	push	{r7}
 800ebda:	b085      	sub	sp, #20
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	60f8      	str	r0, [r7, #12]
 800ebe0:	60b9      	str	r1, [r7, #8]
 800ebe2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	3b04      	subs	r3, #4
 800ebe8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ebf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	3b04      	subs	r3, #4
 800ebf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ebf8:	68bb      	ldr	r3, [r7, #8]
 800ebfa:	f023 0201 	bic.w	r2, r3, #1
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	3b04      	subs	r3, #4
 800ec06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ec08:	4a0c      	ldr	r2, [pc, #48]	; (800ec3c <pxPortInitialiseStack+0x64>)
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	3b14      	subs	r3, #20
 800ec12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ec14:	687a      	ldr	r2, [r7, #4]
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	3b04      	subs	r3, #4
 800ec1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	f06f 0202 	mvn.w	r2, #2
 800ec26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	3b20      	subs	r3, #32
 800ec2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ec2e:	68fb      	ldr	r3, [r7, #12]
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3714      	adds	r7, #20
 800ec34:	46bd      	mov	sp, r7
 800ec36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3a:	4770      	bx	lr
 800ec3c:	0800ec41 	.word	0x0800ec41

0800ec40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ec40:	b480      	push	{r7}
 800ec42:	b085      	sub	sp, #20
 800ec44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ec46:	2300      	movs	r3, #0
 800ec48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ec4a:	4b11      	ldr	r3, [pc, #68]	; (800ec90 <prvTaskExitError+0x50>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec52:	d009      	beq.n	800ec68 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ec54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec58:	f383 8811 	msr	BASEPRI, r3
 800ec5c:	f3bf 8f6f 	isb	sy
 800ec60:	f3bf 8f4f 	dsb	sy
 800ec64:	60fb      	str	r3, [r7, #12]
 800ec66:	e7fe      	b.n	800ec66 <prvTaskExitError+0x26>
 800ec68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec6c:	f383 8811 	msr	BASEPRI, r3
 800ec70:	f3bf 8f6f 	isb	sy
 800ec74:	f3bf 8f4f 	dsb	sy
 800ec78:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ec7a:	bf00      	nop
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d0fc      	beq.n	800ec7c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ec82:	bf00      	nop
 800ec84:	3714      	adds	r7, #20
 800ec86:	46bd      	mov	sp, r7
 800ec88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8c:	4770      	bx	lr
 800ec8e:	bf00      	nop
 800ec90:	20000020 	.word	0x20000020
	...

0800eca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800eca0:	4b07      	ldr	r3, [pc, #28]	; (800ecc0 <pxCurrentTCBConst2>)
 800eca2:	6819      	ldr	r1, [r3, #0]
 800eca4:	6808      	ldr	r0, [r1, #0]
 800eca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecaa:	f380 8809 	msr	PSP, r0
 800ecae:	f3bf 8f6f 	isb	sy
 800ecb2:	f04f 0000 	mov.w	r0, #0
 800ecb6:	f380 8811 	msr	BASEPRI, r0
 800ecba:	4770      	bx	lr
 800ecbc:	f3af 8000 	nop.w

0800ecc0 <pxCurrentTCBConst2>:
 800ecc0:	20007148 	.word	0x20007148
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ecc4:	bf00      	nop
 800ecc6:	bf00      	nop

0800ecc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ecc8:	4808      	ldr	r0, [pc, #32]	; (800ecec <prvPortStartFirstTask+0x24>)
 800ecca:	6800      	ldr	r0, [r0, #0]
 800eccc:	6800      	ldr	r0, [r0, #0]
 800ecce:	f380 8808 	msr	MSP, r0
 800ecd2:	f04f 0000 	mov.w	r0, #0
 800ecd6:	f380 8814 	msr	CONTROL, r0
 800ecda:	b662      	cpsie	i
 800ecdc:	b661      	cpsie	f
 800ecde:	f3bf 8f4f 	dsb	sy
 800ece2:	f3bf 8f6f 	isb	sy
 800ece6:	df00      	svc	0
 800ece8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ecea:	bf00      	nop
 800ecec:	e000ed08 	.word	0xe000ed08

0800ecf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b086      	sub	sp, #24
 800ecf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ecf6:	4b44      	ldr	r3, [pc, #272]	; (800ee08 <xPortStartScheduler+0x118>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4a44      	ldr	r2, [pc, #272]	; (800ee0c <xPortStartScheduler+0x11c>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d109      	bne.n	800ed14 <xPortStartScheduler+0x24>
 800ed00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed04:	f383 8811 	msr	BASEPRI, r3
 800ed08:	f3bf 8f6f 	isb	sy
 800ed0c:	f3bf 8f4f 	dsb	sy
 800ed10:	613b      	str	r3, [r7, #16]
 800ed12:	e7fe      	b.n	800ed12 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ed14:	4b3c      	ldr	r3, [pc, #240]	; (800ee08 <xPortStartScheduler+0x118>)
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	4a3d      	ldr	r2, [pc, #244]	; (800ee10 <xPortStartScheduler+0x120>)
 800ed1a:	4293      	cmp	r3, r2
 800ed1c:	d109      	bne.n	800ed32 <xPortStartScheduler+0x42>
 800ed1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed22:	f383 8811 	msr	BASEPRI, r3
 800ed26:	f3bf 8f6f 	isb	sy
 800ed2a:	f3bf 8f4f 	dsb	sy
 800ed2e:	60fb      	str	r3, [r7, #12]
 800ed30:	e7fe      	b.n	800ed30 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed32:	4b38      	ldr	r3, [pc, #224]	; (800ee14 <xPortStartScheduler+0x124>)
 800ed34:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ed36:	697b      	ldr	r3, [r7, #20]
 800ed38:	781b      	ldrb	r3, [r3, #0]
 800ed3a:	b2db      	uxtb	r3, r3
 800ed3c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	22ff      	movs	r2, #255	; 0xff
 800ed42:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ed44:	697b      	ldr	r3, [r7, #20]
 800ed46:	781b      	ldrb	r3, [r3, #0]
 800ed48:	b2db      	uxtb	r3, r3
 800ed4a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ed4c:	78fb      	ldrb	r3, [r7, #3]
 800ed4e:	b2db      	uxtb	r3, r3
 800ed50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ed54:	b2da      	uxtb	r2, r3
 800ed56:	4b30      	ldr	r3, [pc, #192]	; (800ee18 <xPortStartScheduler+0x128>)
 800ed58:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ed5a:	4b30      	ldr	r3, [pc, #192]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed5c:	2207      	movs	r2, #7
 800ed5e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed60:	e009      	b.n	800ed76 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800ed62:	4b2e      	ldr	r3, [pc, #184]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	3b01      	subs	r3, #1
 800ed68:	4a2c      	ldr	r2, [pc, #176]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ed6c:	78fb      	ldrb	r3, [r7, #3]
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	005b      	lsls	r3, r3, #1
 800ed72:	b2db      	uxtb	r3, r3
 800ed74:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ed76:	78fb      	ldrb	r3, [r7, #3]
 800ed78:	b2db      	uxtb	r3, r3
 800ed7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed7e:	2b80      	cmp	r3, #128	; 0x80
 800ed80:	d0ef      	beq.n	800ed62 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ed82:	4b26      	ldr	r3, [pc, #152]	; (800ee1c <xPortStartScheduler+0x12c>)
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f1c3 0307 	rsb	r3, r3, #7
 800ed8a:	2b04      	cmp	r3, #4
 800ed8c:	d009      	beq.n	800eda2 <xPortStartScheduler+0xb2>
 800ed8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed92:	f383 8811 	msr	BASEPRI, r3
 800ed96:	f3bf 8f6f 	isb	sy
 800ed9a:	f3bf 8f4f 	dsb	sy
 800ed9e:	60bb      	str	r3, [r7, #8]
 800eda0:	e7fe      	b.n	800eda0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800eda2:	4b1e      	ldr	r3, [pc, #120]	; (800ee1c <xPortStartScheduler+0x12c>)
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	021b      	lsls	r3, r3, #8
 800eda8:	4a1c      	ldr	r2, [pc, #112]	; (800ee1c <xPortStartScheduler+0x12c>)
 800edaa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800edac:	4b1b      	ldr	r3, [pc, #108]	; (800ee1c <xPortStartScheduler+0x12c>)
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800edb4:	4a19      	ldr	r2, [pc, #100]	; (800ee1c <xPortStartScheduler+0x12c>)
 800edb6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	b2da      	uxtb	r2, r3
 800edbc:	697b      	ldr	r3, [r7, #20]
 800edbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800edc0:	4b17      	ldr	r3, [pc, #92]	; (800ee20 <xPortStartScheduler+0x130>)
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	4a16      	ldr	r2, [pc, #88]	; (800ee20 <xPortStartScheduler+0x130>)
 800edc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800edca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800edcc:	4b14      	ldr	r3, [pc, #80]	; (800ee20 <xPortStartScheduler+0x130>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	4a13      	ldr	r2, [pc, #76]	; (800ee20 <xPortStartScheduler+0x130>)
 800edd2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800edd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800edd8:	f000 f8d6 	bl	800ef88 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eddc:	4b11      	ldr	r3, [pc, #68]	; (800ee24 <xPortStartScheduler+0x134>)
 800edde:	2200      	movs	r2, #0
 800ede0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ede2:	f000 f8f5 	bl	800efd0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ede6:	4b10      	ldr	r3, [pc, #64]	; (800ee28 <xPortStartScheduler+0x138>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a0f      	ldr	r2, [pc, #60]	; (800ee28 <xPortStartScheduler+0x138>)
 800edec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800edf0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800edf2:	f7ff ff69 	bl	800ecc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800edf6:	f002 f83f 	bl	8010e78 <vTaskSwitchContext>
	prvTaskExitError();
 800edfa:	f7ff ff21 	bl	800ec40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800edfe:	2300      	movs	r3, #0
}
 800ee00:	4618      	mov	r0, r3
 800ee02:	3718      	adds	r7, #24
 800ee04:	46bd      	mov	sp, r7
 800ee06:	bd80      	pop	{r7, pc}
 800ee08:	e000ed00 	.word	0xe000ed00
 800ee0c:	410fc271 	.word	0x410fc271
 800ee10:	410fc270 	.word	0x410fc270
 800ee14:	e000e400 	.word	0xe000e400
 800ee18:	20001b38 	.word	0x20001b38
 800ee1c:	20001b3c 	.word	0x20001b3c
 800ee20:	e000ed20 	.word	0xe000ed20
 800ee24:	20000020 	.word	0x20000020
 800ee28:	e000ef34 	.word	0xe000ef34

0800ee2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	b083      	sub	sp, #12
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee36:	f383 8811 	msr	BASEPRI, r3
 800ee3a:	f3bf 8f6f 	isb	sy
 800ee3e:	f3bf 8f4f 	dsb	sy
 800ee42:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ee44:	4b0e      	ldr	r3, [pc, #56]	; (800ee80 <vPortEnterCritical+0x54>)
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	3301      	adds	r3, #1
 800ee4a:	4a0d      	ldr	r2, [pc, #52]	; (800ee80 <vPortEnterCritical+0x54>)
 800ee4c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ee4e:	4b0c      	ldr	r3, [pc, #48]	; (800ee80 <vPortEnterCritical+0x54>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	2b01      	cmp	r3, #1
 800ee54:	d10e      	bne.n	800ee74 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ee56:	4b0b      	ldr	r3, [pc, #44]	; (800ee84 <vPortEnterCritical+0x58>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	b2db      	uxtb	r3, r3
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d009      	beq.n	800ee74 <vPortEnterCritical+0x48>
 800ee60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee64:	f383 8811 	msr	BASEPRI, r3
 800ee68:	f3bf 8f6f 	isb	sy
 800ee6c:	f3bf 8f4f 	dsb	sy
 800ee70:	603b      	str	r3, [r7, #0]
 800ee72:	e7fe      	b.n	800ee72 <vPortEnterCritical+0x46>
	}
}
 800ee74:	bf00      	nop
 800ee76:	370c      	adds	r7, #12
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7e:	4770      	bx	lr
 800ee80:	20000020 	.word	0x20000020
 800ee84:	e000ed04 	.word	0xe000ed04

0800ee88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b083      	sub	sp, #12
 800ee8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ee8e:	4b11      	ldr	r3, [pc, #68]	; (800eed4 <vPortExitCritical+0x4c>)
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d109      	bne.n	800eeaa <vPortExitCritical+0x22>
 800ee96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee9a:	f383 8811 	msr	BASEPRI, r3
 800ee9e:	f3bf 8f6f 	isb	sy
 800eea2:	f3bf 8f4f 	dsb	sy
 800eea6:	607b      	str	r3, [r7, #4]
 800eea8:	e7fe      	b.n	800eea8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800eeaa:	4b0a      	ldr	r3, [pc, #40]	; (800eed4 <vPortExitCritical+0x4c>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	3b01      	subs	r3, #1
 800eeb0:	4a08      	ldr	r2, [pc, #32]	; (800eed4 <vPortExitCritical+0x4c>)
 800eeb2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800eeb4:	4b07      	ldr	r3, [pc, #28]	; (800eed4 <vPortExitCritical+0x4c>)
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d104      	bne.n	800eec6 <vPortExitCritical+0x3e>
 800eebc:	2300      	movs	r3, #0
 800eebe:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800eec6:	bf00      	nop
 800eec8:	370c      	adds	r7, #12
 800eeca:	46bd      	mov	sp, r7
 800eecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed0:	4770      	bx	lr
 800eed2:	bf00      	nop
 800eed4:	20000020 	.word	0x20000020
	...

0800eee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800eee0:	f3ef 8009 	mrs	r0, PSP
 800eee4:	f3bf 8f6f 	isb	sy
 800eee8:	4b15      	ldr	r3, [pc, #84]	; (800ef40 <pxCurrentTCBConst>)
 800eeea:	681a      	ldr	r2, [r3, #0]
 800eeec:	f01e 0f10 	tst.w	lr, #16
 800eef0:	bf08      	it	eq
 800eef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800eef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eefa:	6010      	str	r0, [r2, #0]
 800eefc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ef00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ef04:	f380 8811 	msr	BASEPRI, r0
 800ef08:	f3bf 8f4f 	dsb	sy
 800ef0c:	f3bf 8f6f 	isb	sy
 800ef10:	f001 ffb2 	bl	8010e78 <vTaskSwitchContext>
 800ef14:	f04f 0000 	mov.w	r0, #0
 800ef18:	f380 8811 	msr	BASEPRI, r0
 800ef1c:	bc09      	pop	{r0, r3}
 800ef1e:	6819      	ldr	r1, [r3, #0]
 800ef20:	6808      	ldr	r0, [r1, #0]
 800ef22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef26:	f01e 0f10 	tst.w	lr, #16
 800ef2a:	bf08      	it	eq
 800ef2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ef30:	f380 8809 	msr	PSP, r0
 800ef34:	f3bf 8f6f 	isb	sy
 800ef38:	4770      	bx	lr
 800ef3a:	bf00      	nop
 800ef3c:	f3af 8000 	nop.w

0800ef40 <pxCurrentTCBConst>:
 800ef40:	20007148 	.word	0x20007148
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ef44:	bf00      	nop
 800ef46:	bf00      	nop

0800ef48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b082      	sub	sp, #8
 800ef4c:	af00      	add	r7, sp, #0
	__asm volatile
 800ef4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef52:	f383 8811 	msr	BASEPRI, r3
 800ef56:	f3bf 8f6f 	isb	sy
 800ef5a:	f3bf 8f4f 	dsb	sy
 800ef5e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ef60:	f001 fed2 	bl	8010d08 <xTaskIncrementTick>
 800ef64:	4603      	mov	r3, r0
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d003      	beq.n	800ef72 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ef6a:	4b06      	ldr	r3, [pc, #24]	; (800ef84 <SysTick_Handler+0x3c>)
 800ef6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef70:	601a      	str	r2, [r3, #0]
 800ef72:	2300      	movs	r3, #0
 800ef74:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ef7c:	bf00      	nop
 800ef7e:	3708      	adds	r7, #8
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}
 800ef84:	e000ed04 	.word	0xe000ed04

0800ef88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ef88:	b480      	push	{r7}
 800ef8a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ef8c:	4b0b      	ldr	r3, [pc, #44]	; (800efbc <vPortSetupTimerInterrupt+0x34>)
 800ef8e:	2200      	movs	r2, #0
 800ef90:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ef92:	4b0b      	ldr	r3, [pc, #44]	; (800efc0 <vPortSetupTimerInterrupt+0x38>)
 800ef94:	2200      	movs	r2, #0
 800ef96:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ef98:	4b0a      	ldr	r3, [pc, #40]	; (800efc4 <vPortSetupTimerInterrupt+0x3c>)
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	4a0a      	ldr	r2, [pc, #40]	; (800efc8 <vPortSetupTimerInterrupt+0x40>)
 800ef9e:	fba2 2303 	umull	r2, r3, r2, r3
 800efa2:	099b      	lsrs	r3, r3, #6
 800efa4:	4a09      	ldr	r2, [pc, #36]	; (800efcc <vPortSetupTimerInterrupt+0x44>)
 800efa6:	3b01      	subs	r3, #1
 800efa8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800efaa:	4b04      	ldr	r3, [pc, #16]	; (800efbc <vPortSetupTimerInterrupt+0x34>)
 800efac:	2207      	movs	r2, #7
 800efae:	601a      	str	r2, [r3, #0]
}
 800efb0:	bf00      	nop
 800efb2:	46bd      	mov	sp, r7
 800efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb8:	4770      	bx	lr
 800efba:	bf00      	nop
 800efbc:	e000e010 	.word	0xe000e010
 800efc0:	e000e018 	.word	0xe000e018
 800efc4:	20000014 	.word	0x20000014
 800efc8:	10624dd3 	.word	0x10624dd3
 800efcc:	e000e014 	.word	0xe000e014

0800efd0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800efd0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800efe0 <vPortEnableVFP+0x10>
 800efd4:	6801      	ldr	r1, [r0, #0]
 800efd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800efda:	6001      	str	r1, [r0, #0]
 800efdc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800efde:	bf00      	nop
 800efe0:	e000ed88 	.word	0xe000ed88

0800efe4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800efe4:	b480      	push	{r7}
 800efe6:	b085      	sub	sp, #20
 800efe8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800efea:	f3ef 8305 	mrs	r3, IPSR
 800efee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	2b0f      	cmp	r3, #15
 800eff4:	d913      	bls.n	800f01e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800eff6:	4a16      	ldr	r2, [pc, #88]	; (800f050 <vPortValidateInterruptPriority+0x6c>)
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	4413      	add	r3, r2
 800effc:	781b      	ldrb	r3, [r3, #0]
 800effe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f000:	4b14      	ldr	r3, [pc, #80]	; (800f054 <vPortValidateInterruptPriority+0x70>)
 800f002:	781b      	ldrb	r3, [r3, #0]
 800f004:	7afa      	ldrb	r2, [r7, #11]
 800f006:	429a      	cmp	r2, r3
 800f008:	d209      	bcs.n	800f01e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800f00a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f00e:	f383 8811 	msr	BASEPRI, r3
 800f012:	f3bf 8f6f 	isb	sy
 800f016:	f3bf 8f4f 	dsb	sy
 800f01a:	607b      	str	r3, [r7, #4]
 800f01c:	e7fe      	b.n	800f01c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f01e:	4b0e      	ldr	r3, [pc, #56]	; (800f058 <vPortValidateInterruptPriority+0x74>)
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f026:	4b0d      	ldr	r3, [pc, #52]	; (800f05c <vPortValidateInterruptPriority+0x78>)
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	429a      	cmp	r2, r3
 800f02c:	d909      	bls.n	800f042 <vPortValidateInterruptPriority+0x5e>
 800f02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f032:	f383 8811 	msr	BASEPRI, r3
 800f036:	f3bf 8f6f 	isb	sy
 800f03a:	f3bf 8f4f 	dsb	sy
 800f03e:	603b      	str	r3, [r7, #0]
 800f040:	e7fe      	b.n	800f040 <vPortValidateInterruptPriority+0x5c>
	}
 800f042:	bf00      	nop
 800f044:	3714      	adds	r7, #20
 800f046:	46bd      	mov	sp, r7
 800f048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04c:	4770      	bx	lr
 800f04e:	bf00      	nop
 800f050:	e000e3f0 	.word	0xe000e3f0
 800f054:	20001b38 	.word	0x20001b38
 800f058:	e000ed0c 	.word	0xe000ed0c
 800f05c:	20001b3c 	.word	0x20001b3c

0800f060 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b08a      	sub	sp, #40	; 0x28
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f068:	2300      	movs	r3, #0
 800f06a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f06c:	f001 fd5a 	bl	8010b24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f070:	4b57      	ldr	r3, [pc, #348]	; (800f1d0 <pvPortMalloc+0x170>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d101      	bne.n	800f07c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f078:	f000 f90c 	bl	800f294 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f07c:	4b55      	ldr	r3, [pc, #340]	; (800f1d4 <pvPortMalloc+0x174>)
 800f07e:	681a      	ldr	r2, [r3, #0]
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	4013      	ands	r3, r2
 800f084:	2b00      	cmp	r3, #0
 800f086:	f040 808c 	bne.w	800f1a2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d01c      	beq.n	800f0ca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800f090:	2208      	movs	r2, #8
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	4413      	add	r3, r2
 800f096:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f003 0307 	and.w	r3, r3, #7
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d013      	beq.n	800f0ca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	f023 0307 	bic.w	r3, r3, #7
 800f0a8:	3308      	adds	r3, #8
 800f0aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	f003 0307 	and.w	r3, r3, #7
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d009      	beq.n	800f0ca <pvPortMalloc+0x6a>
 800f0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0ba:	f383 8811 	msr	BASEPRI, r3
 800f0be:	f3bf 8f6f 	isb	sy
 800f0c2:	f3bf 8f4f 	dsb	sy
 800f0c6:	617b      	str	r3, [r7, #20]
 800f0c8:	e7fe      	b.n	800f0c8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d068      	beq.n	800f1a2 <pvPortMalloc+0x142>
 800f0d0:	4b41      	ldr	r3, [pc, #260]	; (800f1d8 <pvPortMalloc+0x178>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	687a      	ldr	r2, [r7, #4]
 800f0d6:	429a      	cmp	r2, r3
 800f0d8:	d863      	bhi.n	800f1a2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f0da:	4b40      	ldr	r3, [pc, #256]	; (800f1dc <pvPortMalloc+0x17c>)
 800f0dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f0de:	4b3f      	ldr	r3, [pc, #252]	; (800f1dc <pvPortMalloc+0x17c>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0e4:	e004      	b.n	800f0f0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800f0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0f2:	685b      	ldr	r3, [r3, #4]
 800f0f4:	687a      	ldr	r2, [r7, #4]
 800f0f6:	429a      	cmp	r2, r3
 800f0f8:	d903      	bls.n	800f102 <pvPortMalloc+0xa2>
 800f0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d1f1      	bne.n	800f0e6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f102:	4b33      	ldr	r3, [pc, #204]	; (800f1d0 <pvPortMalloc+0x170>)
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f108:	429a      	cmp	r2, r3
 800f10a:	d04a      	beq.n	800f1a2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f10c:	6a3b      	ldr	r3, [r7, #32]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	2208      	movs	r2, #8
 800f112:	4413      	add	r3, r2
 800f114:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f118:	681a      	ldr	r2, [r3, #0]
 800f11a:	6a3b      	ldr	r3, [r7, #32]
 800f11c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f11e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f120:	685a      	ldr	r2, [r3, #4]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	1ad2      	subs	r2, r2, r3
 800f126:	2308      	movs	r3, #8
 800f128:	005b      	lsls	r3, r3, #1
 800f12a:	429a      	cmp	r2, r3
 800f12c:	d91e      	bls.n	800f16c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f12e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	4413      	add	r3, r2
 800f134:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	f003 0307 	and.w	r3, r3, #7
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d009      	beq.n	800f154 <pvPortMalloc+0xf4>
 800f140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f144:	f383 8811 	msr	BASEPRI, r3
 800f148:	f3bf 8f6f 	isb	sy
 800f14c:	f3bf 8f4f 	dsb	sy
 800f150:	613b      	str	r3, [r7, #16]
 800f152:	e7fe      	b.n	800f152 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f156:	685a      	ldr	r2, [r3, #4]
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	1ad2      	subs	r2, r2, r3
 800f15c:	69bb      	ldr	r3, [r7, #24]
 800f15e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f166:	69b8      	ldr	r0, [r7, #24]
 800f168:	f000 f8f6 	bl	800f358 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f16c:	4b1a      	ldr	r3, [pc, #104]	; (800f1d8 <pvPortMalloc+0x178>)
 800f16e:	681a      	ldr	r2, [r3, #0]
 800f170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f172:	685b      	ldr	r3, [r3, #4]
 800f174:	1ad3      	subs	r3, r2, r3
 800f176:	4a18      	ldr	r2, [pc, #96]	; (800f1d8 <pvPortMalloc+0x178>)
 800f178:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f17a:	4b17      	ldr	r3, [pc, #92]	; (800f1d8 <pvPortMalloc+0x178>)
 800f17c:	681a      	ldr	r2, [r3, #0]
 800f17e:	4b18      	ldr	r3, [pc, #96]	; (800f1e0 <pvPortMalloc+0x180>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	429a      	cmp	r2, r3
 800f184:	d203      	bcs.n	800f18e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f186:	4b14      	ldr	r3, [pc, #80]	; (800f1d8 <pvPortMalloc+0x178>)
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	4a15      	ldr	r2, [pc, #84]	; (800f1e0 <pvPortMalloc+0x180>)
 800f18c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f190:	685a      	ldr	r2, [r3, #4]
 800f192:	4b10      	ldr	r3, [pc, #64]	; (800f1d4 <pvPortMalloc+0x174>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	431a      	orrs	r2, r3
 800f198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f19a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f19e:	2200      	movs	r2, #0
 800f1a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f1a2:	f001 fd05 	bl	8010bb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f1a6:	69fb      	ldr	r3, [r7, #28]
 800f1a8:	f003 0307 	and.w	r3, r3, #7
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d009      	beq.n	800f1c4 <pvPortMalloc+0x164>
 800f1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1b4:	f383 8811 	msr	BASEPRI, r3
 800f1b8:	f3bf 8f6f 	isb	sy
 800f1bc:	f3bf 8f4f 	dsb	sy
 800f1c0:	60fb      	str	r3, [r7, #12]
 800f1c2:	e7fe      	b.n	800f1c2 <pvPortMalloc+0x162>
	return pvReturn;
 800f1c4:	69fb      	ldr	r3, [r7, #28]
}
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	3728      	adds	r7, #40	; 0x28
 800f1ca:	46bd      	mov	sp, r7
 800f1cc:	bd80      	pop	{r7, pc}
 800f1ce:	bf00      	nop
 800f1d0:	20007138 	.word	0x20007138
 800f1d4:	20007144 	.word	0x20007144
 800f1d8:	2000713c 	.word	0x2000713c
 800f1dc:	20007130 	.word	0x20007130
 800f1e0:	20007140 	.word	0x20007140

0800f1e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b086      	sub	sp, #24
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d046      	beq.n	800f284 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f1f6:	2308      	movs	r3, #8
 800f1f8:	425b      	negs	r3, r3
 800f1fa:	697a      	ldr	r2, [r7, #20]
 800f1fc:	4413      	add	r3, r2
 800f1fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f200:	697b      	ldr	r3, [r7, #20]
 800f202:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f204:	693b      	ldr	r3, [r7, #16]
 800f206:	685a      	ldr	r2, [r3, #4]
 800f208:	4b20      	ldr	r3, [pc, #128]	; (800f28c <vPortFree+0xa8>)
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	4013      	ands	r3, r2
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d109      	bne.n	800f226 <vPortFree+0x42>
 800f212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f216:	f383 8811 	msr	BASEPRI, r3
 800f21a:	f3bf 8f6f 	isb	sy
 800f21e:	f3bf 8f4f 	dsb	sy
 800f222:	60fb      	str	r3, [r7, #12]
 800f224:	e7fe      	b.n	800f224 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f226:	693b      	ldr	r3, [r7, #16]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d009      	beq.n	800f242 <vPortFree+0x5e>
 800f22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f232:	f383 8811 	msr	BASEPRI, r3
 800f236:	f3bf 8f6f 	isb	sy
 800f23a:	f3bf 8f4f 	dsb	sy
 800f23e:	60bb      	str	r3, [r7, #8]
 800f240:	e7fe      	b.n	800f240 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f242:	693b      	ldr	r3, [r7, #16]
 800f244:	685a      	ldr	r2, [r3, #4]
 800f246:	4b11      	ldr	r3, [pc, #68]	; (800f28c <vPortFree+0xa8>)
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	4013      	ands	r3, r2
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d019      	beq.n	800f284 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f250:	693b      	ldr	r3, [r7, #16]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d115      	bne.n	800f284 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f258:	693b      	ldr	r3, [r7, #16]
 800f25a:	685a      	ldr	r2, [r3, #4]
 800f25c:	4b0b      	ldr	r3, [pc, #44]	; (800f28c <vPortFree+0xa8>)
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	43db      	mvns	r3, r3
 800f262:	401a      	ands	r2, r3
 800f264:	693b      	ldr	r3, [r7, #16]
 800f266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f268:	f001 fc5c 	bl	8010b24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f26c:	693b      	ldr	r3, [r7, #16]
 800f26e:	685a      	ldr	r2, [r3, #4]
 800f270:	4b07      	ldr	r3, [pc, #28]	; (800f290 <vPortFree+0xac>)
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	4413      	add	r3, r2
 800f276:	4a06      	ldr	r2, [pc, #24]	; (800f290 <vPortFree+0xac>)
 800f278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f27a:	6938      	ldr	r0, [r7, #16]
 800f27c:	f000 f86c 	bl	800f358 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f280:	f001 fc96 	bl	8010bb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f284:	bf00      	nop
 800f286:	3718      	adds	r7, #24
 800f288:	46bd      	mov	sp, r7
 800f28a:	bd80      	pop	{r7, pc}
 800f28c:	20007144 	.word	0x20007144
 800f290:	2000713c 	.word	0x2000713c

0800f294 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f294:	b480      	push	{r7}
 800f296:	b085      	sub	sp, #20
 800f298:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f29a:	f245 53f0 	movw	r3, #22000	; 0x55f0
 800f29e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f2a0:	4b27      	ldr	r3, [pc, #156]	; (800f340 <prvHeapInit+0xac>)
 800f2a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	f003 0307 	and.w	r3, r3, #7
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d00c      	beq.n	800f2c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	3307      	adds	r3, #7
 800f2b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	f023 0307 	bic.w	r3, r3, #7
 800f2ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f2bc:	68ba      	ldr	r2, [r7, #8]
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	1ad3      	subs	r3, r2, r3
 800f2c2:	4a1f      	ldr	r2, [pc, #124]	; (800f340 <prvHeapInit+0xac>)
 800f2c4:	4413      	add	r3, r2
 800f2c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f2cc:	4a1d      	ldr	r2, [pc, #116]	; (800f344 <prvHeapInit+0xb0>)
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f2d2:	4b1c      	ldr	r3, [pc, #112]	; (800f344 <prvHeapInit+0xb0>)
 800f2d4:	2200      	movs	r2, #0
 800f2d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	68ba      	ldr	r2, [r7, #8]
 800f2dc:	4413      	add	r3, r2
 800f2de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f2e0:	2208      	movs	r2, #8
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	1a9b      	subs	r3, r3, r2
 800f2e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	f023 0307 	bic.w	r3, r3, #7
 800f2ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	4a15      	ldr	r2, [pc, #84]	; (800f348 <prvHeapInit+0xb4>)
 800f2f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f2f6:	4b14      	ldr	r3, [pc, #80]	; (800f348 <prvHeapInit+0xb4>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f2fe:	4b12      	ldr	r3, [pc, #72]	; (800f348 <prvHeapInit+0xb4>)
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	2200      	movs	r2, #0
 800f304:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	68fa      	ldr	r2, [r7, #12]
 800f30e:	1ad2      	subs	r2, r2, r3
 800f310:	683b      	ldr	r3, [r7, #0]
 800f312:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f314:	4b0c      	ldr	r3, [pc, #48]	; (800f348 <prvHeapInit+0xb4>)
 800f316:	681a      	ldr	r2, [r3, #0]
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	685b      	ldr	r3, [r3, #4]
 800f320:	4a0a      	ldr	r2, [pc, #40]	; (800f34c <prvHeapInit+0xb8>)
 800f322:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f324:	683b      	ldr	r3, [r7, #0]
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	4a09      	ldr	r2, [pc, #36]	; (800f350 <prvHeapInit+0xbc>)
 800f32a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f32c:	4b09      	ldr	r3, [pc, #36]	; (800f354 <prvHeapInit+0xc0>)
 800f32e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f332:	601a      	str	r2, [r3, #0]
}
 800f334:	bf00      	nop
 800f336:	3714      	adds	r7, #20
 800f338:	46bd      	mov	sp, r7
 800f33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f33e:	4770      	bx	lr
 800f340:	20001b40 	.word	0x20001b40
 800f344:	20007130 	.word	0x20007130
 800f348:	20007138 	.word	0x20007138
 800f34c:	20007140 	.word	0x20007140
 800f350:	2000713c 	.word	0x2000713c
 800f354:	20007144 	.word	0x20007144

0800f358 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f358:	b480      	push	{r7}
 800f35a:	b085      	sub	sp, #20
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f360:	4b28      	ldr	r3, [pc, #160]	; (800f404 <prvInsertBlockIntoFreeList+0xac>)
 800f362:	60fb      	str	r3, [r7, #12]
 800f364:	e002      	b.n	800f36c <prvInsertBlockIntoFreeList+0x14>
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	60fb      	str	r3, [r7, #12]
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	687a      	ldr	r2, [r7, #4]
 800f372:	429a      	cmp	r2, r3
 800f374:	d8f7      	bhi.n	800f366 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	685b      	ldr	r3, [r3, #4]
 800f37e:	68ba      	ldr	r2, [r7, #8]
 800f380:	4413      	add	r3, r2
 800f382:	687a      	ldr	r2, [r7, #4]
 800f384:	429a      	cmp	r2, r3
 800f386:	d108      	bne.n	800f39a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	685a      	ldr	r2, [r3, #4]
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	685b      	ldr	r3, [r3, #4]
 800f390:	441a      	add	r2, r3
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	68ba      	ldr	r2, [r7, #8]
 800f3a4:	441a      	add	r2, r3
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	429a      	cmp	r2, r3
 800f3ac:	d118      	bne.n	800f3e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	681a      	ldr	r2, [r3, #0]
 800f3b2:	4b15      	ldr	r3, [pc, #84]	; (800f408 <prvInsertBlockIntoFreeList+0xb0>)
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	429a      	cmp	r2, r3
 800f3b8:	d00d      	beq.n	800f3d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	685a      	ldr	r2, [r3, #4]
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	685b      	ldr	r3, [r3, #4]
 800f3c4:	441a      	add	r2, r3
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	681a      	ldr	r2, [r3, #0]
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	601a      	str	r2, [r3, #0]
 800f3d4:	e008      	b.n	800f3e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f3d6:	4b0c      	ldr	r3, [pc, #48]	; (800f408 <prvInsertBlockIntoFreeList+0xb0>)
 800f3d8:	681a      	ldr	r2, [r3, #0]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	601a      	str	r2, [r3, #0]
 800f3de:	e003      	b.n	800f3e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	681a      	ldr	r2, [r3, #0]
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f3e8:	68fa      	ldr	r2, [r7, #12]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	429a      	cmp	r2, r3
 800f3ee:	d002      	beq.n	800f3f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f3f6:	bf00      	nop
 800f3f8:	3714      	adds	r7, #20
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f400:	4770      	bx	lr
 800f402:	bf00      	nop
 800f404:	20007130 	.word	0x20007130
 800f408:	20007138 	.word	0x20007138

0800f40c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f40c:	b480      	push	{r7}
 800f40e:	b083      	sub	sp, #12
 800f410:	af00      	add	r7, sp, #0
 800f412:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	f103 0208 	add.w	r2, r3, #8
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	f04f 32ff 	mov.w	r2, #4294967295
 800f424:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	f103 0208 	add.w	r2, r3, #8
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	f103 0208 	add.w	r2, r3, #8
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2200      	movs	r2, #0
 800f43e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f440:	bf00      	nop
 800f442:	370c      	adds	r7, #12
 800f444:	46bd      	mov	sp, r7
 800f446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44a:	4770      	bx	lr

0800f44c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f44c:	b480      	push	{r7}
 800f44e:	b083      	sub	sp, #12
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2200      	movs	r2, #0
 800f458:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f45a:	bf00      	nop
 800f45c:	370c      	adds	r7, #12
 800f45e:	46bd      	mov	sp, r7
 800f460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f464:	4770      	bx	lr

0800f466 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f466:	b480      	push	{r7}
 800f468:	b085      	sub	sp, #20
 800f46a:	af00      	add	r7, sp, #0
 800f46c:	6078      	str	r0, [r7, #4]
 800f46e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	685b      	ldr	r3, [r3, #4]
 800f474:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f476:	683b      	ldr	r3, [r7, #0]
 800f478:	68fa      	ldr	r2, [r7, #12]
 800f47a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	689a      	ldr	r2, [r3, #8]
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	689b      	ldr	r3, [r3, #8]
 800f488:	683a      	ldr	r2, [r7, #0]
 800f48a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	683a      	ldr	r2, [r7, #0]
 800f490:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f492:	683b      	ldr	r3, [r7, #0]
 800f494:	687a      	ldr	r2, [r7, #4]
 800f496:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	1c5a      	adds	r2, r3, #1
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	601a      	str	r2, [r3, #0]
}
 800f4a2:	bf00      	nop
 800f4a4:	3714      	adds	r7, #20
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ac:	4770      	bx	lr

0800f4ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f4ae:	b480      	push	{r7}
 800f4b0:	b085      	sub	sp, #20
 800f4b2:	af00      	add	r7, sp, #0
 800f4b4:	6078      	str	r0, [r7, #4]
 800f4b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f4be:	68bb      	ldr	r3, [r7, #8]
 800f4c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4c4:	d103      	bne.n	800f4ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	691b      	ldr	r3, [r3, #16]
 800f4ca:	60fb      	str	r3, [r7, #12]
 800f4cc:	e00c      	b.n	800f4e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	3308      	adds	r3, #8
 800f4d2:	60fb      	str	r3, [r7, #12]
 800f4d4:	e002      	b.n	800f4dc <vListInsert+0x2e>
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	685b      	ldr	r3, [r3, #4]
 800f4da:	60fb      	str	r3, [r7, #12]
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	685b      	ldr	r3, [r3, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	68ba      	ldr	r2, [r7, #8]
 800f4e4:	429a      	cmp	r2, r3
 800f4e6:	d2f6      	bcs.n	800f4d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	685a      	ldr	r2, [r3, #4]
 800f4ec:	683b      	ldr	r3, [r7, #0]
 800f4ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	685b      	ldr	r3, [r3, #4]
 800f4f4:	683a      	ldr	r2, [r7, #0]
 800f4f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	68fa      	ldr	r2, [r7, #12]
 800f4fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	683a      	ldr	r2, [r7, #0]
 800f502:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f504:	683b      	ldr	r3, [r7, #0]
 800f506:	687a      	ldr	r2, [r7, #4]
 800f508:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	1c5a      	adds	r2, r3, #1
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	601a      	str	r2, [r3, #0]
}
 800f514:	bf00      	nop
 800f516:	3714      	adds	r7, #20
 800f518:	46bd      	mov	sp, r7
 800f51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51e:	4770      	bx	lr

0800f520 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f520:	b480      	push	{r7}
 800f522:	b085      	sub	sp, #20
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	691b      	ldr	r3, [r3, #16]
 800f52c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	685b      	ldr	r3, [r3, #4]
 800f532:	687a      	ldr	r2, [r7, #4]
 800f534:	6892      	ldr	r2, [r2, #8]
 800f536:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	689b      	ldr	r3, [r3, #8]
 800f53c:	687a      	ldr	r2, [r7, #4]
 800f53e:	6852      	ldr	r2, [r2, #4]
 800f540:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	685b      	ldr	r3, [r3, #4]
 800f546:	687a      	ldr	r2, [r7, #4]
 800f548:	429a      	cmp	r2, r3
 800f54a:	d103      	bne.n	800f554 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	689a      	ldr	r2, [r3, #8]
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	2200      	movs	r2, #0
 800f558:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	1e5a      	subs	r2, r3, #1
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	681b      	ldr	r3, [r3, #0]
}
 800f568:	4618      	mov	r0, r3
 800f56a:	3714      	adds	r7, #20
 800f56c:	46bd      	mov	sp, r7
 800f56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f572:	4770      	bx	lr

0800f574 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f574:	b580      	push	{r7, lr}
 800f576:	b084      	sub	sp, #16
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]
 800f57c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d109      	bne.n	800f59c <xQueueGenericReset+0x28>
 800f588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f58c:	f383 8811 	msr	BASEPRI, r3
 800f590:	f3bf 8f6f 	isb	sy
 800f594:	f3bf 8f4f 	dsb	sy
 800f598:	60bb      	str	r3, [r7, #8]
 800f59a:	e7fe      	b.n	800f59a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800f59c:	f7ff fc46 	bl	800ee2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	681a      	ldr	r2, [r3, #0]
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5a8:	68f9      	ldr	r1, [r7, #12]
 800f5aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f5ac:	fb01 f303 	mul.w	r3, r1, r3
 800f5b0:	441a      	add	r2, r3
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	681a      	ldr	r2, [r3, #0]
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	681a      	ldr	r2, [r3, #0]
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5cc:	3b01      	subs	r3, #1
 800f5ce:	68f9      	ldr	r1, [r7, #12]
 800f5d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f5d2:	fb01 f303 	mul.w	r3, r1, r3
 800f5d6:	441a      	add	r2, r3
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	22ff      	movs	r2, #255	; 0xff
 800f5e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	22ff      	movs	r2, #255	; 0xff
 800f5e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d114      	bne.n	800f61c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	691b      	ldr	r3, [r3, #16]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d01a      	beq.n	800f630 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	3310      	adds	r3, #16
 800f5fe:	4618      	mov	r0, r3
 800f600:	f001 fce4 	bl	8010fcc <xTaskRemoveFromEventList>
 800f604:	4603      	mov	r3, r0
 800f606:	2b00      	cmp	r3, #0
 800f608:	d012      	beq.n	800f630 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f60a:	4b0d      	ldr	r3, [pc, #52]	; (800f640 <xQueueGenericReset+0xcc>)
 800f60c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f610:	601a      	str	r2, [r3, #0]
 800f612:	f3bf 8f4f 	dsb	sy
 800f616:	f3bf 8f6f 	isb	sy
 800f61a:	e009      	b.n	800f630 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	3310      	adds	r3, #16
 800f620:	4618      	mov	r0, r3
 800f622:	f7ff fef3 	bl	800f40c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	3324      	adds	r3, #36	; 0x24
 800f62a:	4618      	mov	r0, r3
 800f62c:	f7ff feee 	bl	800f40c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f630:	f7ff fc2a 	bl	800ee88 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f634:	2301      	movs	r3, #1
}
 800f636:	4618      	mov	r0, r3
 800f638:	3710      	adds	r7, #16
 800f63a:	46bd      	mov	sp, r7
 800f63c:	bd80      	pop	{r7, pc}
 800f63e:	bf00      	nop
 800f640:	e000ed04 	.word	0xe000ed04

0800f644 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f644:	b580      	push	{r7, lr}
 800f646:	b08e      	sub	sp, #56	; 0x38
 800f648:	af02      	add	r7, sp, #8
 800f64a:	60f8      	str	r0, [r7, #12]
 800f64c:	60b9      	str	r1, [r7, #8]
 800f64e:	607a      	str	r2, [r7, #4]
 800f650:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d109      	bne.n	800f66c <xQueueGenericCreateStatic+0x28>
 800f658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f65c:	f383 8811 	msr	BASEPRI, r3
 800f660:	f3bf 8f6f 	isb	sy
 800f664:	f3bf 8f4f 	dsb	sy
 800f668:	62bb      	str	r3, [r7, #40]	; 0x28
 800f66a:	e7fe      	b.n	800f66a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d109      	bne.n	800f686 <xQueueGenericCreateStatic+0x42>
 800f672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f676:	f383 8811 	msr	BASEPRI, r3
 800f67a:	f3bf 8f6f 	isb	sy
 800f67e:	f3bf 8f4f 	dsb	sy
 800f682:	627b      	str	r3, [r7, #36]	; 0x24
 800f684:	e7fe      	b.n	800f684 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d002      	beq.n	800f692 <xQueueGenericCreateStatic+0x4e>
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d001      	beq.n	800f696 <xQueueGenericCreateStatic+0x52>
 800f692:	2301      	movs	r3, #1
 800f694:	e000      	b.n	800f698 <xQueueGenericCreateStatic+0x54>
 800f696:	2300      	movs	r3, #0
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d109      	bne.n	800f6b0 <xQueueGenericCreateStatic+0x6c>
 800f69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6a0:	f383 8811 	msr	BASEPRI, r3
 800f6a4:	f3bf 8f6f 	isb	sy
 800f6a8:	f3bf 8f4f 	dsb	sy
 800f6ac:	623b      	str	r3, [r7, #32]
 800f6ae:	e7fe      	b.n	800f6ae <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d102      	bne.n	800f6bc <xQueueGenericCreateStatic+0x78>
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d101      	bne.n	800f6c0 <xQueueGenericCreateStatic+0x7c>
 800f6bc:	2301      	movs	r3, #1
 800f6be:	e000      	b.n	800f6c2 <xQueueGenericCreateStatic+0x7e>
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d109      	bne.n	800f6da <xQueueGenericCreateStatic+0x96>
 800f6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6ca:	f383 8811 	msr	BASEPRI, r3
 800f6ce:	f3bf 8f6f 	isb	sy
 800f6d2:	f3bf 8f4f 	dsb	sy
 800f6d6:	61fb      	str	r3, [r7, #28]
 800f6d8:	e7fe      	b.n	800f6d8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f6da:	2350      	movs	r3, #80	; 0x50
 800f6dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f6de:	697b      	ldr	r3, [r7, #20]
 800f6e0:	2b50      	cmp	r3, #80	; 0x50
 800f6e2:	d009      	beq.n	800f6f8 <xQueueGenericCreateStatic+0xb4>
 800f6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6e8:	f383 8811 	msr	BASEPRI, r3
 800f6ec:	f3bf 8f6f 	isb	sy
 800f6f0:	f3bf 8f4f 	dsb	sy
 800f6f4:	61bb      	str	r3, [r7, #24]
 800f6f6:	e7fe      	b.n	800f6f6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f6f8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f6fa:	683b      	ldr	r3, [r7, #0]
 800f6fc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f6fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f700:	2b00      	cmp	r3, #0
 800f702:	d00d      	beq.n	800f720 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f706:	2201      	movs	r2, #1
 800f708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f70c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f712:	9300      	str	r3, [sp, #0]
 800f714:	4613      	mov	r3, r2
 800f716:	687a      	ldr	r2, [r7, #4]
 800f718:	68b9      	ldr	r1, [r7, #8]
 800f71a:	68f8      	ldr	r0, [r7, #12]
 800f71c:	f000 f844 	bl	800f7a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f722:	4618      	mov	r0, r3
 800f724:	3730      	adds	r7, #48	; 0x30
 800f726:	46bd      	mov	sp, r7
 800f728:	bd80      	pop	{r7, pc}

0800f72a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f72a:	b580      	push	{r7, lr}
 800f72c:	b08a      	sub	sp, #40	; 0x28
 800f72e:	af02      	add	r7, sp, #8
 800f730:	60f8      	str	r0, [r7, #12]
 800f732:	60b9      	str	r1, [r7, #8]
 800f734:	4613      	mov	r3, r2
 800f736:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d109      	bne.n	800f752 <xQueueGenericCreate+0x28>
 800f73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f742:	f383 8811 	msr	BASEPRI, r3
 800f746:	f3bf 8f6f 	isb	sy
 800f74a:	f3bf 8f4f 	dsb	sy
 800f74e:	613b      	str	r3, [r7, #16]
 800f750:	e7fe      	b.n	800f750 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d102      	bne.n	800f75e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f758:	2300      	movs	r3, #0
 800f75a:	61fb      	str	r3, [r7, #28]
 800f75c:	e004      	b.n	800f768 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	68ba      	ldr	r2, [r7, #8]
 800f762:	fb02 f303 	mul.w	r3, r2, r3
 800f766:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f768:	69fb      	ldr	r3, [r7, #28]
 800f76a:	3350      	adds	r3, #80	; 0x50
 800f76c:	4618      	mov	r0, r3
 800f76e:	f7ff fc77 	bl	800f060 <pvPortMalloc>
 800f772:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f774:	69bb      	ldr	r3, [r7, #24]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d011      	beq.n	800f79e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f77a:	69bb      	ldr	r3, [r7, #24]
 800f77c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	3350      	adds	r3, #80	; 0x50
 800f782:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f784:	69bb      	ldr	r3, [r7, #24]
 800f786:	2200      	movs	r2, #0
 800f788:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f78c:	79fa      	ldrb	r2, [r7, #7]
 800f78e:	69bb      	ldr	r3, [r7, #24]
 800f790:	9300      	str	r3, [sp, #0]
 800f792:	4613      	mov	r3, r2
 800f794:	697a      	ldr	r2, [r7, #20]
 800f796:	68b9      	ldr	r1, [r7, #8]
 800f798:	68f8      	ldr	r0, [r7, #12]
 800f79a:	f000 f805 	bl	800f7a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f79e:	69bb      	ldr	r3, [r7, #24]
	}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	3720      	adds	r7, #32
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	bd80      	pop	{r7, pc}

0800f7a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b084      	sub	sp, #16
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	60f8      	str	r0, [r7, #12]
 800f7b0:	60b9      	str	r1, [r7, #8]
 800f7b2:	607a      	str	r2, [r7, #4]
 800f7b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f7b6:	68bb      	ldr	r3, [r7, #8]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d103      	bne.n	800f7c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f7bc:	69bb      	ldr	r3, [r7, #24]
 800f7be:	69ba      	ldr	r2, [r7, #24]
 800f7c0:	601a      	str	r2, [r3, #0]
 800f7c2:	e002      	b.n	800f7ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f7c4:	69bb      	ldr	r3, [r7, #24]
 800f7c6:	687a      	ldr	r2, [r7, #4]
 800f7c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f7ca:	69bb      	ldr	r3, [r7, #24]
 800f7cc:	68fa      	ldr	r2, [r7, #12]
 800f7ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f7d0:	69bb      	ldr	r3, [r7, #24]
 800f7d2:	68ba      	ldr	r2, [r7, #8]
 800f7d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f7d6:	2101      	movs	r1, #1
 800f7d8:	69b8      	ldr	r0, [r7, #24]
 800f7da:	f7ff fecb 	bl	800f574 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f7de:	69bb      	ldr	r3, [r7, #24]
 800f7e0:	78fa      	ldrb	r2, [r7, #3]
 800f7e2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f7e6:	bf00      	nop
 800f7e8:	3710      	adds	r7, #16
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	bd80      	pop	{r7, pc}

0800f7ee <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f7ee:	b580      	push	{r7, lr}
 800f7f0:	b082      	sub	sp, #8
 800f7f2:	af00      	add	r7, sp, #0
 800f7f4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d00e      	beq.n	800f81a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	2200      	movs	r2, #0
 800f800:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	2200      	movs	r2, #0
 800f806:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2200      	movs	r2, #0
 800f80c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f80e:	2300      	movs	r3, #0
 800f810:	2200      	movs	r2, #0
 800f812:	2100      	movs	r1, #0
 800f814:	6878      	ldr	r0, [r7, #4]
 800f816:	f000 f905 	bl	800fa24 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f81a:	bf00      	nop
 800f81c:	3708      	adds	r7, #8
 800f81e:	46bd      	mov	sp, r7
 800f820:	bd80      	pop	{r7, pc}

0800f822 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f822:	b580      	push	{r7, lr}
 800f824:	b086      	sub	sp, #24
 800f826:	af00      	add	r7, sp, #0
 800f828:	4603      	mov	r3, r0
 800f82a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f82c:	2301      	movs	r3, #1
 800f82e:	617b      	str	r3, [r7, #20]
 800f830:	2300      	movs	r3, #0
 800f832:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f834:	79fb      	ldrb	r3, [r7, #7]
 800f836:	461a      	mov	r2, r3
 800f838:	6939      	ldr	r1, [r7, #16]
 800f83a:	6978      	ldr	r0, [r7, #20]
 800f83c:	f7ff ff75 	bl	800f72a <xQueueGenericCreate>
 800f840:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f842:	68f8      	ldr	r0, [r7, #12]
 800f844:	f7ff ffd3 	bl	800f7ee <prvInitialiseMutex>

		return xNewQueue;
 800f848:	68fb      	ldr	r3, [r7, #12]
	}
 800f84a:	4618      	mov	r0, r3
 800f84c:	3718      	adds	r7, #24
 800f84e:	46bd      	mov	sp, r7
 800f850:	bd80      	pop	{r7, pc}

0800f852 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f852:	b580      	push	{r7, lr}
 800f854:	b088      	sub	sp, #32
 800f856:	af02      	add	r7, sp, #8
 800f858:	4603      	mov	r3, r0
 800f85a:	6039      	str	r1, [r7, #0]
 800f85c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f85e:	2301      	movs	r3, #1
 800f860:	617b      	str	r3, [r7, #20]
 800f862:	2300      	movs	r3, #0
 800f864:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f866:	79fb      	ldrb	r3, [r7, #7]
 800f868:	9300      	str	r3, [sp, #0]
 800f86a:	683b      	ldr	r3, [r7, #0]
 800f86c:	2200      	movs	r2, #0
 800f86e:	6939      	ldr	r1, [r7, #16]
 800f870:	6978      	ldr	r0, [r7, #20]
 800f872:	f7ff fee7 	bl	800f644 <xQueueGenericCreateStatic>
 800f876:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f878:	68f8      	ldr	r0, [r7, #12]
 800f87a:	f7ff ffb8 	bl	800f7ee <prvInitialiseMutex>

		return xNewQueue;
 800f87e:	68fb      	ldr	r3, [r7, #12]
	}
 800f880:	4618      	mov	r0, r3
 800f882:	3718      	adds	r7, #24
 800f884:	46bd      	mov	sp, r7
 800f886:	bd80      	pop	{r7, pc}

0800f888 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800f888:	b590      	push	{r4, r7, lr}
 800f88a:	b087      	sub	sp, #28
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f894:	693b      	ldr	r3, [r7, #16]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d109      	bne.n	800f8ae <xQueueGiveMutexRecursive+0x26>
 800f89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f89e:	f383 8811 	msr	BASEPRI, r3
 800f8a2:	f3bf 8f6f 	isb	sy
 800f8a6:	f3bf 8f4f 	dsb	sy
 800f8aa:	60fb      	str	r3, [r7, #12]
 800f8ac:	e7fe      	b.n	800f8ac <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f8ae:	693b      	ldr	r3, [r7, #16]
 800f8b0:	689c      	ldr	r4, [r3, #8]
 800f8b2:	f001 fd69 	bl	8011388 <xTaskGetCurrentTaskHandle>
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	429c      	cmp	r4, r3
 800f8ba:	d111      	bne.n	800f8e0 <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800f8bc:	693b      	ldr	r3, [r7, #16]
 800f8be:	68db      	ldr	r3, [r3, #12]
 800f8c0:	1e5a      	subs	r2, r3, #1
 800f8c2:	693b      	ldr	r3, [r7, #16]
 800f8c4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800f8c6:	693b      	ldr	r3, [r7, #16]
 800f8c8:	68db      	ldr	r3, [r3, #12]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d105      	bne.n	800f8da <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	2200      	movs	r2, #0
 800f8d2:	2100      	movs	r1, #0
 800f8d4:	6938      	ldr	r0, [r7, #16]
 800f8d6:	f000 f8a5 	bl	800fa24 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800f8da:	2301      	movs	r3, #1
 800f8dc:	617b      	str	r3, [r7, #20]
 800f8de:	e001      	b.n	800f8e4 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800f8e4:	697b      	ldr	r3, [r7, #20]
	}
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	371c      	adds	r7, #28
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd90      	pop	{r4, r7, pc}

0800f8ee <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800f8ee:	b590      	push	{r4, r7, lr}
 800f8f0:	b087      	sub	sp, #28
 800f8f2:	af00      	add	r7, sp, #0
 800f8f4:	6078      	str	r0, [r7, #4]
 800f8f6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f8fc:	693b      	ldr	r3, [r7, #16]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d109      	bne.n	800f916 <xQueueTakeMutexRecursive+0x28>
 800f902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f906:	f383 8811 	msr	BASEPRI, r3
 800f90a:	f3bf 8f6f 	isb	sy
 800f90e:	f3bf 8f4f 	dsb	sy
 800f912:	60fb      	str	r3, [r7, #12]
 800f914:	e7fe      	b.n	800f914 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f916:	693b      	ldr	r3, [r7, #16]
 800f918:	689c      	ldr	r4, [r3, #8]
 800f91a:	f001 fd35 	bl	8011388 <xTaskGetCurrentTaskHandle>
 800f91e:	4603      	mov	r3, r0
 800f920:	429c      	cmp	r4, r3
 800f922:	d107      	bne.n	800f934 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f924:	693b      	ldr	r3, [r7, #16]
 800f926:	68db      	ldr	r3, [r3, #12]
 800f928:	1c5a      	adds	r2, r3, #1
 800f92a:	693b      	ldr	r3, [r7, #16]
 800f92c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800f92e:	2301      	movs	r3, #1
 800f930:	617b      	str	r3, [r7, #20]
 800f932:	e00c      	b.n	800f94e <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800f934:	6839      	ldr	r1, [r7, #0]
 800f936:	6938      	ldr	r0, [r7, #16]
 800f938:	f000 fb68 	bl	801000c <xQueueSemaphoreTake>
 800f93c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800f93e:	697b      	ldr	r3, [r7, #20]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d004      	beq.n	800f94e <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f944:	693b      	ldr	r3, [r7, #16]
 800f946:	68db      	ldr	r3, [r3, #12]
 800f948:	1c5a      	adds	r2, r3, #1
 800f94a:	693b      	ldr	r3, [r7, #16]
 800f94c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800f94e:	697b      	ldr	r3, [r7, #20]
	}
 800f950:	4618      	mov	r0, r3
 800f952:	371c      	adds	r7, #28
 800f954:	46bd      	mov	sp, r7
 800f956:	bd90      	pop	{r4, r7, pc}

0800f958 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b08a      	sub	sp, #40	; 0x28
 800f95c:	af02      	add	r7, sp, #8
 800f95e:	60f8      	str	r0, [r7, #12]
 800f960:	60b9      	str	r1, [r7, #8]
 800f962:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d109      	bne.n	800f97e <xQueueCreateCountingSemaphoreStatic+0x26>
 800f96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f96e:	f383 8811 	msr	BASEPRI, r3
 800f972:	f3bf 8f6f 	isb	sy
 800f976:	f3bf 8f4f 	dsb	sy
 800f97a:	61bb      	str	r3, [r7, #24]
 800f97c:	e7fe      	b.n	800f97c <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800f97e:	68ba      	ldr	r2, [r7, #8]
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	429a      	cmp	r2, r3
 800f984:	d909      	bls.n	800f99a <xQueueCreateCountingSemaphoreStatic+0x42>
 800f986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f98a:	f383 8811 	msr	BASEPRI, r3
 800f98e:	f3bf 8f6f 	isb	sy
 800f992:	f3bf 8f4f 	dsb	sy
 800f996:	617b      	str	r3, [r7, #20]
 800f998:	e7fe      	b.n	800f998 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800f99a:	2302      	movs	r3, #2
 800f99c:	9300      	str	r3, [sp, #0]
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	2100      	movs	r1, #0
 800f9a4:	68f8      	ldr	r0, [r7, #12]
 800f9a6:	f7ff fe4d 	bl	800f644 <xQueueGenericCreateStatic>
 800f9aa:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800f9ac:	69fb      	ldr	r3, [r7, #28]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d002      	beq.n	800f9b8 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800f9b2:	69fb      	ldr	r3, [r7, #28]
 800f9b4:	68ba      	ldr	r2, [r7, #8]
 800f9b6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800f9b8:	69fb      	ldr	r3, [r7, #28]
	}
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	3720      	adds	r7, #32
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	bd80      	pop	{r7, pc}

0800f9c2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800f9c2:	b580      	push	{r7, lr}
 800f9c4:	b086      	sub	sp, #24
 800f9c6:	af00      	add	r7, sp, #0
 800f9c8:	6078      	str	r0, [r7, #4]
 800f9ca:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d109      	bne.n	800f9e6 <xQueueCreateCountingSemaphore+0x24>
 800f9d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9d6:	f383 8811 	msr	BASEPRI, r3
 800f9da:	f3bf 8f6f 	isb	sy
 800f9de:	f3bf 8f4f 	dsb	sy
 800f9e2:	613b      	str	r3, [r7, #16]
 800f9e4:	e7fe      	b.n	800f9e4 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 800f9e6:	683a      	ldr	r2, [r7, #0]
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	429a      	cmp	r2, r3
 800f9ec:	d909      	bls.n	800fa02 <xQueueCreateCountingSemaphore+0x40>
 800f9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9f2:	f383 8811 	msr	BASEPRI, r3
 800f9f6:	f3bf 8f6f 	isb	sy
 800f9fa:	f3bf 8f4f 	dsb	sy
 800f9fe:	60fb      	str	r3, [r7, #12]
 800fa00:	e7fe      	b.n	800fa00 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fa02:	2202      	movs	r2, #2
 800fa04:	2100      	movs	r1, #0
 800fa06:	6878      	ldr	r0, [r7, #4]
 800fa08:	f7ff fe8f 	bl	800f72a <xQueueGenericCreate>
 800fa0c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800fa0e:	697b      	ldr	r3, [r7, #20]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d002      	beq.n	800fa1a <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fa14:	697b      	ldr	r3, [r7, #20]
 800fa16:	683a      	ldr	r2, [r7, #0]
 800fa18:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fa1a:	697b      	ldr	r3, [r7, #20]
	}
 800fa1c:	4618      	mov	r0, r3
 800fa1e:	3718      	adds	r7, #24
 800fa20:	46bd      	mov	sp, r7
 800fa22:	bd80      	pop	{r7, pc}

0800fa24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b08e      	sub	sp, #56	; 0x38
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	60f8      	str	r0, [r7, #12]
 800fa2c:	60b9      	str	r1, [r7, #8]
 800fa2e:	607a      	str	r2, [r7, #4]
 800fa30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fa32:	2300      	movs	r3, #0
 800fa34:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fa3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d109      	bne.n	800fa54 <xQueueGenericSend+0x30>
 800fa40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa44:	f383 8811 	msr	BASEPRI, r3
 800fa48:	f3bf 8f6f 	isb	sy
 800fa4c:	f3bf 8f4f 	dsb	sy
 800fa50:	62bb      	str	r3, [r7, #40]	; 0x28
 800fa52:	e7fe      	b.n	800fa52 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa54:	68bb      	ldr	r3, [r7, #8]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d103      	bne.n	800fa62 <xQueueGenericSend+0x3e>
 800fa5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d101      	bne.n	800fa66 <xQueueGenericSend+0x42>
 800fa62:	2301      	movs	r3, #1
 800fa64:	e000      	b.n	800fa68 <xQueueGenericSend+0x44>
 800fa66:	2300      	movs	r3, #0
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d109      	bne.n	800fa80 <xQueueGenericSend+0x5c>
 800fa6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa70:	f383 8811 	msr	BASEPRI, r3
 800fa74:	f3bf 8f6f 	isb	sy
 800fa78:	f3bf 8f4f 	dsb	sy
 800fa7c:	627b      	str	r3, [r7, #36]	; 0x24
 800fa7e:	e7fe      	b.n	800fa7e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	2b02      	cmp	r3, #2
 800fa84:	d103      	bne.n	800fa8e <xQueueGenericSend+0x6a>
 800fa86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fa8a:	2b01      	cmp	r3, #1
 800fa8c:	d101      	bne.n	800fa92 <xQueueGenericSend+0x6e>
 800fa8e:	2301      	movs	r3, #1
 800fa90:	e000      	b.n	800fa94 <xQueueGenericSend+0x70>
 800fa92:	2300      	movs	r3, #0
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d109      	bne.n	800faac <xQueueGenericSend+0x88>
 800fa98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa9c:	f383 8811 	msr	BASEPRI, r3
 800faa0:	f3bf 8f6f 	isb	sy
 800faa4:	f3bf 8f4f 	dsb	sy
 800faa8:	623b      	str	r3, [r7, #32]
 800faaa:	e7fe      	b.n	800faaa <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800faac:	f001 fc7c 	bl	80113a8 <xTaskGetSchedulerState>
 800fab0:	4603      	mov	r3, r0
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d102      	bne.n	800fabc <xQueueGenericSend+0x98>
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d101      	bne.n	800fac0 <xQueueGenericSend+0x9c>
 800fabc:	2301      	movs	r3, #1
 800fabe:	e000      	b.n	800fac2 <xQueueGenericSend+0x9e>
 800fac0:	2300      	movs	r3, #0
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d109      	bne.n	800fada <xQueueGenericSend+0xb6>
 800fac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faca:	f383 8811 	msr	BASEPRI, r3
 800face:	f3bf 8f6f 	isb	sy
 800fad2:	f3bf 8f4f 	dsb	sy
 800fad6:	61fb      	str	r3, [r7, #28]
 800fad8:	e7fe      	b.n	800fad8 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fada:	f7ff f9a7 	bl	800ee2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fae0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fae6:	429a      	cmp	r2, r3
 800fae8:	d302      	bcc.n	800faf0 <xQueueGenericSend+0xcc>
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	2b02      	cmp	r3, #2
 800faee:	d129      	bne.n	800fb44 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800faf0:	683a      	ldr	r2, [r7, #0]
 800faf2:	68b9      	ldr	r1, [r7, #8]
 800faf4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800faf6:	f000 fc48 	bl	801038a <prvCopyDataToQueue>
 800fafa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fafc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fafe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d010      	beq.n	800fb26 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb06:	3324      	adds	r3, #36	; 0x24
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f001 fa5f 	bl	8010fcc <xTaskRemoveFromEventList>
 800fb0e:	4603      	mov	r3, r0
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d013      	beq.n	800fb3c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fb14:	4b3f      	ldr	r3, [pc, #252]	; (800fc14 <xQueueGenericSend+0x1f0>)
 800fb16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb1a:	601a      	str	r2, [r3, #0]
 800fb1c:	f3bf 8f4f 	dsb	sy
 800fb20:	f3bf 8f6f 	isb	sy
 800fb24:	e00a      	b.n	800fb3c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fb26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d007      	beq.n	800fb3c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fb2c:	4b39      	ldr	r3, [pc, #228]	; (800fc14 <xQueueGenericSend+0x1f0>)
 800fb2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb32:	601a      	str	r2, [r3, #0]
 800fb34:	f3bf 8f4f 	dsb	sy
 800fb38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fb3c:	f7ff f9a4 	bl	800ee88 <vPortExitCritical>
				return pdPASS;
 800fb40:	2301      	movs	r3, #1
 800fb42:	e063      	b.n	800fc0c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d103      	bne.n	800fb52 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fb4a:	f7ff f99d 	bl	800ee88 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fb4e:	2300      	movs	r3, #0
 800fb50:	e05c      	b.n	800fc0c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fb52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d106      	bne.n	800fb66 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fb58:	f107 0314 	add.w	r3, r7, #20
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f001 fa99 	bl	8011094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fb62:	2301      	movs	r3, #1
 800fb64:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fb66:	f7ff f98f 	bl	800ee88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fb6a:	f000 ffdb 	bl	8010b24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fb6e:	f7ff f95d 	bl	800ee2c <vPortEnterCritical>
 800fb72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fb78:	b25b      	sxtb	r3, r3
 800fb7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb7e:	d103      	bne.n	800fb88 <xQueueGenericSend+0x164>
 800fb80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb82:	2200      	movs	r2, #0
 800fb84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fb88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fb8e:	b25b      	sxtb	r3, r3
 800fb90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb94:	d103      	bne.n	800fb9e <xQueueGenericSend+0x17a>
 800fb96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb98:	2200      	movs	r2, #0
 800fb9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fb9e:	f7ff f973 	bl	800ee88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fba2:	1d3a      	adds	r2, r7, #4
 800fba4:	f107 0314 	add.w	r3, r7, #20
 800fba8:	4611      	mov	r1, r2
 800fbaa:	4618      	mov	r0, r3
 800fbac:	f001 fa88 	bl	80110c0 <xTaskCheckForTimeOut>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d124      	bne.n	800fc00 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fbb6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fbb8:	f000 fcdf 	bl	801057a <prvIsQueueFull>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d018      	beq.n	800fbf4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbc4:	3310      	adds	r3, #16
 800fbc6:	687a      	ldr	r2, [r7, #4]
 800fbc8:	4611      	mov	r1, r2
 800fbca:	4618      	mov	r0, r3
 800fbcc:	f001 f9b0 	bl	8010f30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fbd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fbd2:	f000 fc6a 	bl	80104aa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fbd6:	f000 ffeb 	bl	8010bb0 <xTaskResumeAll>
 800fbda:	4603      	mov	r3, r0
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	f47f af7c 	bne.w	800fada <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800fbe2:	4b0c      	ldr	r3, [pc, #48]	; (800fc14 <xQueueGenericSend+0x1f0>)
 800fbe4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fbe8:	601a      	str	r2, [r3, #0]
 800fbea:	f3bf 8f4f 	dsb	sy
 800fbee:	f3bf 8f6f 	isb	sy
 800fbf2:	e772      	b.n	800fada <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fbf4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fbf6:	f000 fc58 	bl	80104aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fbfa:	f000 ffd9 	bl	8010bb0 <xTaskResumeAll>
 800fbfe:	e76c      	b.n	800fada <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fc00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fc02:	f000 fc52 	bl	80104aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fc06:	f000 ffd3 	bl	8010bb0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fc0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	3738      	adds	r7, #56	; 0x38
 800fc10:	46bd      	mov	sp, r7
 800fc12:	bd80      	pop	{r7, pc}
 800fc14:	e000ed04 	.word	0xe000ed04

0800fc18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fc18:	b580      	push	{r7, lr}
 800fc1a:	b08e      	sub	sp, #56	; 0x38
 800fc1c:	af00      	add	r7, sp, #0
 800fc1e:	60f8      	str	r0, [r7, #12]
 800fc20:	60b9      	str	r1, [r7, #8]
 800fc22:	607a      	str	r2, [r7, #4]
 800fc24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fc2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d109      	bne.n	800fc44 <xQueueGenericSendFromISR+0x2c>
 800fc30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc34:	f383 8811 	msr	BASEPRI, r3
 800fc38:	f3bf 8f6f 	isb	sy
 800fc3c:	f3bf 8f4f 	dsb	sy
 800fc40:	627b      	str	r3, [r7, #36]	; 0x24
 800fc42:	e7fe      	b.n	800fc42 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc44:	68bb      	ldr	r3, [r7, #8]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d103      	bne.n	800fc52 <xQueueGenericSendFromISR+0x3a>
 800fc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d101      	bne.n	800fc56 <xQueueGenericSendFromISR+0x3e>
 800fc52:	2301      	movs	r3, #1
 800fc54:	e000      	b.n	800fc58 <xQueueGenericSendFromISR+0x40>
 800fc56:	2300      	movs	r3, #0
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d109      	bne.n	800fc70 <xQueueGenericSendFromISR+0x58>
 800fc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc60:	f383 8811 	msr	BASEPRI, r3
 800fc64:	f3bf 8f6f 	isb	sy
 800fc68:	f3bf 8f4f 	dsb	sy
 800fc6c:	623b      	str	r3, [r7, #32]
 800fc6e:	e7fe      	b.n	800fc6e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fc70:	683b      	ldr	r3, [r7, #0]
 800fc72:	2b02      	cmp	r3, #2
 800fc74:	d103      	bne.n	800fc7e <xQueueGenericSendFromISR+0x66>
 800fc76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc7a:	2b01      	cmp	r3, #1
 800fc7c:	d101      	bne.n	800fc82 <xQueueGenericSendFromISR+0x6a>
 800fc7e:	2301      	movs	r3, #1
 800fc80:	e000      	b.n	800fc84 <xQueueGenericSendFromISR+0x6c>
 800fc82:	2300      	movs	r3, #0
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d109      	bne.n	800fc9c <xQueueGenericSendFromISR+0x84>
 800fc88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc8c:	f383 8811 	msr	BASEPRI, r3
 800fc90:	f3bf 8f6f 	isb	sy
 800fc94:	f3bf 8f4f 	dsb	sy
 800fc98:	61fb      	str	r3, [r7, #28]
 800fc9a:	e7fe      	b.n	800fc9a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fc9c:	f7ff f9a2 	bl	800efe4 <vPortValidateInterruptPriority>
	__asm volatile
 800fca0:	f3ef 8211 	mrs	r2, BASEPRI
 800fca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fca8:	f383 8811 	msr	BASEPRI, r3
 800fcac:	f3bf 8f6f 	isb	sy
 800fcb0:	f3bf 8f4f 	dsb	sy
 800fcb4:	61ba      	str	r2, [r7, #24]
 800fcb6:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fcb8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fcba:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fcbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fcc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fcc4:	429a      	cmp	r2, r3
 800fcc6:	d302      	bcc.n	800fcce <xQueueGenericSendFromISR+0xb6>
 800fcc8:	683b      	ldr	r3, [r7, #0]
 800fcca:	2b02      	cmp	r3, #2
 800fccc:	d12c      	bne.n	800fd28 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fcce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fcd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fcd8:	683a      	ldr	r2, [r7, #0]
 800fcda:	68b9      	ldr	r1, [r7, #8]
 800fcdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fcde:	f000 fb54 	bl	801038a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fce2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800fce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcea:	d112      	bne.n	800fd12 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fcec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d016      	beq.n	800fd22 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fcf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf6:	3324      	adds	r3, #36	; 0x24
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	f001 f967 	bl	8010fcc <xTaskRemoveFromEventList>
 800fcfe:	4603      	mov	r3, r0
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d00e      	beq.n	800fd22 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d00b      	beq.n	800fd22 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2201      	movs	r2, #1
 800fd0e:	601a      	str	r2, [r3, #0]
 800fd10:	e007      	b.n	800fd22 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fd12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800fd16:	3301      	adds	r3, #1
 800fd18:	b2db      	uxtb	r3, r3
 800fd1a:	b25a      	sxtb	r2, r3
 800fd1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800fd22:	2301      	movs	r3, #1
 800fd24:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800fd26:	e001      	b.n	800fd2c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fd28:	2300      	movs	r3, #0
 800fd2a:	637b      	str	r3, [r7, #52]	; 0x34
 800fd2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd2e:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fd30:	693b      	ldr	r3, [r7, #16]
 800fd32:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fd36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800fd38:	4618      	mov	r0, r3
 800fd3a:	3738      	adds	r7, #56	; 0x38
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	bd80      	pop	{r7, pc}

0800fd40 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fd40:	b580      	push	{r7, lr}
 800fd42:	b08e      	sub	sp, #56	; 0x38
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	6078      	str	r0, [r7, #4]
 800fd48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800fd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d109      	bne.n	800fd68 <xQueueGiveFromISR+0x28>
	__asm volatile
 800fd54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd58:	f383 8811 	msr	BASEPRI, r3
 800fd5c:	f3bf 8f6f 	isb	sy
 800fd60:	f3bf 8f4f 	dsb	sy
 800fd64:	623b      	str	r3, [r7, #32]
 800fd66:	e7fe      	b.n	800fd66 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fd68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d009      	beq.n	800fd84 <xQueueGiveFromISR+0x44>
 800fd70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd74:	f383 8811 	msr	BASEPRI, r3
 800fd78:	f3bf 8f6f 	isb	sy
 800fd7c:	f3bf 8f4f 	dsb	sy
 800fd80:	61fb      	str	r3, [r7, #28]
 800fd82:	e7fe      	b.n	800fd82 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800fd84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d103      	bne.n	800fd94 <xQueueGiveFromISR+0x54>
 800fd8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd8e:	689b      	ldr	r3, [r3, #8]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d101      	bne.n	800fd98 <xQueueGiveFromISR+0x58>
 800fd94:	2301      	movs	r3, #1
 800fd96:	e000      	b.n	800fd9a <xQueueGiveFromISR+0x5a>
 800fd98:	2300      	movs	r3, #0
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d109      	bne.n	800fdb2 <xQueueGiveFromISR+0x72>
 800fd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fda2:	f383 8811 	msr	BASEPRI, r3
 800fda6:	f3bf 8f6f 	isb	sy
 800fdaa:	f3bf 8f4f 	dsb	sy
 800fdae:	61bb      	str	r3, [r7, #24]
 800fdb0:	e7fe      	b.n	800fdb0 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fdb2:	f7ff f917 	bl	800efe4 <vPortValidateInterruptPriority>
	__asm volatile
 800fdb6:	f3ef 8211 	mrs	r2, BASEPRI
 800fdba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdbe:	f383 8811 	msr	BASEPRI, r3
 800fdc2:	f3bf 8f6f 	isb	sy
 800fdc6:	f3bf 8f4f 	dsb	sy
 800fdca:	617a      	str	r2, [r7, #20]
 800fdcc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800fdce:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fdd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fdd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fdd6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800fdd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fddc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fdde:	429a      	cmp	r2, r3
 800fde0:	d22b      	bcs.n	800fe3a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fde2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fde4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fde8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fdec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdee:	1c5a      	adds	r2, r3, #1
 800fdf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdf2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fdf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800fdf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdfc:	d112      	bne.n	800fe24 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fdfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d016      	beq.n	800fe34 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fe06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe08:	3324      	adds	r3, #36	; 0x24
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f001 f8de 	bl	8010fcc <xTaskRemoveFromEventList>
 800fe10:	4603      	mov	r3, r0
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d00e      	beq.n	800fe34 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fe16:	683b      	ldr	r3, [r7, #0]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d00b      	beq.n	800fe34 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fe1c:	683b      	ldr	r3, [r7, #0]
 800fe1e:	2201      	movs	r2, #1
 800fe20:	601a      	str	r2, [r3, #0]
 800fe22:	e007      	b.n	800fe34 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fe24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fe28:	3301      	adds	r3, #1
 800fe2a:	b2db      	uxtb	r3, r3
 800fe2c:	b25a      	sxtb	r2, r3
 800fe2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800fe34:	2301      	movs	r3, #1
 800fe36:	637b      	str	r3, [r7, #52]	; 0x34
 800fe38:	e001      	b.n	800fe3e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	637b      	str	r3, [r7, #52]	; 0x34
 800fe3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe40:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fe48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800fe4a:	4618      	mov	r0, r3
 800fe4c:	3738      	adds	r7, #56	; 0x38
 800fe4e:	46bd      	mov	sp, r7
 800fe50:	bd80      	pop	{r7, pc}
	...

0800fe54 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fe54:	b580      	push	{r7, lr}
 800fe56:	b08c      	sub	sp, #48	; 0x30
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	60f8      	str	r0, [r7, #12]
 800fe5c:	60b9      	str	r1, [r7, #8]
 800fe5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fe60:	2300      	movs	r3, #0
 800fe62:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fe68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d109      	bne.n	800fe82 <xQueueReceive+0x2e>
	__asm volatile
 800fe6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe72:	f383 8811 	msr	BASEPRI, r3
 800fe76:	f3bf 8f6f 	isb	sy
 800fe7a:	f3bf 8f4f 	dsb	sy
 800fe7e:	623b      	str	r3, [r7, #32]
 800fe80:	e7fe      	b.n	800fe80 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe82:	68bb      	ldr	r3, [r7, #8]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d103      	bne.n	800fe90 <xQueueReceive+0x3c>
 800fe88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d101      	bne.n	800fe94 <xQueueReceive+0x40>
 800fe90:	2301      	movs	r3, #1
 800fe92:	e000      	b.n	800fe96 <xQueueReceive+0x42>
 800fe94:	2300      	movs	r3, #0
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d109      	bne.n	800feae <xQueueReceive+0x5a>
 800fe9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe9e:	f383 8811 	msr	BASEPRI, r3
 800fea2:	f3bf 8f6f 	isb	sy
 800fea6:	f3bf 8f4f 	dsb	sy
 800feaa:	61fb      	str	r3, [r7, #28]
 800feac:	e7fe      	b.n	800feac <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800feae:	f001 fa7b 	bl	80113a8 <xTaskGetSchedulerState>
 800feb2:	4603      	mov	r3, r0
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d102      	bne.n	800febe <xQueueReceive+0x6a>
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d101      	bne.n	800fec2 <xQueueReceive+0x6e>
 800febe:	2301      	movs	r3, #1
 800fec0:	e000      	b.n	800fec4 <xQueueReceive+0x70>
 800fec2:	2300      	movs	r3, #0
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d109      	bne.n	800fedc <xQueueReceive+0x88>
 800fec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fecc:	f383 8811 	msr	BASEPRI, r3
 800fed0:	f3bf 8f6f 	isb	sy
 800fed4:	f3bf 8f4f 	dsb	sy
 800fed8:	61bb      	str	r3, [r7, #24]
 800feda:	e7fe      	b.n	800feda <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fedc:	f7fe ffa6 	bl	800ee2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fee4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d01f      	beq.n	800ff2c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800feec:	68b9      	ldr	r1, [r7, #8]
 800feee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fef0:	f000 fab5 	bl	801045e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fef6:	1e5a      	subs	r2, r3, #1
 800fef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fefa:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fefc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fefe:	691b      	ldr	r3, [r3, #16]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d00f      	beq.n	800ff24 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ff04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff06:	3310      	adds	r3, #16
 800ff08:	4618      	mov	r0, r3
 800ff0a:	f001 f85f 	bl	8010fcc <xTaskRemoveFromEventList>
 800ff0e:	4603      	mov	r3, r0
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d007      	beq.n	800ff24 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ff14:	4b3c      	ldr	r3, [pc, #240]	; (8010008 <xQueueReceive+0x1b4>)
 800ff16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff1a:	601a      	str	r2, [r3, #0]
 800ff1c:	f3bf 8f4f 	dsb	sy
 800ff20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ff24:	f7fe ffb0 	bl	800ee88 <vPortExitCritical>
				return pdPASS;
 800ff28:	2301      	movs	r3, #1
 800ff2a:	e069      	b.n	8010000 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d103      	bne.n	800ff3a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ff32:	f7fe ffa9 	bl	800ee88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ff36:	2300      	movs	r3, #0
 800ff38:	e062      	b.n	8010000 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ff3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d106      	bne.n	800ff4e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ff40:	f107 0310 	add.w	r3, r7, #16
 800ff44:	4618      	mov	r0, r3
 800ff46:	f001 f8a5 	bl	8011094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ff4a:	2301      	movs	r3, #1
 800ff4c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ff4e:	f7fe ff9b 	bl	800ee88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ff52:	f000 fde7 	bl	8010b24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ff56:	f7fe ff69 	bl	800ee2c <vPortEnterCritical>
 800ff5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ff60:	b25b      	sxtb	r3, r3
 800ff62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff66:	d103      	bne.n	800ff70 <xQueueReceive+0x11c>
 800ff68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ff70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ff76:	b25b      	sxtb	r3, r3
 800ff78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff7c:	d103      	bne.n	800ff86 <xQueueReceive+0x132>
 800ff7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff80:	2200      	movs	r2, #0
 800ff82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ff86:	f7fe ff7f 	bl	800ee88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ff8a:	1d3a      	adds	r2, r7, #4
 800ff8c:	f107 0310 	add.w	r3, r7, #16
 800ff90:	4611      	mov	r1, r2
 800ff92:	4618      	mov	r0, r3
 800ff94:	f001 f894 	bl	80110c0 <xTaskCheckForTimeOut>
 800ff98:	4603      	mov	r3, r0
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d123      	bne.n	800ffe6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ff9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffa0:	f000 fad5 	bl	801054e <prvIsQueueEmpty>
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d017      	beq.n	800ffda <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ffaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffac:	3324      	adds	r3, #36	; 0x24
 800ffae:	687a      	ldr	r2, [r7, #4]
 800ffb0:	4611      	mov	r1, r2
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	f000 ffbc 	bl	8010f30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ffb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffba:	f000 fa76 	bl	80104aa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ffbe:	f000 fdf7 	bl	8010bb0 <xTaskResumeAll>
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d189      	bne.n	800fedc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800ffc8:	4b0f      	ldr	r3, [pc, #60]	; (8010008 <xQueueReceive+0x1b4>)
 800ffca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ffce:	601a      	str	r2, [r3, #0]
 800ffd0:	f3bf 8f4f 	dsb	sy
 800ffd4:	f3bf 8f6f 	isb	sy
 800ffd8:	e780      	b.n	800fedc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ffda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffdc:	f000 fa65 	bl	80104aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ffe0:	f000 fde6 	bl	8010bb0 <xTaskResumeAll>
 800ffe4:	e77a      	b.n	800fedc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ffe6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ffe8:	f000 fa5f 	bl	80104aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ffec:	f000 fde0 	bl	8010bb0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fff0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fff2:	f000 faac 	bl	801054e <prvIsQueueEmpty>
 800fff6:	4603      	mov	r3, r0
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	f43f af6f 	beq.w	800fedc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fffe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010000:	4618      	mov	r0, r3
 8010002:	3730      	adds	r7, #48	; 0x30
 8010004:	46bd      	mov	sp, r7
 8010006:	bd80      	pop	{r7, pc}
 8010008:	e000ed04 	.word	0xe000ed04

0801000c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801000c:	b580      	push	{r7, lr}
 801000e:	b08e      	sub	sp, #56	; 0x38
 8010010:	af00      	add	r7, sp, #0
 8010012:	6078      	str	r0, [r7, #4]
 8010014:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010016:	2300      	movs	r3, #0
 8010018:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801001e:	2300      	movs	r3, #0
 8010020:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010024:	2b00      	cmp	r3, #0
 8010026:	d109      	bne.n	801003c <xQueueSemaphoreTake+0x30>
 8010028:	f04f 0350 	mov.w	r3, #80	; 0x50
 801002c:	f383 8811 	msr	BASEPRI, r3
 8010030:	f3bf 8f6f 	isb	sy
 8010034:	f3bf 8f4f 	dsb	sy
 8010038:	623b      	str	r3, [r7, #32]
 801003a:	e7fe      	b.n	801003a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801003c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801003e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010040:	2b00      	cmp	r3, #0
 8010042:	d009      	beq.n	8010058 <xQueueSemaphoreTake+0x4c>
 8010044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010048:	f383 8811 	msr	BASEPRI, r3
 801004c:	f3bf 8f6f 	isb	sy
 8010050:	f3bf 8f4f 	dsb	sy
 8010054:	61fb      	str	r3, [r7, #28]
 8010056:	e7fe      	b.n	8010056 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010058:	f001 f9a6 	bl	80113a8 <xTaskGetSchedulerState>
 801005c:	4603      	mov	r3, r0
 801005e:	2b00      	cmp	r3, #0
 8010060:	d102      	bne.n	8010068 <xQueueSemaphoreTake+0x5c>
 8010062:	683b      	ldr	r3, [r7, #0]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d101      	bne.n	801006c <xQueueSemaphoreTake+0x60>
 8010068:	2301      	movs	r3, #1
 801006a:	e000      	b.n	801006e <xQueueSemaphoreTake+0x62>
 801006c:	2300      	movs	r3, #0
 801006e:	2b00      	cmp	r3, #0
 8010070:	d109      	bne.n	8010086 <xQueueSemaphoreTake+0x7a>
 8010072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010076:	f383 8811 	msr	BASEPRI, r3
 801007a:	f3bf 8f6f 	isb	sy
 801007e:	f3bf 8f4f 	dsb	sy
 8010082:	61bb      	str	r3, [r7, #24]
 8010084:	e7fe      	b.n	8010084 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010086:	f7fe fed1 	bl	800ee2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801008a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801008c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801008e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010092:	2b00      	cmp	r3, #0
 8010094:	d024      	beq.n	80100e0 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010098:	1e5a      	subs	r2, r3, #1
 801009a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801009c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801009e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d104      	bne.n	80100b0 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80100a6:	f001 faf1 	bl	801168c <pvTaskIncrementMutexHeldCount>
 80100aa:	4602      	mov	r2, r0
 80100ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100ae:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100b2:	691b      	ldr	r3, [r3, #16]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d00f      	beq.n	80100d8 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80100ba:	3310      	adds	r3, #16
 80100bc:	4618      	mov	r0, r3
 80100be:	f000 ff85 	bl	8010fcc <xTaskRemoveFromEventList>
 80100c2:	4603      	mov	r3, r0
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d007      	beq.n	80100d8 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80100c8:	4b53      	ldr	r3, [pc, #332]	; (8010218 <xQueueSemaphoreTake+0x20c>)
 80100ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100ce:	601a      	str	r2, [r3, #0]
 80100d0:	f3bf 8f4f 	dsb	sy
 80100d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80100d8:	f7fe fed6 	bl	800ee88 <vPortExitCritical>
				return pdPASS;
 80100dc:	2301      	movs	r3, #1
 80100de:	e096      	b.n	801020e <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80100e0:	683b      	ldr	r3, [r7, #0]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d110      	bne.n	8010108 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80100e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d009      	beq.n	8010100 <xQueueSemaphoreTake+0xf4>
 80100ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100f0:	f383 8811 	msr	BASEPRI, r3
 80100f4:	f3bf 8f6f 	isb	sy
 80100f8:	f3bf 8f4f 	dsb	sy
 80100fc:	617b      	str	r3, [r7, #20]
 80100fe:	e7fe      	b.n	80100fe <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010100:	f7fe fec2 	bl	800ee88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010104:	2300      	movs	r3, #0
 8010106:	e082      	b.n	801020e <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801010a:	2b00      	cmp	r3, #0
 801010c:	d106      	bne.n	801011c <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801010e:	f107 030c 	add.w	r3, r7, #12
 8010112:	4618      	mov	r0, r3
 8010114:	f000 ffbe 	bl	8011094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010118:	2301      	movs	r3, #1
 801011a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801011c:	f7fe feb4 	bl	800ee88 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010120:	f000 fd00 	bl	8010b24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010124:	f7fe fe82 	bl	800ee2c <vPortEnterCritical>
 8010128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801012a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801012e:	b25b      	sxtb	r3, r3
 8010130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010134:	d103      	bne.n	801013e <xQueueSemaphoreTake+0x132>
 8010136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010138:	2200      	movs	r2, #0
 801013a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801013e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010140:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010144:	b25b      	sxtb	r3, r3
 8010146:	f1b3 3fff 	cmp.w	r3, #4294967295
 801014a:	d103      	bne.n	8010154 <xQueueSemaphoreTake+0x148>
 801014c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801014e:	2200      	movs	r2, #0
 8010150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010154:	f7fe fe98 	bl	800ee88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010158:	463a      	mov	r2, r7
 801015a:	f107 030c 	add.w	r3, r7, #12
 801015e:	4611      	mov	r1, r2
 8010160:	4618      	mov	r0, r3
 8010162:	f000 ffad 	bl	80110c0 <xTaskCheckForTimeOut>
 8010166:	4603      	mov	r3, r0
 8010168:	2b00      	cmp	r3, #0
 801016a:	d132      	bne.n	80101d2 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801016c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801016e:	f000 f9ee 	bl	801054e <prvIsQueueEmpty>
 8010172:	4603      	mov	r3, r0
 8010174:	2b00      	cmp	r3, #0
 8010176:	d026      	beq.n	80101c6 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	2b00      	cmp	r3, #0
 801017e:	d109      	bne.n	8010194 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8010180:	f7fe fe54 	bl	800ee2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010186:	689b      	ldr	r3, [r3, #8]
 8010188:	4618      	mov	r0, r3
 801018a:	f001 f92b 	bl	80113e4 <xTaskPriorityInherit>
 801018e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010190:	f7fe fe7a 	bl	800ee88 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010196:	3324      	adds	r3, #36	; 0x24
 8010198:	683a      	ldr	r2, [r7, #0]
 801019a:	4611      	mov	r1, r2
 801019c:	4618      	mov	r0, r3
 801019e:	f000 fec7 	bl	8010f30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80101a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80101a4:	f000 f981 	bl	80104aa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80101a8:	f000 fd02 	bl	8010bb0 <xTaskResumeAll>
 80101ac:	4603      	mov	r3, r0
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	f47f af69 	bne.w	8010086 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80101b4:	4b18      	ldr	r3, [pc, #96]	; (8010218 <xQueueSemaphoreTake+0x20c>)
 80101b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101ba:	601a      	str	r2, [r3, #0]
 80101bc:	f3bf 8f4f 	dsb	sy
 80101c0:	f3bf 8f6f 	isb	sy
 80101c4:	e75f      	b.n	8010086 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80101c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80101c8:	f000 f96f 	bl	80104aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80101cc:	f000 fcf0 	bl	8010bb0 <xTaskResumeAll>
 80101d0:	e759      	b.n	8010086 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80101d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80101d4:	f000 f969 	bl	80104aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80101d8:	f000 fcea 	bl	8010bb0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80101dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80101de:	f000 f9b6 	bl	801054e <prvIsQueueEmpty>
 80101e2:	4603      	mov	r3, r0
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	f43f af4e 	beq.w	8010086 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80101ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d00d      	beq.n	801020c <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80101f0:	f7fe fe1c 	bl	800ee2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80101f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80101f6:	f000 f8b0 	bl	801035a <prvGetDisinheritPriorityAfterTimeout>
 80101fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80101fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101fe:	689b      	ldr	r3, [r3, #8]
 8010200:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010202:	4618      	mov	r0, r3
 8010204:	f001 f9c2 	bl	801158c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010208:	f7fe fe3e 	bl	800ee88 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801020c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801020e:	4618      	mov	r0, r3
 8010210:	3738      	adds	r7, #56	; 0x38
 8010212:	46bd      	mov	sp, r7
 8010214:	bd80      	pop	{r7, pc}
 8010216:	bf00      	nop
 8010218:	e000ed04 	.word	0xe000ed04

0801021c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801021c:	b580      	push	{r7, lr}
 801021e:	b08e      	sub	sp, #56	; 0x38
 8010220:	af00      	add	r7, sp, #0
 8010222:	60f8      	str	r0, [r7, #12]
 8010224:	60b9      	str	r1, [r7, #8]
 8010226:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801022c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801022e:	2b00      	cmp	r3, #0
 8010230:	d109      	bne.n	8010246 <xQueueReceiveFromISR+0x2a>
 8010232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010236:	f383 8811 	msr	BASEPRI, r3
 801023a:	f3bf 8f6f 	isb	sy
 801023e:	f3bf 8f4f 	dsb	sy
 8010242:	623b      	str	r3, [r7, #32]
 8010244:	e7fe      	b.n	8010244 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010246:	68bb      	ldr	r3, [r7, #8]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d103      	bne.n	8010254 <xQueueReceiveFromISR+0x38>
 801024c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801024e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010250:	2b00      	cmp	r3, #0
 8010252:	d101      	bne.n	8010258 <xQueueReceiveFromISR+0x3c>
 8010254:	2301      	movs	r3, #1
 8010256:	e000      	b.n	801025a <xQueueReceiveFromISR+0x3e>
 8010258:	2300      	movs	r3, #0
 801025a:	2b00      	cmp	r3, #0
 801025c:	d109      	bne.n	8010272 <xQueueReceiveFromISR+0x56>
 801025e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010262:	f383 8811 	msr	BASEPRI, r3
 8010266:	f3bf 8f6f 	isb	sy
 801026a:	f3bf 8f4f 	dsb	sy
 801026e:	61fb      	str	r3, [r7, #28]
 8010270:	e7fe      	b.n	8010270 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010272:	f7fe feb7 	bl	800efe4 <vPortValidateInterruptPriority>
	__asm volatile
 8010276:	f3ef 8211 	mrs	r2, BASEPRI
 801027a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801027e:	f383 8811 	msr	BASEPRI, r3
 8010282:	f3bf 8f6f 	isb	sy
 8010286:	f3bf 8f4f 	dsb	sy
 801028a:	61ba      	str	r2, [r7, #24]
 801028c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801028e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010290:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010296:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801029a:	2b00      	cmp	r3, #0
 801029c:	d02f      	beq.n	80102fe <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801029e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80102a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80102a8:	68b9      	ldr	r1, [r7, #8]
 80102aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102ac:	f000 f8d7 	bl	801045e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80102b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102b2:	1e5a      	subs	r2, r3, #1
 80102b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102b6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80102b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80102bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102c0:	d112      	bne.n	80102e8 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80102c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102c4:	691b      	ldr	r3, [r3, #16]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d016      	beq.n	80102f8 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80102ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102cc:	3310      	adds	r3, #16
 80102ce:	4618      	mov	r0, r3
 80102d0:	f000 fe7c 	bl	8010fcc <xTaskRemoveFromEventList>
 80102d4:	4603      	mov	r3, r0
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d00e      	beq.n	80102f8 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d00b      	beq.n	80102f8 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	2201      	movs	r2, #1
 80102e4:	601a      	str	r2, [r3, #0]
 80102e6:	e007      	b.n	80102f8 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80102e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80102ec:	3301      	adds	r3, #1
 80102ee:	b2db      	uxtb	r3, r3
 80102f0:	b25a      	sxtb	r2, r3
 80102f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80102f8:	2301      	movs	r3, #1
 80102fa:	637b      	str	r3, [r7, #52]	; 0x34
 80102fc:	e001      	b.n	8010302 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80102fe:	2300      	movs	r3, #0
 8010300:	637b      	str	r3, [r7, #52]	; 0x34
 8010302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010304:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010306:	693b      	ldr	r3, [r7, #16]
 8010308:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801030c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801030e:	4618      	mov	r0, r3
 8010310:	3738      	adds	r7, #56	; 0x38
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}

08010316 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010316:	b580      	push	{r7, lr}
 8010318:	b084      	sub	sp, #16
 801031a:	af00      	add	r7, sp, #0
 801031c:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d109      	bne.n	801033c <vQueueDelete+0x26>
	__asm volatile
 8010328:	f04f 0350 	mov.w	r3, #80	; 0x50
 801032c:	f383 8811 	msr	BASEPRI, r3
 8010330:	f3bf 8f6f 	isb	sy
 8010334:	f3bf 8f4f 	dsb	sy
 8010338:	60bb      	str	r3, [r7, #8]
 801033a:	e7fe      	b.n	801033a <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801033c:	68f8      	ldr	r0, [r7, #12]
 801033e:	f000 f95d 	bl	80105fc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010348:	2b00      	cmp	r3, #0
 801034a:	d102      	bne.n	8010352 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 801034c:	68f8      	ldr	r0, [r7, #12]
 801034e:	f7fe ff49 	bl	800f1e4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010352:	bf00      	nop
 8010354:	3710      	adds	r7, #16
 8010356:	46bd      	mov	sp, r7
 8010358:	bd80      	pop	{r7, pc}

0801035a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801035a:	b480      	push	{r7}
 801035c:	b085      	sub	sp, #20
 801035e:	af00      	add	r7, sp, #0
 8010360:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010366:	2b00      	cmp	r3, #0
 8010368:	d006      	beq.n	8010378 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8010374:	60fb      	str	r3, [r7, #12]
 8010376:	e001      	b.n	801037c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010378:	2300      	movs	r3, #0
 801037a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801037c:	68fb      	ldr	r3, [r7, #12]
	}
 801037e:	4618      	mov	r0, r3
 8010380:	3714      	adds	r7, #20
 8010382:	46bd      	mov	sp, r7
 8010384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010388:	4770      	bx	lr

0801038a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801038a:	b580      	push	{r7, lr}
 801038c:	b086      	sub	sp, #24
 801038e:	af00      	add	r7, sp, #0
 8010390:	60f8      	str	r0, [r7, #12]
 8010392:	60b9      	str	r1, [r7, #8]
 8010394:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010396:	2300      	movs	r3, #0
 8010398:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801039e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d10d      	bne.n	80103c4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d14d      	bne.n	801044c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	689b      	ldr	r3, [r3, #8]
 80103b4:	4618      	mov	r0, r3
 80103b6:	f001 f87d 	bl	80114b4 <xTaskPriorityDisinherit>
 80103ba:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	2200      	movs	r2, #0
 80103c0:	609a      	str	r2, [r3, #8]
 80103c2:	e043      	b.n	801044c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d119      	bne.n	80103fe <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	6858      	ldr	r0, [r3, #4]
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103d2:	461a      	mov	r2, r3
 80103d4:	68b9      	ldr	r1, [r7, #8]
 80103d6:	f001 ffa1 	bl	801231c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	685a      	ldr	r2, [r3, #4]
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103e2:	441a      	add	r2, r3
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	685a      	ldr	r2, [r3, #4]
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	689b      	ldr	r3, [r3, #8]
 80103f0:	429a      	cmp	r2, r3
 80103f2:	d32b      	bcc.n	801044c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	681a      	ldr	r2, [r3, #0]
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	605a      	str	r2, [r3, #4]
 80103fc:	e026      	b.n	801044c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	68d8      	ldr	r0, [r3, #12]
 8010402:	68fb      	ldr	r3, [r7, #12]
 8010404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010406:	461a      	mov	r2, r3
 8010408:	68b9      	ldr	r1, [r7, #8]
 801040a:	f001 ff87 	bl	801231c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	68da      	ldr	r2, [r3, #12]
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010416:	425b      	negs	r3, r3
 8010418:	441a      	add	r2, r3
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	68da      	ldr	r2, [r3, #12]
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	429a      	cmp	r2, r3
 8010428:	d207      	bcs.n	801043a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	689a      	ldr	r2, [r3, #8]
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010432:	425b      	negs	r3, r3
 8010434:	441a      	add	r2, r3
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	2b02      	cmp	r3, #2
 801043e:	d105      	bne.n	801044c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d002      	beq.n	801044c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010446:	693b      	ldr	r3, [r7, #16]
 8010448:	3b01      	subs	r3, #1
 801044a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801044c:	693b      	ldr	r3, [r7, #16]
 801044e:	1c5a      	adds	r2, r3, #1
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010454:	697b      	ldr	r3, [r7, #20]
}
 8010456:	4618      	mov	r0, r3
 8010458:	3718      	adds	r7, #24
 801045a:	46bd      	mov	sp, r7
 801045c:	bd80      	pop	{r7, pc}

0801045e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801045e:	b580      	push	{r7, lr}
 8010460:	b082      	sub	sp, #8
 8010462:	af00      	add	r7, sp, #0
 8010464:	6078      	str	r0, [r7, #4]
 8010466:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801046c:	2b00      	cmp	r3, #0
 801046e:	d018      	beq.n	80104a2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	68da      	ldr	r2, [r3, #12]
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010478:	441a      	add	r2, r3
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	68da      	ldr	r2, [r3, #12]
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	689b      	ldr	r3, [r3, #8]
 8010486:	429a      	cmp	r2, r3
 8010488:	d303      	bcc.n	8010492 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	681a      	ldr	r2, [r3, #0]
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	68d9      	ldr	r1, [r3, #12]
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801049a:	461a      	mov	r2, r3
 801049c:	6838      	ldr	r0, [r7, #0]
 801049e:	f001 ff3d 	bl	801231c <memcpy>
	}
}
 80104a2:	bf00      	nop
 80104a4:	3708      	adds	r7, #8
 80104a6:	46bd      	mov	sp, r7
 80104a8:	bd80      	pop	{r7, pc}

080104aa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80104aa:	b580      	push	{r7, lr}
 80104ac:	b084      	sub	sp, #16
 80104ae:	af00      	add	r7, sp, #0
 80104b0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80104b2:	f7fe fcbb 	bl	800ee2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80104bc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80104be:	e011      	b.n	80104e4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d012      	beq.n	80104ee <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	3324      	adds	r3, #36	; 0x24
 80104cc:	4618      	mov	r0, r3
 80104ce:	f000 fd7d 	bl	8010fcc <xTaskRemoveFromEventList>
 80104d2:	4603      	mov	r3, r0
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d001      	beq.n	80104dc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80104d8:	f000 fe52 	bl	8011180 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80104dc:	7bfb      	ldrb	r3, [r7, #15]
 80104de:	3b01      	subs	r3, #1
 80104e0:	b2db      	uxtb	r3, r3
 80104e2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80104e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	dce9      	bgt.n	80104c0 <prvUnlockQueue+0x16>
 80104ec:	e000      	b.n	80104f0 <prvUnlockQueue+0x46>
					break;
 80104ee:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	22ff      	movs	r2, #255	; 0xff
 80104f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80104f8:	f7fe fcc6 	bl	800ee88 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80104fc:	f7fe fc96 	bl	800ee2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010506:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010508:	e011      	b.n	801052e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	691b      	ldr	r3, [r3, #16]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d012      	beq.n	8010538 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	3310      	adds	r3, #16
 8010516:	4618      	mov	r0, r3
 8010518:	f000 fd58 	bl	8010fcc <xTaskRemoveFromEventList>
 801051c:	4603      	mov	r3, r0
 801051e:	2b00      	cmp	r3, #0
 8010520:	d001      	beq.n	8010526 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010522:	f000 fe2d 	bl	8011180 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010526:	7bbb      	ldrb	r3, [r7, #14]
 8010528:	3b01      	subs	r3, #1
 801052a:	b2db      	uxtb	r3, r3
 801052c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801052e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010532:	2b00      	cmp	r3, #0
 8010534:	dce9      	bgt.n	801050a <prvUnlockQueue+0x60>
 8010536:	e000      	b.n	801053a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010538:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	22ff      	movs	r2, #255	; 0xff
 801053e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010542:	f7fe fca1 	bl	800ee88 <vPortExitCritical>
}
 8010546:	bf00      	nop
 8010548:	3710      	adds	r7, #16
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}

0801054e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801054e:	b580      	push	{r7, lr}
 8010550:	b084      	sub	sp, #16
 8010552:	af00      	add	r7, sp, #0
 8010554:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010556:	f7fe fc69 	bl	800ee2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801055e:	2b00      	cmp	r3, #0
 8010560:	d102      	bne.n	8010568 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010562:	2301      	movs	r3, #1
 8010564:	60fb      	str	r3, [r7, #12]
 8010566:	e001      	b.n	801056c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010568:	2300      	movs	r3, #0
 801056a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801056c:	f7fe fc8c 	bl	800ee88 <vPortExitCritical>

	return xReturn;
 8010570:	68fb      	ldr	r3, [r7, #12]
}
 8010572:	4618      	mov	r0, r3
 8010574:	3710      	adds	r7, #16
 8010576:	46bd      	mov	sp, r7
 8010578:	bd80      	pop	{r7, pc}

0801057a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801057a:	b580      	push	{r7, lr}
 801057c:	b084      	sub	sp, #16
 801057e:	af00      	add	r7, sp, #0
 8010580:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010582:	f7fe fc53 	bl	800ee2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801058e:	429a      	cmp	r2, r3
 8010590:	d102      	bne.n	8010598 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010592:	2301      	movs	r3, #1
 8010594:	60fb      	str	r3, [r7, #12]
 8010596:	e001      	b.n	801059c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010598:	2300      	movs	r3, #0
 801059a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801059c:	f7fe fc74 	bl	800ee88 <vPortExitCritical>

	return xReturn;
 80105a0:	68fb      	ldr	r3, [r7, #12]
}
 80105a2:	4618      	mov	r0, r3
 80105a4:	3710      	adds	r7, #16
 80105a6:	46bd      	mov	sp, r7
 80105a8:	bd80      	pop	{r7, pc}
	...

080105ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80105ac:	b480      	push	{r7}
 80105ae:	b085      	sub	sp, #20
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	6078      	str	r0, [r7, #4]
 80105b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80105b6:	2300      	movs	r3, #0
 80105b8:	60fb      	str	r3, [r7, #12]
 80105ba:	e014      	b.n	80105e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80105bc:	4a0e      	ldr	r2, [pc, #56]	; (80105f8 <vQueueAddToRegistry+0x4c>)
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d10b      	bne.n	80105e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80105c8:	490b      	ldr	r1, [pc, #44]	; (80105f8 <vQueueAddToRegistry+0x4c>)
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	683a      	ldr	r2, [r7, #0]
 80105ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80105d2:	4a09      	ldr	r2, [pc, #36]	; (80105f8 <vQueueAddToRegistry+0x4c>)
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	00db      	lsls	r3, r3, #3
 80105d8:	4413      	add	r3, r2
 80105da:	687a      	ldr	r2, [r7, #4]
 80105dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80105de:	e005      	b.n	80105ec <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	3301      	adds	r3, #1
 80105e4:	60fb      	str	r3, [r7, #12]
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	2b07      	cmp	r3, #7
 80105ea:	d9e7      	bls.n	80105bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80105ec:	bf00      	nop
 80105ee:	3714      	adds	r7, #20
 80105f0:	46bd      	mov	sp, r7
 80105f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f6:	4770      	bx	lr
 80105f8:	20007ac0 	.word	0x20007ac0

080105fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80105fc:	b480      	push	{r7}
 80105fe:	b085      	sub	sp, #20
 8010600:	af00      	add	r7, sp, #0
 8010602:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010604:	2300      	movs	r3, #0
 8010606:	60fb      	str	r3, [r7, #12]
 8010608:	e016      	b.n	8010638 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801060a:	4a10      	ldr	r2, [pc, #64]	; (801064c <vQueueUnregisterQueue+0x50>)
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	00db      	lsls	r3, r3, #3
 8010610:	4413      	add	r3, r2
 8010612:	685b      	ldr	r3, [r3, #4]
 8010614:	687a      	ldr	r2, [r7, #4]
 8010616:	429a      	cmp	r2, r3
 8010618:	d10b      	bne.n	8010632 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801061a:	4a0c      	ldr	r2, [pc, #48]	; (801064c <vQueueUnregisterQueue+0x50>)
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	2100      	movs	r1, #0
 8010620:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010624:	4a09      	ldr	r2, [pc, #36]	; (801064c <vQueueUnregisterQueue+0x50>)
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	00db      	lsls	r3, r3, #3
 801062a:	4413      	add	r3, r2
 801062c:	2200      	movs	r2, #0
 801062e:	605a      	str	r2, [r3, #4]
				break;
 8010630:	e005      	b.n	801063e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	3301      	adds	r3, #1
 8010636:	60fb      	str	r3, [r7, #12]
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	2b07      	cmp	r3, #7
 801063c:	d9e5      	bls.n	801060a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801063e:	bf00      	nop
 8010640:	3714      	adds	r7, #20
 8010642:	46bd      	mov	sp, r7
 8010644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010648:	4770      	bx	lr
 801064a:	bf00      	nop
 801064c:	20007ac0 	.word	0x20007ac0

08010650 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010650:	b580      	push	{r7, lr}
 8010652:	b086      	sub	sp, #24
 8010654:	af00      	add	r7, sp, #0
 8010656:	60f8      	str	r0, [r7, #12]
 8010658:	60b9      	str	r1, [r7, #8]
 801065a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010660:	f7fe fbe4 	bl	800ee2c <vPortEnterCritical>
 8010664:	697b      	ldr	r3, [r7, #20]
 8010666:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801066a:	b25b      	sxtb	r3, r3
 801066c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010670:	d103      	bne.n	801067a <vQueueWaitForMessageRestricted+0x2a>
 8010672:	697b      	ldr	r3, [r7, #20]
 8010674:	2200      	movs	r2, #0
 8010676:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801067a:	697b      	ldr	r3, [r7, #20]
 801067c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010680:	b25b      	sxtb	r3, r3
 8010682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010686:	d103      	bne.n	8010690 <vQueueWaitForMessageRestricted+0x40>
 8010688:	697b      	ldr	r3, [r7, #20]
 801068a:	2200      	movs	r2, #0
 801068c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010690:	f7fe fbfa 	bl	800ee88 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010694:	697b      	ldr	r3, [r7, #20]
 8010696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010698:	2b00      	cmp	r3, #0
 801069a:	d106      	bne.n	80106aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801069c:	697b      	ldr	r3, [r7, #20]
 801069e:	3324      	adds	r3, #36	; 0x24
 80106a0:	687a      	ldr	r2, [r7, #4]
 80106a2:	68b9      	ldr	r1, [r7, #8]
 80106a4:	4618      	mov	r0, r3
 80106a6:	f000 fc67 	bl	8010f78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80106aa:	6978      	ldr	r0, [r7, #20]
 80106ac:	f7ff fefd 	bl	80104aa <prvUnlockQueue>
	}
 80106b0:	bf00      	nop
 80106b2:	3718      	adds	r7, #24
 80106b4:	46bd      	mov	sp, r7
 80106b6:	bd80      	pop	{r7, pc}

080106b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80106b8:	b580      	push	{r7, lr}
 80106ba:	b08e      	sub	sp, #56	; 0x38
 80106bc:	af04      	add	r7, sp, #16
 80106be:	60f8      	str	r0, [r7, #12]
 80106c0:	60b9      	str	r1, [r7, #8]
 80106c2:	607a      	str	r2, [r7, #4]
 80106c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80106c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d109      	bne.n	80106e0 <xTaskCreateStatic+0x28>
 80106cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106d0:	f383 8811 	msr	BASEPRI, r3
 80106d4:	f3bf 8f6f 	isb	sy
 80106d8:	f3bf 8f4f 	dsb	sy
 80106dc:	623b      	str	r3, [r7, #32]
 80106de:	e7fe      	b.n	80106de <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80106e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d109      	bne.n	80106fa <xTaskCreateStatic+0x42>
 80106e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106ea:	f383 8811 	msr	BASEPRI, r3
 80106ee:	f3bf 8f6f 	isb	sy
 80106f2:	f3bf 8f4f 	dsb	sy
 80106f6:	61fb      	str	r3, [r7, #28]
 80106f8:	e7fe      	b.n	80106f8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80106fa:	235c      	movs	r3, #92	; 0x5c
 80106fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80106fe:	693b      	ldr	r3, [r7, #16]
 8010700:	2b5c      	cmp	r3, #92	; 0x5c
 8010702:	d009      	beq.n	8010718 <xTaskCreateStatic+0x60>
 8010704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010708:	f383 8811 	msr	BASEPRI, r3
 801070c:	f3bf 8f6f 	isb	sy
 8010710:	f3bf 8f4f 	dsb	sy
 8010714:	61bb      	str	r3, [r7, #24]
 8010716:	e7fe      	b.n	8010716 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010718:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801071a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801071c:	2b00      	cmp	r3, #0
 801071e:	d01e      	beq.n	801075e <xTaskCreateStatic+0xa6>
 8010720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010722:	2b00      	cmp	r3, #0
 8010724:	d01b      	beq.n	801075e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010728:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801072a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801072c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801072e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010732:	2202      	movs	r2, #2
 8010734:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010738:	2300      	movs	r3, #0
 801073a:	9303      	str	r3, [sp, #12]
 801073c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801073e:	9302      	str	r3, [sp, #8]
 8010740:	f107 0314 	add.w	r3, r7, #20
 8010744:	9301      	str	r3, [sp, #4]
 8010746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010748:	9300      	str	r3, [sp, #0]
 801074a:	683b      	ldr	r3, [r7, #0]
 801074c:	687a      	ldr	r2, [r7, #4]
 801074e:	68b9      	ldr	r1, [r7, #8]
 8010750:	68f8      	ldr	r0, [r7, #12]
 8010752:	f000 f850 	bl	80107f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010756:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010758:	f000 f8dc 	bl	8010914 <prvAddNewTaskToReadyList>
 801075c:	e001      	b.n	8010762 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 801075e:	2300      	movs	r3, #0
 8010760:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010762:	697b      	ldr	r3, [r7, #20]
	}
 8010764:	4618      	mov	r0, r3
 8010766:	3728      	adds	r7, #40	; 0x28
 8010768:	46bd      	mov	sp, r7
 801076a:	bd80      	pop	{r7, pc}

0801076c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801076c:	b580      	push	{r7, lr}
 801076e:	b08c      	sub	sp, #48	; 0x30
 8010770:	af04      	add	r7, sp, #16
 8010772:	60f8      	str	r0, [r7, #12]
 8010774:	60b9      	str	r1, [r7, #8]
 8010776:	603b      	str	r3, [r7, #0]
 8010778:	4613      	mov	r3, r2
 801077a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801077c:	88fb      	ldrh	r3, [r7, #6]
 801077e:	009b      	lsls	r3, r3, #2
 8010780:	4618      	mov	r0, r3
 8010782:	f7fe fc6d 	bl	800f060 <pvPortMalloc>
 8010786:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010788:	697b      	ldr	r3, [r7, #20]
 801078a:	2b00      	cmp	r3, #0
 801078c:	d00e      	beq.n	80107ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801078e:	205c      	movs	r0, #92	; 0x5c
 8010790:	f7fe fc66 	bl	800f060 <pvPortMalloc>
 8010794:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010796:	69fb      	ldr	r3, [r7, #28]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d003      	beq.n	80107a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801079c:	69fb      	ldr	r3, [r7, #28]
 801079e:	697a      	ldr	r2, [r7, #20]
 80107a0:	631a      	str	r2, [r3, #48]	; 0x30
 80107a2:	e005      	b.n	80107b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80107a4:	6978      	ldr	r0, [r7, #20]
 80107a6:	f7fe fd1d 	bl	800f1e4 <vPortFree>
 80107aa:	e001      	b.n	80107b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80107ac:	2300      	movs	r3, #0
 80107ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80107b0:	69fb      	ldr	r3, [r7, #28]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d017      	beq.n	80107e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80107b6:	69fb      	ldr	r3, [r7, #28]
 80107b8:	2200      	movs	r2, #0
 80107ba:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80107be:	88fa      	ldrh	r2, [r7, #6]
 80107c0:	2300      	movs	r3, #0
 80107c2:	9303      	str	r3, [sp, #12]
 80107c4:	69fb      	ldr	r3, [r7, #28]
 80107c6:	9302      	str	r3, [sp, #8]
 80107c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ca:	9301      	str	r3, [sp, #4]
 80107cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107ce:	9300      	str	r3, [sp, #0]
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	68b9      	ldr	r1, [r7, #8]
 80107d4:	68f8      	ldr	r0, [r7, #12]
 80107d6:	f000 f80e 	bl	80107f6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80107da:	69f8      	ldr	r0, [r7, #28]
 80107dc:	f000 f89a 	bl	8010914 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80107e0:	2301      	movs	r3, #1
 80107e2:	61bb      	str	r3, [r7, #24]
 80107e4:	e002      	b.n	80107ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80107e6:	f04f 33ff 	mov.w	r3, #4294967295
 80107ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80107ec:	69bb      	ldr	r3, [r7, #24]
	}
 80107ee:	4618      	mov	r0, r3
 80107f0:	3720      	adds	r7, #32
 80107f2:	46bd      	mov	sp, r7
 80107f4:	bd80      	pop	{r7, pc}

080107f6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80107f6:	b580      	push	{r7, lr}
 80107f8:	b088      	sub	sp, #32
 80107fa:	af00      	add	r7, sp, #0
 80107fc:	60f8      	str	r0, [r7, #12]
 80107fe:	60b9      	str	r1, [r7, #8]
 8010800:	607a      	str	r2, [r7, #4]
 8010802:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010806:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	009b      	lsls	r3, r3, #2
 801080c:	461a      	mov	r2, r3
 801080e:	21a5      	movs	r1, #165	; 0xa5
 8010810:	f001 fd8f 	bl	8012332 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801081e:	3b01      	subs	r3, #1
 8010820:	009b      	lsls	r3, r3, #2
 8010822:	4413      	add	r3, r2
 8010824:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010826:	69bb      	ldr	r3, [r7, #24]
 8010828:	f023 0307 	bic.w	r3, r3, #7
 801082c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801082e:	69bb      	ldr	r3, [r7, #24]
 8010830:	f003 0307 	and.w	r3, r3, #7
 8010834:	2b00      	cmp	r3, #0
 8010836:	d009      	beq.n	801084c <prvInitialiseNewTask+0x56>
 8010838:	f04f 0350 	mov.w	r3, #80	; 0x50
 801083c:	f383 8811 	msr	BASEPRI, r3
 8010840:	f3bf 8f6f 	isb	sy
 8010844:	f3bf 8f4f 	dsb	sy
 8010848:	617b      	str	r3, [r7, #20]
 801084a:	e7fe      	b.n	801084a <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	2b00      	cmp	r3, #0
 8010850:	d01f      	beq.n	8010892 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010852:	2300      	movs	r3, #0
 8010854:	61fb      	str	r3, [r7, #28]
 8010856:	e012      	b.n	801087e <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010858:	68ba      	ldr	r2, [r7, #8]
 801085a:	69fb      	ldr	r3, [r7, #28]
 801085c:	4413      	add	r3, r2
 801085e:	7819      	ldrb	r1, [r3, #0]
 8010860:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010862:	69fb      	ldr	r3, [r7, #28]
 8010864:	4413      	add	r3, r2
 8010866:	3334      	adds	r3, #52	; 0x34
 8010868:	460a      	mov	r2, r1
 801086a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801086c:	68ba      	ldr	r2, [r7, #8]
 801086e:	69fb      	ldr	r3, [r7, #28]
 8010870:	4413      	add	r3, r2
 8010872:	781b      	ldrb	r3, [r3, #0]
 8010874:	2b00      	cmp	r3, #0
 8010876:	d006      	beq.n	8010886 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010878:	69fb      	ldr	r3, [r7, #28]
 801087a:	3301      	adds	r3, #1
 801087c:	61fb      	str	r3, [r7, #28]
 801087e:	69fb      	ldr	r3, [r7, #28]
 8010880:	2b0f      	cmp	r3, #15
 8010882:	d9e9      	bls.n	8010858 <prvInitialiseNewTask+0x62>
 8010884:	e000      	b.n	8010888 <prvInitialiseNewTask+0x92>
			{
				break;
 8010886:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801088a:	2200      	movs	r2, #0
 801088c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010890:	e003      	b.n	801089a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010894:	2200      	movs	r2, #0
 8010896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801089a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801089c:	2b37      	cmp	r3, #55	; 0x37
 801089e:	d901      	bls.n	80108a4 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80108a0:	2337      	movs	r3, #55	; 0x37
 80108a2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80108a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80108a8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80108aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80108ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80108b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b2:	2200      	movs	r2, #0
 80108b4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80108b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b8:	3304      	adds	r3, #4
 80108ba:	4618      	mov	r0, r3
 80108bc:	f7fe fdc6 	bl	800f44c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80108c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108c2:	3318      	adds	r3, #24
 80108c4:	4618      	mov	r0, r3
 80108c6:	f7fe fdc1 	bl	800f44c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80108ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80108ce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80108d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108d8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80108da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80108de:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80108e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108e2:	2200      	movs	r2, #0
 80108e4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80108e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108e8:	2200      	movs	r2, #0
 80108ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80108ee:	683a      	ldr	r2, [r7, #0]
 80108f0:	68f9      	ldr	r1, [r7, #12]
 80108f2:	69b8      	ldr	r0, [r7, #24]
 80108f4:	f7fe f970 	bl	800ebd8 <pxPortInitialiseStack>
 80108f8:	4602      	mov	r2, r0
 80108fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80108fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010900:	2b00      	cmp	r3, #0
 8010902:	d002      	beq.n	801090a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010906:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010908:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801090a:	bf00      	nop
 801090c:	3720      	adds	r7, #32
 801090e:	46bd      	mov	sp, r7
 8010910:	bd80      	pop	{r7, pc}
	...

08010914 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b082      	sub	sp, #8
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801091c:	f7fe fa86 	bl	800ee2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010920:	4b2d      	ldr	r3, [pc, #180]	; (80109d8 <prvAddNewTaskToReadyList+0xc4>)
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	3301      	adds	r3, #1
 8010926:	4a2c      	ldr	r2, [pc, #176]	; (80109d8 <prvAddNewTaskToReadyList+0xc4>)
 8010928:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801092a:	4b2c      	ldr	r3, [pc, #176]	; (80109dc <prvAddNewTaskToReadyList+0xc8>)
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d109      	bne.n	8010946 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010932:	4a2a      	ldr	r2, [pc, #168]	; (80109dc <prvAddNewTaskToReadyList+0xc8>)
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010938:	4b27      	ldr	r3, [pc, #156]	; (80109d8 <prvAddNewTaskToReadyList+0xc4>)
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	2b01      	cmp	r3, #1
 801093e:	d110      	bne.n	8010962 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010940:	f000 fc68 	bl	8011214 <prvInitialiseTaskLists>
 8010944:	e00d      	b.n	8010962 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010946:	4b26      	ldr	r3, [pc, #152]	; (80109e0 <prvAddNewTaskToReadyList+0xcc>)
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d109      	bne.n	8010962 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801094e:	4b23      	ldr	r3, [pc, #140]	; (80109dc <prvAddNewTaskToReadyList+0xc8>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010958:	429a      	cmp	r2, r3
 801095a:	d802      	bhi.n	8010962 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801095c:	4a1f      	ldr	r2, [pc, #124]	; (80109dc <prvAddNewTaskToReadyList+0xc8>)
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010962:	4b20      	ldr	r3, [pc, #128]	; (80109e4 <prvAddNewTaskToReadyList+0xd0>)
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	3301      	adds	r3, #1
 8010968:	4a1e      	ldr	r2, [pc, #120]	; (80109e4 <prvAddNewTaskToReadyList+0xd0>)
 801096a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 801096c:	4b1d      	ldr	r3, [pc, #116]	; (80109e4 <prvAddNewTaskToReadyList+0xd0>)
 801096e:	681a      	ldr	r2, [r3, #0]
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010978:	4b1b      	ldr	r3, [pc, #108]	; (80109e8 <prvAddNewTaskToReadyList+0xd4>)
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	429a      	cmp	r2, r3
 801097e:	d903      	bls.n	8010988 <prvAddNewTaskToReadyList+0x74>
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010984:	4a18      	ldr	r2, [pc, #96]	; (80109e8 <prvAddNewTaskToReadyList+0xd4>)
 8010986:	6013      	str	r3, [r2, #0]
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801098c:	4613      	mov	r3, r2
 801098e:	009b      	lsls	r3, r3, #2
 8010990:	4413      	add	r3, r2
 8010992:	009b      	lsls	r3, r3, #2
 8010994:	4a15      	ldr	r2, [pc, #84]	; (80109ec <prvAddNewTaskToReadyList+0xd8>)
 8010996:	441a      	add	r2, r3
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	3304      	adds	r3, #4
 801099c:	4619      	mov	r1, r3
 801099e:	4610      	mov	r0, r2
 80109a0:	f7fe fd61 	bl	800f466 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80109a4:	f7fe fa70 	bl	800ee88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80109a8:	4b0d      	ldr	r3, [pc, #52]	; (80109e0 <prvAddNewTaskToReadyList+0xcc>)
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d00e      	beq.n	80109ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80109b0:	4b0a      	ldr	r3, [pc, #40]	; (80109dc <prvAddNewTaskToReadyList+0xc8>)
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109ba:	429a      	cmp	r2, r3
 80109bc:	d207      	bcs.n	80109ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80109be:	4b0c      	ldr	r3, [pc, #48]	; (80109f0 <prvAddNewTaskToReadyList+0xdc>)
 80109c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80109c4:	601a      	str	r2, [r3, #0]
 80109c6:	f3bf 8f4f 	dsb	sy
 80109ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80109ce:	bf00      	nop
 80109d0:	3708      	adds	r7, #8
 80109d2:	46bd      	mov	sp, r7
 80109d4:	bd80      	pop	{r7, pc}
 80109d6:	bf00      	nop
 80109d8:	2000761c 	.word	0x2000761c
 80109dc:	20007148 	.word	0x20007148
 80109e0:	20007628 	.word	0x20007628
 80109e4:	20007638 	.word	0x20007638
 80109e8:	20007624 	.word	0x20007624
 80109ec:	2000714c 	.word	0x2000714c
 80109f0:	e000ed04 	.word	0xe000ed04

080109f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b084      	sub	sp, #16
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80109fc:	2300      	movs	r3, #0
 80109fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d016      	beq.n	8010a34 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010a06:	4b13      	ldr	r3, [pc, #76]	; (8010a54 <vTaskDelay+0x60>)
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d009      	beq.n	8010a22 <vTaskDelay+0x2e>
 8010a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a12:	f383 8811 	msr	BASEPRI, r3
 8010a16:	f3bf 8f6f 	isb	sy
 8010a1a:	f3bf 8f4f 	dsb	sy
 8010a1e:	60bb      	str	r3, [r7, #8]
 8010a20:	e7fe      	b.n	8010a20 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8010a22:	f000 f87f 	bl	8010b24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010a26:	2100      	movs	r1, #0
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f001 f873 	bl	8011b14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010a2e:	f000 f8bf 	bl	8010bb0 <xTaskResumeAll>
 8010a32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d107      	bne.n	8010a4a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8010a3a:	4b07      	ldr	r3, [pc, #28]	; (8010a58 <vTaskDelay+0x64>)
 8010a3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a40:	601a      	str	r2, [r3, #0]
 8010a42:	f3bf 8f4f 	dsb	sy
 8010a46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010a4a:	bf00      	nop
 8010a4c:	3710      	adds	r7, #16
 8010a4e:	46bd      	mov	sp, r7
 8010a50:	bd80      	pop	{r7, pc}
 8010a52:	bf00      	nop
 8010a54:	20007644 	.word	0x20007644
 8010a58:	e000ed04 	.word	0xe000ed04

08010a5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b08a      	sub	sp, #40	; 0x28
 8010a60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010a62:	2300      	movs	r3, #0
 8010a64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010a66:	2300      	movs	r3, #0
 8010a68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010a6a:	463a      	mov	r2, r7
 8010a6c:	1d39      	adds	r1, r7, #4
 8010a6e:	f107 0308 	add.w	r3, r7, #8
 8010a72:	4618      	mov	r0, r3
 8010a74:	f7fe f87c 	bl	800eb70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010a78:	6839      	ldr	r1, [r7, #0]
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	68ba      	ldr	r2, [r7, #8]
 8010a7e:	9202      	str	r2, [sp, #8]
 8010a80:	9301      	str	r3, [sp, #4]
 8010a82:	2300      	movs	r3, #0
 8010a84:	9300      	str	r3, [sp, #0]
 8010a86:	2300      	movs	r3, #0
 8010a88:	460a      	mov	r2, r1
 8010a8a:	4920      	ldr	r1, [pc, #128]	; (8010b0c <vTaskStartScheduler+0xb0>)
 8010a8c:	4820      	ldr	r0, [pc, #128]	; (8010b10 <vTaskStartScheduler+0xb4>)
 8010a8e:	f7ff fe13 	bl	80106b8 <xTaskCreateStatic>
 8010a92:	4602      	mov	r2, r0
 8010a94:	4b1f      	ldr	r3, [pc, #124]	; (8010b14 <vTaskStartScheduler+0xb8>)
 8010a96:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010a98:	4b1e      	ldr	r3, [pc, #120]	; (8010b14 <vTaskStartScheduler+0xb8>)
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d002      	beq.n	8010aa6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	617b      	str	r3, [r7, #20]
 8010aa4:	e001      	b.n	8010aaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010aaa:	697b      	ldr	r3, [r7, #20]
 8010aac:	2b01      	cmp	r3, #1
 8010aae:	d102      	bne.n	8010ab6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010ab0:	f001 f884 	bl	8011bbc <xTimerCreateTimerTask>
 8010ab4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010ab6:	697b      	ldr	r3, [r7, #20]
 8010ab8:	2b01      	cmp	r3, #1
 8010aba:	d115      	bne.n	8010ae8 <vTaskStartScheduler+0x8c>
 8010abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ac0:	f383 8811 	msr	BASEPRI, r3
 8010ac4:	f3bf 8f6f 	isb	sy
 8010ac8:	f3bf 8f4f 	dsb	sy
 8010acc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010ace:	4b12      	ldr	r3, [pc, #72]	; (8010b18 <vTaskStartScheduler+0xbc>)
 8010ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8010ad4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010ad6:	4b11      	ldr	r3, [pc, #68]	; (8010b1c <vTaskStartScheduler+0xc0>)
 8010ad8:	2201      	movs	r2, #1
 8010ada:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010adc:	4b10      	ldr	r3, [pc, #64]	; (8010b20 <vTaskStartScheduler+0xc4>)
 8010ade:	2200      	movs	r2, #0
 8010ae0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010ae2:	f7fe f905 	bl	800ecf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010ae6:	e00d      	b.n	8010b04 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010aee:	d109      	bne.n	8010b04 <vTaskStartScheduler+0xa8>
 8010af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010af4:	f383 8811 	msr	BASEPRI, r3
 8010af8:	f3bf 8f6f 	isb	sy
 8010afc:	f3bf 8f4f 	dsb	sy
 8010b00:	60fb      	str	r3, [r7, #12]
 8010b02:	e7fe      	b.n	8010b02 <vTaskStartScheduler+0xa6>
}
 8010b04:	bf00      	nop
 8010b06:	3718      	adds	r7, #24
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	bd80      	pop	{r7, pc}
 8010b0c:	080168b4 	.word	0x080168b4
 8010b10:	08011199 	.word	0x08011199
 8010b14:	20007640 	.word	0x20007640
 8010b18:	2000763c 	.word	0x2000763c
 8010b1c:	20007628 	.word	0x20007628
 8010b20:	20007620 	.word	0x20007620

08010b24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010b24:	b480      	push	{r7}
 8010b26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010b28:	4b04      	ldr	r3, [pc, #16]	; (8010b3c <vTaskSuspendAll+0x18>)
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	3301      	adds	r3, #1
 8010b2e:	4a03      	ldr	r2, [pc, #12]	; (8010b3c <vTaskSuspendAll+0x18>)
 8010b30:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8010b32:	bf00      	nop
 8010b34:	46bd      	mov	sp, r7
 8010b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3a:	4770      	bx	lr
 8010b3c:	20007644 	.word	0x20007644

08010b40 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8010b40:	b480      	push	{r7}
 8010b42:	b083      	sub	sp, #12
 8010b44:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8010b46:	2300      	movs	r3, #0
 8010b48:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8010b4a:	4b14      	ldr	r3, [pc, #80]	; (8010b9c <prvGetExpectedIdleTime+0x5c>)
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d001      	beq.n	8010b56 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8010b52:	2301      	movs	r3, #1
 8010b54:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8010b56:	4b12      	ldr	r3, [pc, #72]	; (8010ba0 <prvGetExpectedIdleTime+0x60>)
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d002      	beq.n	8010b66 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8010b60:	2300      	movs	r3, #0
 8010b62:	607b      	str	r3, [r7, #4]
 8010b64:	e012      	b.n	8010b8c <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8010b66:	4b0f      	ldr	r3, [pc, #60]	; (8010ba4 <prvGetExpectedIdleTime+0x64>)
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	2b01      	cmp	r3, #1
 8010b6c:	d902      	bls.n	8010b74 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8010b6e:	2300      	movs	r3, #0
 8010b70:	607b      	str	r3, [r7, #4]
 8010b72:	e00b      	b.n	8010b8c <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8010b74:	683b      	ldr	r3, [r7, #0]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d002      	beq.n	8010b80 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	607b      	str	r3, [r7, #4]
 8010b7e:	e005      	b.n	8010b8c <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8010b80:	4b09      	ldr	r3, [pc, #36]	; (8010ba8 <prvGetExpectedIdleTime+0x68>)
 8010b82:	681a      	ldr	r2, [r3, #0]
 8010b84:	4b09      	ldr	r3, [pc, #36]	; (8010bac <prvGetExpectedIdleTime+0x6c>)
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	1ad3      	subs	r3, r2, r3
 8010b8a:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8010b8c:	687b      	ldr	r3, [r7, #4]
	}
 8010b8e:	4618      	mov	r0, r3
 8010b90:	370c      	adds	r7, #12
 8010b92:	46bd      	mov	sp, r7
 8010b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b98:	4770      	bx	lr
 8010b9a:	bf00      	nop
 8010b9c:	20007624 	.word	0x20007624
 8010ba0:	20007148 	.word	0x20007148
 8010ba4:	2000714c 	.word	0x2000714c
 8010ba8:	2000763c 	.word	0x2000763c
 8010bac:	20007620 	.word	0x20007620

08010bb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b084      	sub	sp, #16
 8010bb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010bba:	2300      	movs	r3, #0
 8010bbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010bbe:	4b41      	ldr	r3, [pc, #260]	; (8010cc4 <xTaskResumeAll+0x114>)
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d109      	bne.n	8010bda <xTaskResumeAll+0x2a>
 8010bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bca:	f383 8811 	msr	BASEPRI, r3
 8010bce:	f3bf 8f6f 	isb	sy
 8010bd2:	f3bf 8f4f 	dsb	sy
 8010bd6:	603b      	str	r3, [r7, #0]
 8010bd8:	e7fe      	b.n	8010bd8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010bda:	f7fe f927 	bl	800ee2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010bde:	4b39      	ldr	r3, [pc, #228]	; (8010cc4 <xTaskResumeAll+0x114>)
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	3b01      	subs	r3, #1
 8010be4:	4a37      	ldr	r2, [pc, #220]	; (8010cc4 <xTaskResumeAll+0x114>)
 8010be6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010be8:	4b36      	ldr	r3, [pc, #216]	; (8010cc4 <xTaskResumeAll+0x114>)
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d162      	bne.n	8010cb6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010bf0:	4b35      	ldr	r3, [pc, #212]	; (8010cc8 <xTaskResumeAll+0x118>)
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d05e      	beq.n	8010cb6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010bf8:	e02f      	b.n	8010c5a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010bfa:	4b34      	ldr	r3, [pc, #208]	; (8010ccc <xTaskResumeAll+0x11c>)
 8010bfc:	68db      	ldr	r3, [r3, #12]
 8010bfe:	68db      	ldr	r3, [r3, #12]
 8010c00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	3318      	adds	r3, #24
 8010c06:	4618      	mov	r0, r3
 8010c08:	f7fe fc8a 	bl	800f520 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	3304      	adds	r3, #4
 8010c10:	4618      	mov	r0, r3
 8010c12:	f7fe fc85 	bl	800f520 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c1a:	4b2d      	ldr	r3, [pc, #180]	; (8010cd0 <xTaskResumeAll+0x120>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	429a      	cmp	r2, r3
 8010c20:	d903      	bls.n	8010c2a <xTaskResumeAll+0x7a>
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c26:	4a2a      	ldr	r2, [pc, #168]	; (8010cd0 <xTaskResumeAll+0x120>)
 8010c28:	6013      	str	r3, [r2, #0]
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c2e:	4613      	mov	r3, r2
 8010c30:	009b      	lsls	r3, r3, #2
 8010c32:	4413      	add	r3, r2
 8010c34:	009b      	lsls	r3, r3, #2
 8010c36:	4a27      	ldr	r2, [pc, #156]	; (8010cd4 <xTaskResumeAll+0x124>)
 8010c38:	441a      	add	r2, r3
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	3304      	adds	r3, #4
 8010c3e:	4619      	mov	r1, r3
 8010c40:	4610      	mov	r0, r2
 8010c42:	f7fe fc10 	bl	800f466 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c4a:	4b23      	ldr	r3, [pc, #140]	; (8010cd8 <xTaskResumeAll+0x128>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c50:	429a      	cmp	r2, r3
 8010c52:	d302      	bcc.n	8010c5a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8010c54:	4b21      	ldr	r3, [pc, #132]	; (8010cdc <xTaskResumeAll+0x12c>)
 8010c56:	2201      	movs	r2, #1
 8010c58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010c5a:	4b1c      	ldr	r3, [pc, #112]	; (8010ccc <xTaskResumeAll+0x11c>)
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d1cb      	bne.n	8010bfa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d001      	beq.n	8010c6c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010c68:	f000 fb6e 	bl	8011348 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8010c6c:	4b1c      	ldr	r3, [pc, #112]	; (8010ce0 <xTaskResumeAll+0x130>)
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d010      	beq.n	8010c9a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010c78:	f000 f846 	bl	8010d08 <xTaskIncrementTick>
 8010c7c:	4603      	mov	r3, r0
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d002      	beq.n	8010c88 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8010c82:	4b16      	ldr	r3, [pc, #88]	; (8010cdc <xTaskResumeAll+0x12c>)
 8010c84:	2201      	movs	r2, #1
 8010c86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	3b01      	subs	r3, #1
 8010c8c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d1f1      	bne.n	8010c78 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8010c94:	4b12      	ldr	r3, [pc, #72]	; (8010ce0 <xTaskResumeAll+0x130>)
 8010c96:	2200      	movs	r2, #0
 8010c98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010c9a:	4b10      	ldr	r3, [pc, #64]	; (8010cdc <xTaskResumeAll+0x12c>)
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d009      	beq.n	8010cb6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010ca2:	2301      	movs	r3, #1
 8010ca4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010ca6:	4b0f      	ldr	r3, [pc, #60]	; (8010ce4 <xTaskResumeAll+0x134>)
 8010ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010cac:	601a      	str	r2, [r3, #0]
 8010cae:	f3bf 8f4f 	dsb	sy
 8010cb2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010cb6:	f7fe f8e7 	bl	800ee88 <vPortExitCritical>

	return xAlreadyYielded;
 8010cba:	68bb      	ldr	r3, [r7, #8]
}
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	3710      	adds	r7, #16
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	bd80      	pop	{r7, pc}
 8010cc4:	20007644 	.word	0x20007644
 8010cc8:	2000761c 	.word	0x2000761c
 8010ccc:	200075dc 	.word	0x200075dc
 8010cd0:	20007624 	.word	0x20007624
 8010cd4:	2000714c 	.word	0x2000714c
 8010cd8:	20007148 	.word	0x20007148
 8010cdc:	20007630 	.word	0x20007630
 8010ce0:	2000762c 	.word	0x2000762c
 8010ce4:	e000ed04 	.word	0xe000ed04

08010ce8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010ce8:	b480      	push	{r7}
 8010cea:	b083      	sub	sp, #12
 8010cec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010cee:	4b05      	ldr	r3, [pc, #20]	; (8010d04 <xTaskGetTickCount+0x1c>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010cf4:	687b      	ldr	r3, [r7, #4]
}
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	370c      	adds	r7, #12
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d00:	4770      	bx	lr
 8010d02:	bf00      	nop
 8010d04:	20007620 	.word	0x20007620

08010d08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b086      	sub	sp, #24
 8010d0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010d0e:	2300      	movs	r3, #0
 8010d10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d12:	4b4e      	ldr	r3, [pc, #312]	; (8010e4c <xTaskIncrementTick+0x144>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	f040 8088 	bne.w	8010e2c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010d1c:	4b4c      	ldr	r3, [pc, #304]	; (8010e50 <xTaskIncrementTick+0x148>)
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	3301      	adds	r3, #1
 8010d22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010d24:	4a4a      	ldr	r2, [pc, #296]	; (8010e50 <xTaskIncrementTick+0x148>)
 8010d26:	693b      	ldr	r3, [r7, #16]
 8010d28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010d2a:	693b      	ldr	r3, [r7, #16]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d11f      	bne.n	8010d70 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8010d30:	4b48      	ldr	r3, [pc, #288]	; (8010e54 <xTaskIncrementTick+0x14c>)
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d009      	beq.n	8010d4e <xTaskIncrementTick+0x46>
 8010d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d3e:	f383 8811 	msr	BASEPRI, r3
 8010d42:	f3bf 8f6f 	isb	sy
 8010d46:	f3bf 8f4f 	dsb	sy
 8010d4a:	603b      	str	r3, [r7, #0]
 8010d4c:	e7fe      	b.n	8010d4c <xTaskIncrementTick+0x44>
 8010d4e:	4b41      	ldr	r3, [pc, #260]	; (8010e54 <xTaskIncrementTick+0x14c>)
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	60fb      	str	r3, [r7, #12]
 8010d54:	4b40      	ldr	r3, [pc, #256]	; (8010e58 <xTaskIncrementTick+0x150>)
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	4a3e      	ldr	r2, [pc, #248]	; (8010e54 <xTaskIncrementTick+0x14c>)
 8010d5a:	6013      	str	r3, [r2, #0]
 8010d5c:	4a3e      	ldr	r2, [pc, #248]	; (8010e58 <xTaskIncrementTick+0x150>)
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	6013      	str	r3, [r2, #0]
 8010d62:	4b3e      	ldr	r3, [pc, #248]	; (8010e5c <xTaskIncrementTick+0x154>)
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	3301      	adds	r3, #1
 8010d68:	4a3c      	ldr	r2, [pc, #240]	; (8010e5c <xTaskIncrementTick+0x154>)
 8010d6a:	6013      	str	r3, [r2, #0]
 8010d6c:	f000 faec 	bl	8011348 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010d70:	4b3b      	ldr	r3, [pc, #236]	; (8010e60 <xTaskIncrementTick+0x158>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	693a      	ldr	r2, [r7, #16]
 8010d76:	429a      	cmp	r2, r3
 8010d78:	d349      	bcc.n	8010e0e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d7a:	4b36      	ldr	r3, [pc, #216]	; (8010e54 <xTaskIncrementTick+0x14c>)
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d104      	bne.n	8010d8e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d84:	4b36      	ldr	r3, [pc, #216]	; (8010e60 <xTaskIncrementTick+0x158>)
 8010d86:	f04f 32ff 	mov.w	r2, #4294967295
 8010d8a:	601a      	str	r2, [r3, #0]
					break;
 8010d8c:	e03f      	b.n	8010e0e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d8e:	4b31      	ldr	r3, [pc, #196]	; (8010e54 <xTaskIncrementTick+0x14c>)
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	68db      	ldr	r3, [r3, #12]
 8010d94:	68db      	ldr	r3, [r3, #12]
 8010d96:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010d98:	68bb      	ldr	r3, [r7, #8]
 8010d9a:	685b      	ldr	r3, [r3, #4]
 8010d9c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010d9e:	693a      	ldr	r2, [r7, #16]
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	429a      	cmp	r2, r3
 8010da4:	d203      	bcs.n	8010dae <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010da6:	4a2e      	ldr	r2, [pc, #184]	; (8010e60 <xTaskIncrementTick+0x158>)
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010dac:	e02f      	b.n	8010e0e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	3304      	adds	r3, #4
 8010db2:	4618      	mov	r0, r3
 8010db4:	f7fe fbb4 	bl	800f520 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010db8:	68bb      	ldr	r3, [r7, #8]
 8010dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d004      	beq.n	8010dca <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	3318      	adds	r3, #24
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f7fe fbab 	bl	800f520 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010dca:	68bb      	ldr	r3, [r7, #8]
 8010dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dce:	4b25      	ldr	r3, [pc, #148]	; (8010e64 <xTaskIncrementTick+0x15c>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	429a      	cmp	r2, r3
 8010dd4:	d903      	bls.n	8010dde <xTaskIncrementTick+0xd6>
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dda:	4a22      	ldr	r2, [pc, #136]	; (8010e64 <xTaskIncrementTick+0x15c>)
 8010ddc:	6013      	str	r3, [r2, #0]
 8010dde:	68bb      	ldr	r3, [r7, #8]
 8010de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010de2:	4613      	mov	r3, r2
 8010de4:	009b      	lsls	r3, r3, #2
 8010de6:	4413      	add	r3, r2
 8010de8:	009b      	lsls	r3, r3, #2
 8010dea:	4a1f      	ldr	r2, [pc, #124]	; (8010e68 <xTaskIncrementTick+0x160>)
 8010dec:	441a      	add	r2, r3
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	3304      	adds	r3, #4
 8010df2:	4619      	mov	r1, r3
 8010df4:	4610      	mov	r0, r2
 8010df6:	f7fe fb36 	bl	800f466 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010dfa:	68bb      	ldr	r3, [r7, #8]
 8010dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dfe:	4b1b      	ldr	r3, [pc, #108]	; (8010e6c <xTaskIncrementTick+0x164>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e04:	429a      	cmp	r2, r3
 8010e06:	d3b8      	bcc.n	8010d7a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8010e08:	2301      	movs	r3, #1
 8010e0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010e0c:	e7b5      	b.n	8010d7a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010e0e:	4b17      	ldr	r3, [pc, #92]	; (8010e6c <xTaskIncrementTick+0x164>)
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e14:	4914      	ldr	r1, [pc, #80]	; (8010e68 <xTaskIncrementTick+0x160>)
 8010e16:	4613      	mov	r3, r2
 8010e18:	009b      	lsls	r3, r3, #2
 8010e1a:	4413      	add	r3, r2
 8010e1c:	009b      	lsls	r3, r3, #2
 8010e1e:	440b      	add	r3, r1
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	2b01      	cmp	r3, #1
 8010e24:	d907      	bls.n	8010e36 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8010e26:	2301      	movs	r3, #1
 8010e28:	617b      	str	r3, [r7, #20]
 8010e2a:	e004      	b.n	8010e36 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8010e2c:	4b10      	ldr	r3, [pc, #64]	; (8010e70 <xTaskIncrementTick+0x168>)
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	3301      	adds	r3, #1
 8010e32:	4a0f      	ldr	r2, [pc, #60]	; (8010e70 <xTaskIncrementTick+0x168>)
 8010e34:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010e36:	4b0f      	ldr	r3, [pc, #60]	; (8010e74 <xTaskIncrementTick+0x16c>)
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d001      	beq.n	8010e42 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8010e3e:	2301      	movs	r3, #1
 8010e40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010e42:	697b      	ldr	r3, [r7, #20]
}
 8010e44:	4618      	mov	r0, r3
 8010e46:	3718      	adds	r7, #24
 8010e48:	46bd      	mov	sp, r7
 8010e4a:	bd80      	pop	{r7, pc}
 8010e4c:	20007644 	.word	0x20007644
 8010e50:	20007620 	.word	0x20007620
 8010e54:	200075d4 	.word	0x200075d4
 8010e58:	200075d8 	.word	0x200075d8
 8010e5c:	20007634 	.word	0x20007634
 8010e60:	2000763c 	.word	0x2000763c
 8010e64:	20007624 	.word	0x20007624
 8010e68:	2000714c 	.word	0x2000714c
 8010e6c:	20007148 	.word	0x20007148
 8010e70:	2000762c 	.word	0x2000762c
 8010e74:	20007630 	.word	0x20007630

08010e78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010e78:	b480      	push	{r7}
 8010e7a:	b085      	sub	sp, #20
 8010e7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010e7e:	4b27      	ldr	r3, [pc, #156]	; (8010f1c <vTaskSwitchContext+0xa4>)
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d003      	beq.n	8010e8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010e86:	4b26      	ldr	r3, [pc, #152]	; (8010f20 <vTaskSwitchContext+0xa8>)
 8010e88:	2201      	movs	r2, #1
 8010e8a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010e8c:	e040      	b.n	8010f10 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8010e8e:	4b24      	ldr	r3, [pc, #144]	; (8010f20 <vTaskSwitchContext+0xa8>)
 8010e90:	2200      	movs	r2, #0
 8010e92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e94:	4b23      	ldr	r3, [pc, #140]	; (8010f24 <vTaskSwitchContext+0xac>)
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	60fb      	str	r3, [r7, #12]
 8010e9a:	e00f      	b.n	8010ebc <vTaskSwitchContext+0x44>
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d109      	bne.n	8010eb6 <vTaskSwitchContext+0x3e>
 8010ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ea6:	f383 8811 	msr	BASEPRI, r3
 8010eaa:	f3bf 8f6f 	isb	sy
 8010eae:	f3bf 8f4f 	dsb	sy
 8010eb2:	607b      	str	r3, [r7, #4]
 8010eb4:	e7fe      	b.n	8010eb4 <vTaskSwitchContext+0x3c>
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	3b01      	subs	r3, #1
 8010eba:	60fb      	str	r3, [r7, #12]
 8010ebc:	491a      	ldr	r1, [pc, #104]	; (8010f28 <vTaskSwitchContext+0xb0>)
 8010ebe:	68fa      	ldr	r2, [r7, #12]
 8010ec0:	4613      	mov	r3, r2
 8010ec2:	009b      	lsls	r3, r3, #2
 8010ec4:	4413      	add	r3, r2
 8010ec6:	009b      	lsls	r3, r3, #2
 8010ec8:	440b      	add	r3, r1
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d0e5      	beq.n	8010e9c <vTaskSwitchContext+0x24>
 8010ed0:	68fa      	ldr	r2, [r7, #12]
 8010ed2:	4613      	mov	r3, r2
 8010ed4:	009b      	lsls	r3, r3, #2
 8010ed6:	4413      	add	r3, r2
 8010ed8:	009b      	lsls	r3, r3, #2
 8010eda:	4a13      	ldr	r2, [pc, #76]	; (8010f28 <vTaskSwitchContext+0xb0>)
 8010edc:	4413      	add	r3, r2
 8010ede:	60bb      	str	r3, [r7, #8]
 8010ee0:	68bb      	ldr	r3, [r7, #8]
 8010ee2:	685b      	ldr	r3, [r3, #4]
 8010ee4:	685a      	ldr	r2, [r3, #4]
 8010ee6:	68bb      	ldr	r3, [r7, #8]
 8010ee8:	605a      	str	r2, [r3, #4]
 8010eea:	68bb      	ldr	r3, [r7, #8]
 8010eec:	685a      	ldr	r2, [r3, #4]
 8010eee:	68bb      	ldr	r3, [r7, #8]
 8010ef0:	3308      	adds	r3, #8
 8010ef2:	429a      	cmp	r2, r3
 8010ef4:	d104      	bne.n	8010f00 <vTaskSwitchContext+0x88>
 8010ef6:	68bb      	ldr	r3, [r7, #8]
 8010ef8:	685b      	ldr	r3, [r3, #4]
 8010efa:	685a      	ldr	r2, [r3, #4]
 8010efc:	68bb      	ldr	r3, [r7, #8]
 8010efe:	605a      	str	r2, [r3, #4]
 8010f00:	68bb      	ldr	r3, [r7, #8]
 8010f02:	685b      	ldr	r3, [r3, #4]
 8010f04:	68db      	ldr	r3, [r3, #12]
 8010f06:	4a09      	ldr	r2, [pc, #36]	; (8010f2c <vTaskSwitchContext+0xb4>)
 8010f08:	6013      	str	r3, [r2, #0]
 8010f0a:	4a06      	ldr	r2, [pc, #24]	; (8010f24 <vTaskSwitchContext+0xac>)
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	6013      	str	r3, [r2, #0]
}
 8010f10:	bf00      	nop
 8010f12:	3714      	adds	r7, #20
 8010f14:	46bd      	mov	sp, r7
 8010f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1a:	4770      	bx	lr
 8010f1c:	20007644 	.word	0x20007644
 8010f20:	20007630 	.word	0x20007630
 8010f24:	20007624 	.word	0x20007624
 8010f28:	2000714c 	.word	0x2000714c
 8010f2c:	20007148 	.word	0x20007148

08010f30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b084      	sub	sp, #16
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
 8010f38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d109      	bne.n	8010f54 <vTaskPlaceOnEventList+0x24>
 8010f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f44:	f383 8811 	msr	BASEPRI, r3
 8010f48:	f3bf 8f6f 	isb	sy
 8010f4c:	f3bf 8f4f 	dsb	sy
 8010f50:	60fb      	str	r3, [r7, #12]
 8010f52:	e7fe      	b.n	8010f52 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010f54:	4b07      	ldr	r3, [pc, #28]	; (8010f74 <vTaskPlaceOnEventList+0x44>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	3318      	adds	r3, #24
 8010f5a:	4619      	mov	r1, r3
 8010f5c:	6878      	ldr	r0, [r7, #4]
 8010f5e:	f7fe faa6 	bl	800f4ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010f62:	2101      	movs	r1, #1
 8010f64:	6838      	ldr	r0, [r7, #0]
 8010f66:	f000 fdd5 	bl	8011b14 <prvAddCurrentTaskToDelayedList>
}
 8010f6a:	bf00      	nop
 8010f6c:	3710      	adds	r7, #16
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	bd80      	pop	{r7, pc}
 8010f72:	bf00      	nop
 8010f74:	20007148 	.word	0x20007148

08010f78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010f78:	b580      	push	{r7, lr}
 8010f7a:	b086      	sub	sp, #24
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	60f8      	str	r0, [r7, #12]
 8010f80:	60b9      	str	r1, [r7, #8]
 8010f82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d109      	bne.n	8010f9e <vTaskPlaceOnEventListRestricted+0x26>
 8010f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f8e:	f383 8811 	msr	BASEPRI, r3
 8010f92:	f3bf 8f6f 	isb	sy
 8010f96:	f3bf 8f4f 	dsb	sy
 8010f9a:	617b      	str	r3, [r7, #20]
 8010f9c:	e7fe      	b.n	8010f9c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010f9e:	4b0a      	ldr	r3, [pc, #40]	; (8010fc8 <vTaskPlaceOnEventListRestricted+0x50>)
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	3318      	adds	r3, #24
 8010fa4:	4619      	mov	r1, r3
 8010fa6:	68f8      	ldr	r0, [r7, #12]
 8010fa8:	f7fe fa5d 	bl	800f466 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d002      	beq.n	8010fb8 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8010fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8010fb6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010fb8:	6879      	ldr	r1, [r7, #4]
 8010fba:	68b8      	ldr	r0, [r7, #8]
 8010fbc:	f000 fdaa 	bl	8011b14 <prvAddCurrentTaskToDelayedList>
	}
 8010fc0:	bf00      	nop
 8010fc2:	3718      	adds	r7, #24
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	bd80      	pop	{r7, pc}
 8010fc8:	20007148 	.word	0x20007148

08010fcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b086      	sub	sp, #24
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	68db      	ldr	r3, [r3, #12]
 8010fd8:	68db      	ldr	r3, [r3, #12]
 8010fda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010fdc:	693b      	ldr	r3, [r7, #16]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d109      	bne.n	8010ff6 <xTaskRemoveFromEventList+0x2a>
 8010fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fe6:	f383 8811 	msr	BASEPRI, r3
 8010fea:	f3bf 8f6f 	isb	sy
 8010fee:	f3bf 8f4f 	dsb	sy
 8010ff2:	60fb      	str	r3, [r7, #12]
 8010ff4:	e7fe      	b.n	8010ff4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010ff6:	693b      	ldr	r3, [r7, #16]
 8010ff8:	3318      	adds	r3, #24
 8010ffa:	4618      	mov	r0, r3
 8010ffc:	f7fe fa90 	bl	800f520 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011000:	4b1e      	ldr	r3, [pc, #120]	; (801107c <xTaskRemoveFromEventList+0xb0>)
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	2b00      	cmp	r3, #0
 8011006:	d11f      	bne.n	8011048 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011008:	693b      	ldr	r3, [r7, #16]
 801100a:	3304      	adds	r3, #4
 801100c:	4618      	mov	r0, r3
 801100e:	f7fe fa87 	bl	800f520 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011012:	693b      	ldr	r3, [r7, #16]
 8011014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011016:	4b1a      	ldr	r3, [pc, #104]	; (8011080 <xTaskRemoveFromEventList+0xb4>)
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	429a      	cmp	r2, r3
 801101c:	d903      	bls.n	8011026 <xTaskRemoveFromEventList+0x5a>
 801101e:	693b      	ldr	r3, [r7, #16]
 8011020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011022:	4a17      	ldr	r2, [pc, #92]	; (8011080 <xTaskRemoveFromEventList+0xb4>)
 8011024:	6013      	str	r3, [r2, #0]
 8011026:	693b      	ldr	r3, [r7, #16]
 8011028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801102a:	4613      	mov	r3, r2
 801102c:	009b      	lsls	r3, r3, #2
 801102e:	4413      	add	r3, r2
 8011030:	009b      	lsls	r3, r3, #2
 8011032:	4a14      	ldr	r2, [pc, #80]	; (8011084 <xTaskRemoveFromEventList+0xb8>)
 8011034:	441a      	add	r2, r3
 8011036:	693b      	ldr	r3, [r7, #16]
 8011038:	3304      	adds	r3, #4
 801103a:	4619      	mov	r1, r3
 801103c:	4610      	mov	r0, r2
 801103e:	f7fe fa12 	bl	800f466 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 8011042:	f000 f981 	bl	8011348 <prvResetNextTaskUnblockTime>
 8011046:	e005      	b.n	8011054 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011048:	693b      	ldr	r3, [r7, #16]
 801104a:	3318      	adds	r3, #24
 801104c:	4619      	mov	r1, r3
 801104e:	480e      	ldr	r0, [pc, #56]	; (8011088 <xTaskRemoveFromEventList+0xbc>)
 8011050:	f7fe fa09 	bl	800f466 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011054:	693b      	ldr	r3, [r7, #16]
 8011056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011058:	4b0c      	ldr	r3, [pc, #48]	; (801108c <xTaskRemoveFromEventList+0xc0>)
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801105e:	429a      	cmp	r2, r3
 8011060:	d905      	bls.n	801106e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011062:	2301      	movs	r3, #1
 8011064:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011066:	4b0a      	ldr	r3, [pc, #40]	; (8011090 <xTaskRemoveFromEventList+0xc4>)
 8011068:	2201      	movs	r2, #1
 801106a:	601a      	str	r2, [r3, #0]
 801106c:	e001      	b.n	8011072 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801106e:	2300      	movs	r3, #0
 8011070:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011072:	697b      	ldr	r3, [r7, #20]
}
 8011074:	4618      	mov	r0, r3
 8011076:	3718      	adds	r7, #24
 8011078:	46bd      	mov	sp, r7
 801107a:	bd80      	pop	{r7, pc}
 801107c:	20007644 	.word	0x20007644
 8011080:	20007624 	.word	0x20007624
 8011084:	2000714c 	.word	0x2000714c
 8011088:	200075dc 	.word	0x200075dc
 801108c:	20007148 	.word	0x20007148
 8011090:	20007630 	.word	0x20007630

08011094 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011094:	b480      	push	{r7}
 8011096:	b083      	sub	sp, #12
 8011098:	af00      	add	r7, sp, #0
 801109a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801109c:	4b06      	ldr	r3, [pc, #24]	; (80110b8 <vTaskInternalSetTimeOutState+0x24>)
 801109e:	681a      	ldr	r2, [r3, #0]
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80110a4:	4b05      	ldr	r3, [pc, #20]	; (80110bc <vTaskInternalSetTimeOutState+0x28>)
 80110a6:	681a      	ldr	r2, [r3, #0]
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	605a      	str	r2, [r3, #4]
}
 80110ac:	bf00      	nop
 80110ae:	370c      	adds	r7, #12
 80110b0:	46bd      	mov	sp, r7
 80110b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110b6:	4770      	bx	lr
 80110b8:	20007634 	.word	0x20007634
 80110bc:	20007620 	.word	0x20007620

080110c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b088      	sub	sp, #32
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
 80110c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d109      	bne.n	80110e4 <xTaskCheckForTimeOut+0x24>
 80110d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110d4:	f383 8811 	msr	BASEPRI, r3
 80110d8:	f3bf 8f6f 	isb	sy
 80110dc:	f3bf 8f4f 	dsb	sy
 80110e0:	613b      	str	r3, [r7, #16]
 80110e2:	e7fe      	b.n	80110e2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80110e4:	683b      	ldr	r3, [r7, #0]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d109      	bne.n	80110fe <xTaskCheckForTimeOut+0x3e>
 80110ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110ee:	f383 8811 	msr	BASEPRI, r3
 80110f2:	f3bf 8f6f 	isb	sy
 80110f6:	f3bf 8f4f 	dsb	sy
 80110fa:	60fb      	str	r3, [r7, #12]
 80110fc:	e7fe      	b.n	80110fc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80110fe:	f7fd fe95 	bl	800ee2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011102:	4b1d      	ldr	r3, [pc, #116]	; (8011178 <xTaskCheckForTimeOut+0xb8>)
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	685b      	ldr	r3, [r3, #4]
 801110c:	69ba      	ldr	r2, [r7, #24]
 801110e:	1ad3      	subs	r3, r2, r3
 8011110:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011112:	683b      	ldr	r3, [r7, #0]
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	f1b3 3fff 	cmp.w	r3, #4294967295
 801111a:	d102      	bne.n	8011122 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801111c:	2300      	movs	r3, #0
 801111e:	61fb      	str	r3, [r7, #28]
 8011120:	e023      	b.n	801116a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	681a      	ldr	r2, [r3, #0]
 8011126:	4b15      	ldr	r3, [pc, #84]	; (801117c <xTaskCheckForTimeOut+0xbc>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	429a      	cmp	r2, r3
 801112c:	d007      	beq.n	801113e <xTaskCheckForTimeOut+0x7e>
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	685b      	ldr	r3, [r3, #4]
 8011132:	69ba      	ldr	r2, [r7, #24]
 8011134:	429a      	cmp	r2, r3
 8011136:	d302      	bcc.n	801113e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011138:	2301      	movs	r3, #1
 801113a:	61fb      	str	r3, [r7, #28]
 801113c:	e015      	b.n	801116a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	697a      	ldr	r2, [r7, #20]
 8011144:	429a      	cmp	r2, r3
 8011146:	d20b      	bcs.n	8011160 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	681a      	ldr	r2, [r3, #0]
 801114c:	697b      	ldr	r3, [r7, #20]
 801114e:	1ad2      	subs	r2, r2, r3
 8011150:	683b      	ldr	r3, [r7, #0]
 8011152:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011154:	6878      	ldr	r0, [r7, #4]
 8011156:	f7ff ff9d 	bl	8011094 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801115a:	2300      	movs	r3, #0
 801115c:	61fb      	str	r3, [r7, #28]
 801115e:	e004      	b.n	801116a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8011160:	683b      	ldr	r3, [r7, #0]
 8011162:	2200      	movs	r2, #0
 8011164:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011166:	2301      	movs	r3, #1
 8011168:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801116a:	f7fd fe8d 	bl	800ee88 <vPortExitCritical>

	return xReturn;
 801116e:	69fb      	ldr	r3, [r7, #28]
}
 8011170:	4618      	mov	r0, r3
 8011172:	3720      	adds	r7, #32
 8011174:	46bd      	mov	sp, r7
 8011176:	bd80      	pop	{r7, pc}
 8011178:	20007620 	.word	0x20007620
 801117c:	20007634 	.word	0x20007634

08011180 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011180:	b480      	push	{r7}
 8011182:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011184:	4b03      	ldr	r3, [pc, #12]	; (8011194 <vTaskMissedYield+0x14>)
 8011186:	2201      	movs	r2, #1
 8011188:	601a      	str	r2, [r3, #0]
}
 801118a:	bf00      	nop
 801118c:	46bd      	mov	sp, r7
 801118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011192:	4770      	bx	lr
 8011194:	20007630 	.word	0x20007630

08011198 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b084      	sub	sp, #16
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80111a0:	f000 f878 	bl	8011294 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80111a4:	4b17      	ldr	r3, [pc, #92]	; (8011204 <prvIdleTask+0x6c>)
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	2b01      	cmp	r3, #1
 80111aa:	d907      	bls.n	80111bc <prvIdleTask+0x24>
			{
				taskYIELD();
 80111ac:	4b16      	ldr	r3, [pc, #88]	; (8011208 <prvIdleTask+0x70>)
 80111ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111b2:	601a      	str	r2, [r3, #0]
 80111b4:	f3bf 8f4f 	dsb	sy
 80111b8:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 80111bc:	f7ff fcc0 	bl	8010b40 <prvGetExpectedIdleTime>
 80111c0:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	2b01      	cmp	r3, #1
 80111c6:	d9eb      	bls.n	80111a0 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 80111c8:	f7ff fcac 	bl	8010b24 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 80111cc:	4b0f      	ldr	r3, [pc, #60]	; (801120c <prvIdleTask+0x74>)
 80111ce:	681a      	ldr	r2, [r3, #0]
 80111d0:	4b0f      	ldr	r3, [pc, #60]	; (8011210 <prvIdleTask+0x78>)
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	429a      	cmp	r2, r3
 80111d6:	d209      	bcs.n	80111ec <prvIdleTask+0x54>
 80111d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111dc:	f383 8811 	msr	BASEPRI, r3
 80111e0:	f3bf 8f6f 	isb	sy
 80111e4:	f3bf 8f4f 	dsb	sy
 80111e8:	60bb      	str	r3, [r7, #8]
 80111ea:	e7fe      	b.n	80111ea <prvIdleTask+0x52>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 80111ec:	f7ff fca8 	bl	8010b40 <prvGetExpectedIdleTime>
 80111f0:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	2b01      	cmp	r3, #1
 80111f6:	d902      	bls.n	80111fe <prvIdleTask+0x66>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 80111f8:	68f8      	ldr	r0, [r7, #12]
 80111fa:	f7f1 fc57 	bl	8002aac <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 80111fe:	f7ff fcd7 	bl	8010bb0 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 8011202:	e7cd      	b.n	80111a0 <prvIdleTask+0x8>
 8011204:	2000714c 	.word	0x2000714c
 8011208:	e000ed04 	.word	0xe000ed04
 801120c:	2000763c 	.word	0x2000763c
 8011210:	20007620 	.word	0x20007620

08011214 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011214:	b580      	push	{r7, lr}
 8011216:	b082      	sub	sp, #8
 8011218:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801121a:	2300      	movs	r3, #0
 801121c:	607b      	str	r3, [r7, #4]
 801121e:	e00c      	b.n	801123a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011220:	687a      	ldr	r2, [r7, #4]
 8011222:	4613      	mov	r3, r2
 8011224:	009b      	lsls	r3, r3, #2
 8011226:	4413      	add	r3, r2
 8011228:	009b      	lsls	r3, r3, #2
 801122a:	4a12      	ldr	r2, [pc, #72]	; (8011274 <prvInitialiseTaskLists+0x60>)
 801122c:	4413      	add	r3, r2
 801122e:	4618      	mov	r0, r3
 8011230:	f7fe f8ec 	bl	800f40c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	3301      	adds	r3, #1
 8011238:	607b      	str	r3, [r7, #4]
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	2b37      	cmp	r3, #55	; 0x37
 801123e:	d9ef      	bls.n	8011220 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011240:	480d      	ldr	r0, [pc, #52]	; (8011278 <prvInitialiseTaskLists+0x64>)
 8011242:	f7fe f8e3 	bl	800f40c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011246:	480d      	ldr	r0, [pc, #52]	; (801127c <prvInitialiseTaskLists+0x68>)
 8011248:	f7fe f8e0 	bl	800f40c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801124c:	480c      	ldr	r0, [pc, #48]	; (8011280 <prvInitialiseTaskLists+0x6c>)
 801124e:	f7fe f8dd 	bl	800f40c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011252:	480c      	ldr	r0, [pc, #48]	; (8011284 <prvInitialiseTaskLists+0x70>)
 8011254:	f7fe f8da 	bl	800f40c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011258:	480b      	ldr	r0, [pc, #44]	; (8011288 <prvInitialiseTaskLists+0x74>)
 801125a:	f7fe f8d7 	bl	800f40c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801125e:	4b0b      	ldr	r3, [pc, #44]	; (801128c <prvInitialiseTaskLists+0x78>)
 8011260:	4a05      	ldr	r2, [pc, #20]	; (8011278 <prvInitialiseTaskLists+0x64>)
 8011262:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011264:	4b0a      	ldr	r3, [pc, #40]	; (8011290 <prvInitialiseTaskLists+0x7c>)
 8011266:	4a05      	ldr	r2, [pc, #20]	; (801127c <prvInitialiseTaskLists+0x68>)
 8011268:	601a      	str	r2, [r3, #0]
}
 801126a:	bf00      	nop
 801126c:	3708      	adds	r7, #8
 801126e:	46bd      	mov	sp, r7
 8011270:	bd80      	pop	{r7, pc}
 8011272:	bf00      	nop
 8011274:	2000714c 	.word	0x2000714c
 8011278:	200075ac 	.word	0x200075ac
 801127c:	200075c0 	.word	0x200075c0
 8011280:	200075dc 	.word	0x200075dc
 8011284:	200075f0 	.word	0x200075f0
 8011288:	20007608 	.word	0x20007608
 801128c:	200075d4 	.word	0x200075d4
 8011290:	200075d8 	.word	0x200075d8

08011294 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011294:	b580      	push	{r7, lr}
 8011296:	b082      	sub	sp, #8
 8011298:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801129a:	e019      	b.n	80112d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801129c:	f7fd fdc6 	bl	800ee2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112a0:	4b0f      	ldr	r3, [pc, #60]	; (80112e0 <prvCheckTasksWaitingTermination+0x4c>)
 80112a2:	68db      	ldr	r3, [r3, #12]
 80112a4:	68db      	ldr	r3, [r3, #12]
 80112a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	3304      	adds	r3, #4
 80112ac:	4618      	mov	r0, r3
 80112ae:	f7fe f937 	bl	800f520 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80112b2:	4b0c      	ldr	r3, [pc, #48]	; (80112e4 <prvCheckTasksWaitingTermination+0x50>)
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	3b01      	subs	r3, #1
 80112b8:	4a0a      	ldr	r2, [pc, #40]	; (80112e4 <prvCheckTasksWaitingTermination+0x50>)
 80112ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80112bc:	4b0a      	ldr	r3, [pc, #40]	; (80112e8 <prvCheckTasksWaitingTermination+0x54>)
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	3b01      	subs	r3, #1
 80112c2:	4a09      	ldr	r2, [pc, #36]	; (80112e8 <prvCheckTasksWaitingTermination+0x54>)
 80112c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80112c6:	f7fd fddf 	bl	800ee88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80112ca:	6878      	ldr	r0, [r7, #4]
 80112cc:	f000 f80e 	bl	80112ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80112d0:	4b05      	ldr	r3, [pc, #20]	; (80112e8 <prvCheckTasksWaitingTermination+0x54>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d1e1      	bne.n	801129c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80112d8:	bf00      	nop
 80112da:	3708      	adds	r7, #8
 80112dc:	46bd      	mov	sp, r7
 80112de:	bd80      	pop	{r7, pc}
 80112e0:	200075f0 	.word	0x200075f0
 80112e4:	2000761c 	.word	0x2000761c
 80112e8:	20007604 	.word	0x20007604

080112ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80112ec:	b580      	push	{r7, lr}
 80112ee:	b084      	sub	sp, #16
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d108      	bne.n	8011310 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011302:	4618      	mov	r0, r3
 8011304:	f7fd ff6e 	bl	800f1e4 <vPortFree>
				vPortFree( pxTCB );
 8011308:	6878      	ldr	r0, [r7, #4]
 801130a:	f7fd ff6b 	bl	800f1e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801130e:	e017      	b.n	8011340 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8011316:	2b01      	cmp	r3, #1
 8011318:	d103      	bne.n	8011322 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801131a:	6878      	ldr	r0, [r7, #4]
 801131c:	f7fd ff62 	bl	800f1e4 <vPortFree>
	}
 8011320:	e00e      	b.n	8011340 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8011328:	2b02      	cmp	r3, #2
 801132a:	d009      	beq.n	8011340 <prvDeleteTCB+0x54>
 801132c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011330:	f383 8811 	msr	BASEPRI, r3
 8011334:	f3bf 8f6f 	isb	sy
 8011338:	f3bf 8f4f 	dsb	sy
 801133c:	60fb      	str	r3, [r7, #12]
 801133e:	e7fe      	b.n	801133e <prvDeleteTCB+0x52>
	}
 8011340:	bf00      	nop
 8011342:	3710      	adds	r7, #16
 8011344:	46bd      	mov	sp, r7
 8011346:	bd80      	pop	{r7, pc}

08011348 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011348:	b480      	push	{r7}
 801134a:	b083      	sub	sp, #12
 801134c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801134e:	4b0c      	ldr	r3, [pc, #48]	; (8011380 <prvResetNextTaskUnblockTime+0x38>)
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	2b00      	cmp	r3, #0
 8011356:	d104      	bne.n	8011362 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011358:	4b0a      	ldr	r3, [pc, #40]	; (8011384 <prvResetNextTaskUnblockTime+0x3c>)
 801135a:	f04f 32ff 	mov.w	r2, #4294967295
 801135e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011360:	e008      	b.n	8011374 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011362:	4b07      	ldr	r3, [pc, #28]	; (8011380 <prvResetNextTaskUnblockTime+0x38>)
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	68db      	ldr	r3, [r3, #12]
 8011368:	68db      	ldr	r3, [r3, #12]
 801136a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	685b      	ldr	r3, [r3, #4]
 8011370:	4a04      	ldr	r2, [pc, #16]	; (8011384 <prvResetNextTaskUnblockTime+0x3c>)
 8011372:	6013      	str	r3, [r2, #0]
}
 8011374:	bf00      	nop
 8011376:	370c      	adds	r7, #12
 8011378:	46bd      	mov	sp, r7
 801137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137e:	4770      	bx	lr
 8011380:	200075d4 	.word	0x200075d4
 8011384:	2000763c 	.word	0x2000763c

08011388 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8011388:	b480      	push	{r7}
 801138a:	b083      	sub	sp, #12
 801138c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801138e:	4b05      	ldr	r3, [pc, #20]	; (80113a4 <xTaskGetCurrentTaskHandle+0x1c>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	607b      	str	r3, [r7, #4]

		return xReturn;
 8011394:	687b      	ldr	r3, [r7, #4]
	}
 8011396:	4618      	mov	r0, r3
 8011398:	370c      	adds	r7, #12
 801139a:	46bd      	mov	sp, r7
 801139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113a0:	4770      	bx	lr
 80113a2:	bf00      	nop
 80113a4:	20007148 	.word	0x20007148

080113a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80113a8:	b480      	push	{r7}
 80113aa:	b083      	sub	sp, #12
 80113ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80113ae:	4b0b      	ldr	r3, [pc, #44]	; (80113dc <xTaskGetSchedulerState+0x34>)
 80113b0:	681b      	ldr	r3, [r3, #0]
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d102      	bne.n	80113bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80113b6:	2301      	movs	r3, #1
 80113b8:	607b      	str	r3, [r7, #4]
 80113ba:	e008      	b.n	80113ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80113bc:	4b08      	ldr	r3, [pc, #32]	; (80113e0 <xTaskGetSchedulerState+0x38>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d102      	bne.n	80113ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80113c4:	2302      	movs	r3, #2
 80113c6:	607b      	str	r3, [r7, #4]
 80113c8:	e001      	b.n	80113ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80113ca:	2300      	movs	r3, #0
 80113cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80113ce:	687b      	ldr	r3, [r7, #4]
	}
 80113d0:	4618      	mov	r0, r3
 80113d2:	370c      	adds	r7, #12
 80113d4:	46bd      	mov	sp, r7
 80113d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113da:	4770      	bx	lr
 80113dc:	20007628 	.word	0x20007628
 80113e0:	20007644 	.word	0x20007644

080113e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80113e4:	b580      	push	{r7, lr}
 80113e6:	b084      	sub	sp, #16
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80113f0:	2300      	movs	r3, #0
 80113f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d051      	beq.n	801149e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80113fa:	68bb      	ldr	r3, [r7, #8]
 80113fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113fe:	4b2a      	ldr	r3, [pc, #168]	; (80114a8 <xTaskPriorityInherit+0xc4>)
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011404:	429a      	cmp	r2, r3
 8011406:	d241      	bcs.n	801148c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011408:	68bb      	ldr	r3, [r7, #8]
 801140a:	699b      	ldr	r3, [r3, #24]
 801140c:	2b00      	cmp	r3, #0
 801140e:	db06      	blt.n	801141e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011410:	4b25      	ldr	r3, [pc, #148]	; (80114a8 <xTaskPriorityInherit+0xc4>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011416:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801141a:	68bb      	ldr	r3, [r7, #8]
 801141c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801141e:	68bb      	ldr	r3, [r7, #8]
 8011420:	6959      	ldr	r1, [r3, #20]
 8011422:	68bb      	ldr	r3, [r7, #8]
 8011424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011426:	4613      	mov	r3, r2
 8011428:	009b      	lsls	r3, r3, #2
 801142a:	4413      	add	r3, r2
 801142c:	009b      	lsls	r3, r3, #2
 801142e:	4a1f      	ldr	r2, [pc, #124]	; (80114ac <xTaskPriorityInherit+0xc8>)
 8011430:	4413      	add	r3, r2
 8011432:	4299      	cmp	r1, r3
 8011434:	d122      	bne.n	801147c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011436:	68bb      	ldr	r3, [r7, #8]
 8011438:	3304      	adds	r3, #4
 801143a:	4618      	mov	r0, r3
 801143c:	f7fe f870 	bl	800f520 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011440:	4b19      	ldr	r3, [pc, #100]	; (80114a8 <xTaskPriorityInherit+0xc4>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011446:	68bb      	ldr	r3, [r7, #8]
 8011448:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801144a:	68bb      	ldr	r3, [r7, #8]
 801144c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801144e:	4b18      	ldr	r3, [pc, #96]	; (80114b0 <xTaskPriorityInherit+0xcc>)
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	429a      	cmp	r2, r3
 8011454:	d903      	bls.n	801145e <xTaskPriorityInherit+0x7a>
 8011456:	68bb      	ldr	r3, [r7, #8]
 8011458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801145a:	4a15      	ldr	r2, [pc, #84]	; (80114b0 <xTaskPriorityInherit+0xcc>)
 801145c:	6013      	str	r3, [r2, #0]
 801145e:	68bb      	ldr	r3, [r7, #8]
 8011460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011462:	4613      	mov	r3, r2
 8011464:	009b      	lsls	r3, r3, #2
 8011466:	4413      	add	r3, r2
 8011468:	009b      	lsls	r3, r3, #2
 801146a:	4a10      	ldr	r2, [pc, #64]	; (80114ac <xTaskPriorityInherit+0xc8>)
 801146c:	441a      	add	r2, r3
 801146e:	68bb      	ldr	r3, [r7, #8]
 8011470:	3304      	adds	r3, #4
 8011472:	4619      	mov	r1, r3
 8011474:	4610      	mov	r0, r2
 8011476:	f7fd fff6 	bl	800f466 <vListInsertEnd>
 801147a:	e004      	b.n	8011486 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801147c:	4b0a      	ldr	r3, [pc, #40]	; (80114a8 <xTaskPriorityInherit+0xc4>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011482:	68bb      	ldr	r3, [r7, #8]
 8011484:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011486:	2301      	movs	r3, #1
 8011488:	60fb      	str	r3, [r7, #12]
 801148a:	e008      	b.n	801149e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801148c:	68bb      	ldr	r3, [r7, #8]
 801148e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011490:	4b05      	ldr	r3, [pc, #20]	; (80114a8 <xTaskPriorityInherit+0xc4>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011496:	429a      	cmp	r2, r3
 8011498:	d201      	bcs.n	801149e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801149a:	2301      	movs	r3, #1
 801149c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801149e:	68fb      	ldr	r3, [r7, #12]
	}
 80114a0:	4618      	mov	r0, r3
 80114a2:	3710      	adds	r7, #16
 80114a4:	46bd      	mov	sp, r7
 80114a6:	bd80      	pop	{r7, pc}
 80114a8:	20007148 	.word	0x20007148
 80114ac:	2000714c 	.word	0x2000714c
 80114b0:	20007624 	.word	0x20007624

080114b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b086      	sub	sp, #24
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80114c0:	2300      	movs	r3, #0
 80114c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d054      	beq.n	8011574 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80114ca:	4b2d      	ldr	r3, [pc, #180]	; (8011580 <xTaskPriorityDisinherit+0xcc>)
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	693a      	ldr	r2, [r7, #16]
 80114d0:	429a      	cmp	r2, r3
 80114d2:	d009      	beq.n	80114e8 <xTaskPriorityDisinherit+0x34>
 80114d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114d8:	f383 8811 	msr	BASEPRI, r3
 80114dc:	f3bf 8f6f 	isb	sy
 80114e0:	f3bf 8f4f 	dsb	sy
 80114e4:	60fb      	str	r3, [r7, #12]
 80114e6:	e7fe      	b.n	80114e6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80114e8:	693b      	ldr	r3, [r7, #16]
 80114ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d109      	bne.n	8011504 <xTaskPriorityDisinherit+0x50>
 80114f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114f4:	f383 8811 	msr	BASEPRI, r3
 80114f8:	f3bf 8f6f 	isb	sy
 80114fc:	f3bf 8f4f 	dsb	sy
 8011500:	60bb      	str	r3, [r7, #8]
 8011502:	e7fe      	b.n	8011502 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8011504:	693b      	ldr	r3, [r7, #16]
 8011506:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011508:	1e5a      	subs	r2, r3, #1
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801150e:	693b      	ldr	r3, [r7, #16]
 8011510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011512:	693b      	ldr	r3, [r7, #16]
 8011514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011516:	429a      	cmp	r2, r3
 8011518:	d02c      	beq.n	8011574 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801151a:	693b      	ldr	r3, [r7, #16]
 801151c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801151e:	2b00      	cmp	r3, #0
 8011520:	d128      	bne.n	8011574 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011522:	693b      	ldr	r3, [r7, #16]
 8011524:	3304      	adds	r3, #4
 8011526:	4618      	mov	r0, r3
 8011528:	f7fd fffa 	bl	800f520 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801152c:	693b      	ldr	r3, [r7, #16]
 801152e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011534:	693b      	ldr	r3, [r7, #16]
 8011536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011538:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801153c:	693b      	ldr	r3, [r7, #16]
 801153e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011540:	693b      	ldr	r3, [r7, #16]
 8011542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011544:	4b0f      	ldr	r3, [pc, #60]	; (8011584 <xTaskPriorityDisinherit+0xd0>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	429a      	cmp	r2, r3
 801154a:	d903      	bls.n	8011554 <xTaskPriorityDisinherit+0xa0>
 801154c:	693b      	ldr	r3, [r7, #16]
 801154e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011550:	4a0c      	ldr	r2, [pc, #48]	; (8011584 <xTaskPriorityDisinherit+0xd0>)
 8011552:	6013      	str	r3, [r2, #0]
 8011554:	693b      	ldr	r3, [r7, #16]
 8011556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011558:	4613      	mov	r3, r2
 801155a:	009b      	lsls	r3, r3, #2
 801155c:	4413      	add	r3, r2
 801155e:	009b      	lsls	r3, r3, #2
 8011560:	4a09      	ldr	r2, [pc, #36]	; (8011588 <xTaskPriorityDisinherit+0xd4>)
 8011562:	441a      	add	r2, r3
 8011564:	693b      	ldr	r3, [r7, #16]
 8011566:	3304      	adds	r3, #4
 8011568:	4619      	mov	r1, r3
 801156a:	4610      	mov	r0, r2
 801156c:	f7fd ff7b 	bl	800f466 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011570:	2301      	movs	r3, #1
 8011572:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011574:	697b      	ldr	r3, [r7, #20]
	}
 8011576:	4618      	mov	r0, r3
 8011578:	3718      	adds	r7, #24
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}
 801157e:	bf00      	nop
 8011580:	20007148 	.word	0x20007148
 8011584:	20007624 	.word	0x20007624
 8011588:	2000714c 	.word	0x2000714c

0801158c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801158c:	b580      	push	{r7, lr}
 801158e:	b088      	sub	sp, #32
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
 8011594:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801159a:	2301      	movs	r3, #1
 801159c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d068      	beq.n	8011676 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80115a4:	69bb      	ldr	r3, [r7, #24]
 80115a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d109      	bne.n	80115c0 <vTaskPriorityDisinheritAfterTimeout+0x34>
 80115ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115b0:	f383 8811 	msr	BASEPRI, r3
 80115b4:	f3bf 8f6f 	isb	sy
 80115b8:	f3bf 8f4f 	dsb	sy
 80115bc:	60fb      	str	r3, [r7, #12]
 80115be:	e7fe      	b.n	80115be <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80115c0:	69bb      	ldr	r3, [r7, #24]
 80115c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115c4:	683a      	ldr	r2, [r7, #0]
 80115c6:	429a      	cmp	r2, r3
 80115c8:	d902      	bls.n	80115d0 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80115ca:	683b      	ldr	r3, [r7, #0]
 80115cc:	61fb      	str	r3, [r7, #28]
 80115ce:	e002      	b.n	80115d6 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80115d0:	69bb      	ldr	r3, [r7, #24]
 80115d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115d4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80115d6:	69bb      	ldr	r3, [r7, #24]
 80115d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115da:	69fa      	ldr	r2, [r7, #28]
 80115dc:	429a      	cmp	r2, r3
 80115de:	d04a      	beq.n	8011676 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80115e0:	69bb      	ldr	r3, [r7, #24]
 80115e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80115e4:	697a      	ldr	r2, [r7, #20]
 80115e6:	429a      	cmp	r2, r3
 80115e8:	d145      	bne.n	8011676 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80115ea:	4b25      	ldr	r3, [pc, #148]	; (8011680 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	69ba      	ldr	r2, [r7, #24]
 80115f0:	429a      	cmp	r2, r3
 80115f2:	d109      	bne.n	8011608 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 80115f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115f8:	f383 8811 	msr	BASEPRI, r3
 80115fc:	f3bf 8f6f 	isb	sy
 8011600:	f3bf 8f4f 	dsb	sy
 8011604:	60bb      	str	r3, [r7, #8]
 8011606:	e7fe      	b.n	8011606 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011608:	69bb      	ldr	r3, [r7, #24]
 801160a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801160c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801160e:	69bb      	ldr	r3, [r7, #24]
 8011610:	69fa      	ldr	r2, [r7, #28]
 8011612:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011614:	69bb      	ldr	r3, [r7, #24]
 8011616:	699b      	ldr	r3, [r3, #24]
 8011618:	2b00      	cmp	r3, #0
 801161a:	db04      	blt.n	8011626 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801161c:	69fb      	ldr	r3, [r7, #28]
 801161e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011622:	69bb      	ldr	r3, [r7, #24]
 8011624:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011626:	69bb      	ldr	r3, [r7, #24]
 8011628:	6959      	ldr	r1, [r3, #20]
 801162a:	693a      	ldr	r2, [r7, #16]
 801162c:	4613      	mov	r3, r2
 801162e:	009b      	lsls	r3, r3, #2
 8011630:	4413      	add	r3, r2
 8011632:	009b      	lsls	r3, r3, #2
 8011634:	4a13      	ldr	r2, [pc, #76]	; (8011684 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8011636:	4413      	add	r3, r2
 8011638:	4299      	cmp	r1, r3
 801163a:	d11c      	bne.n	8011676 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801163c:	69bb      	ldr	r3, [r7, #24]
 801163e:	3304      	adds	r3, #4
 8011640:	4618      	mov	r0, r3
 8011642:	f7fd ff6d 	bl	800f520 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011646:	69bb      	ldr	r3, [r7, #24]
 8011648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801164a:	4b0f      	ldr	r3, [pc, #60]	; (8011688 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	429a      	cmp	r2, r3
 8011650:	d903      	bls.n	801165a <vTaskPriorityDisinheritAfterTimeout+0xce>
 8011652:	69bb      	ldr	r3, [r7, #24]
 8011654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011656:	4a0c      	ldr	r2, [pc, #48]	; (8011688 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011658:	6013      	str	r3, [r2, #0]
 801165a:	69bb      	ldr	r3, [r7, #24]
 801165c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801165e:	4613      	mov	r3, r2
 8011660:	009b      	lsls	r3, r3, #2
 8011662:	4413      	add	r3, r2
 8011664:	009b      	lsls	r3, r3, #2
 8011666:	4a07      	ldr	r2, [pc, #28]	; (8011684 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8011668:	441a      	add	r2, r3
 801166a:	69bb      	ldr	r3, [r7, #24]
 801166c:	3304      	adds	r3, #4
 801166e:	4619      	mov	r1, r3
 8011670:	4610      	mov	r0, r2
 8011672:	f7fd fef8 	bl	800f466 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011676:	bf00      	nop
 8011678:	3720      	adds	r7, #32
 801167a:	46bd      	mov	sp, r7
 801167c:	bd80      	pop	{r7, pc}
 801167e:	bf00      	nop
 8011680:	20007148 	.word	0x20007148
 8011684:	2000714c 	.word	0x2000714c
 8011688:	20007624 	.word	0x20007624

0801168c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801168c:	b480      	push	{r7}
 801168e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011690:	4b07      	ldr	r3, [pc, #28]	; (80116b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d004      	beq.n	80116a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011698:	4b05      	ldr	r3, [pc, #20]	; (80116b0 <pvTaskIncrementMutexHeldCount+0x24>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801169e:	3201      	adds	r2, #1
 80116a0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80116a2:	4b03      	ldr	r3, [pc, #12]	; (80116b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80116a4:	681b      	ldr	r3, [r3, #0]
	}
 80116a6:	4618      	mov	r0, r3
 80116a8:	46bd      	mov	sp, r7
 80116aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ae:	4770      	bx	lr
 80116b0:	20007148 	.word	0x20007148

080116b4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b084      	sub	sp, #16
 80116b8:	af00      	add	r7, sp, #0
 80116ba:	6078      	str	r0, [r7, #4]
 80116bc:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80116be:	f7fd fbb5 	bl	800ee2c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80116c2:	4b1e      	ldr	r3, [pc, #120]	; (801173c <ulTaskNotifyTake+0x88>)
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d113      	bne.n	80116f4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80116cc:	4b1b      	ldr	r3, [pc, #108]	; (801173c <ulTaskNotifyTake+0x88>)
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	2201      	movs	r2, #1
 80116d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80116d6:	683b      	ldr	r3, [r7, #0]
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d00b      	beq.n	80116f4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80116dc:	2101      	movs	r1, #1
 80116de:	6838      	ldr	r0, [r7, #0]
 80116e0:	f000 fa18 	bl	8011b14 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80116e4:	4b16      	ldr	r3, [pc, #88]	; (8011740 <ulTaskNotifyTake+0x8c>)
 80116e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80116ea:	601a      	str	r2, [r3, #0]
 80116ec:	f3bf 8f4f 	dsb	sy
 80116f0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80116f4:	f7fd fbc8 	bl	800ee88 <vPortExitCritical>

		taskENTER_CRITICAL();
 80116f8:	f7fd fb98 	bl	800ee2c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80116fc:	4b0f      	ldr	r3, [pc, #60]	; (801173c <ulTaskNotifyTake+0x88>)
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011702:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d00c      	beq.n	8011724 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	2b00      	cmp	r3, #0
 801170e:	d004      	beq.n	801171a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011710:	4b0a      	ldr	r3, [pc, #40]	; (801173c <ulTaskNotifyTake+0x88>)
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	2200      	movs	r2, #0
 8011716:	655a      	str	r2, [r3, #84]	; 0x54
 8011718:	e004      	b.n	8011724 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 801171a:	4b08      	ldr	r3, [pc, #32]	; (801173c <ulTaskNotifyTake+0x88>)
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	68fa      	ldr	r2, [r7, #12]
 8011720:	3a01      	subs	r2, #1
 8011722:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011724:	4b05      	ldr	r3, [pc, #20]	; (801173c <ulTaskNotifyTake+0x88>)
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	2200      	movs	r2, #0
 801172a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 801172e:	f7fd fbab 	bl	800ee88 <vPortExitCritical>

		return ulReturn;
 8011732:	68fb      	ldr	r3, [r7, #12]
	}
 8011734:	4618      	mov	r0, r3
 8011736:	3710      	adds	r7, #16
 8011738:	46bd      	mov	sp, r7
 801173a:	bd80      	pop	{r7, pc}
 801173c:	20007148 	.word	0x20007148
 8011740:	e000ed04 	.word	0xe000ed04

08011744 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8011744:	b580      	push	{r7, lr}
 8011746:	b086      	sub	sp, #24
 8011748:	af00      	add	r7, sp, #0
 801174a:	60f8      	str	r0, [r7, #12]
 801174c:	60b9      	str	r1, [r7, #8]
 801174e:	607a      	str	r2, [r7, #4]
 8011750:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8011752:	f7fd fb6b 	bl	800ee2c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8011756:	4b26      	ldr	r3, [pc, #152]	; (80117f0 <xTaskNotifyWait+0xac>)
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 801175e:	b2db      	uxtb	r3, r3
 8011760:	2b02      	cmp	r3, #2
 8011762:	d01a      	beq.n	801179a <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8011764:	4b22      	ldr	r3, [pc, #136]	; (80117f0 <xTaskNotifyWait+0xac>)
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	6d59      	ldr	r1, [r3, #84]	; 0x54
 801176a:	68fa      	ldr	r2, [r7, #12]
 801176c:	43d2      	mvns	r2, r2
 801176e:	400a      	ands	r2, r1
 8011770:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011772:	4b1f      	ldr	r3, [pc, #124]	; (80117f0 <xTaskNotifyWait+0xac>)
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	2201      	movs	r2, #1
 8011778:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 801177c:	683b      	ldr	r3, [r7, #0]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d00b      	beq.n	801179a <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011782:	2101      	movs	r1, #1
 8011784:	6838      	ldr	r0, [r7, #0]
 8011786:	f000 f9c5 	bl	8011b14 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801178a:	4b1a      	ldr	r3, [pc, #104]	; (80117f4 <xTaskNotifyWait+0xb0>)
 801178c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011790:	601a      	str	r2, [r3, #0]
 8011792:	f3bf 8f4f 	dsb	sy
 8011796:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801179a:	f7fd fb75 	bl	800ee88 <vPortExitCritical>

		taskENTER_CRITICAL();
 801179e:	f7fd fb45 	bl	800ee2c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d004      	beq.n	80117b2 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80117a8:	4b11      	ldr	r3, [pc, #68]	; (80117f0 <xTaskNotifyWait+0xac>)
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80117b2:	4b0f      	ldr	r3, [pc, #60]	; (80117f0 <xTaskNotifyWait+0xac>)
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80117ba:	b2db      	uxtb	r3, r3
 80117bc:	2b02      	cmp	r3, #2
 80117be:	d002      	beq.n	80117c6 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80117c0:	2300      	movs	r3, #0
 80117c2:	617b      	str	r3, [r7, #20]
 80117c4:	e008      	b.n	80117d8 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80117c6:	4b0a      	ldr	r3, [pc, #40]	; (80117f0 <xTaskNotifyWait+0xac>)
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80117cc:	68ba      	ldr	r2, [r7, #8]
 80117ce:	43d2      	mvns	r2, r2
 80117d0:	400a      	ands	r2, r1
 80117d2:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 80117d4:	2301      	movs	r3, #1
 80117d6:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80117d8:	4b05      	ldr	r3, [pc, #20]	; (80117f0 <xTaskNotifyWait+0xac>)
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	2200      	movs	r2, #0
 80117de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 80117e2:	f7fd fb51 	bl	800ee88 <vPortExitCritical>

		return xReturn;
 80117e6:	697b      	ldr	r3, [r7, #20]
	}
 80117e8:	4618      	mov	r0, r3
 80117ea:	3718      	adds	r7, #24
 80117ec:	46bd      	mov	sp, r7
 80117ee:	bd80      	pop	{r7, pc}
 80117f0:	20007148 	.word	0x20007148
 80117f4:	e000ed04 	.word	0xe000ed04

080117f8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b08a      	sub	sp, #40	; 0x28
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	60f8      	str	r0, [r7, #12]
 8011800:	60b9      	str	r1, [r7, #8]
 8011802:	603b      	str	r3, [r7, #0]
 8011804:	4613      	mov	r3, r2
 8011806:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011808:	2301      	movs	r3, #1
 801180a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d109      	bne.n	8011826 <xTaskGenericNotify+0x2e>
 8011812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011816:	f383 8811 	msr	BASEPRI, r3
 801181a:	f3bf 8f6f 	isb	sy
 801181e:	f3bf 8f4f 	dsb	sy
 8011822:	61bb      	str	r3, [r7, #24]
 8011824:	e7fe      	b.n	8011824 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801182a:	f7fd faff 	bl	800ee2c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801182e:	683b      	ldr	r3, [r7, #0]
 8011830:	2b00      	cmp	r3, #0
 8011832:	d003      	beq.n	801183c <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011834:	6a3b      	ldr	r3, [r7, #32]
 8011836:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011838:	683b      	ldr	r3, [r7, #0]
 801183a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801183c:	6a3b      	ldr	r3, [r7, #32]
 801183e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8011842:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011844:	6a3b      	ldr	r3, [r7, #32]
 8011846:	2202      	movs	r2, #2
 8011848:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 801184c:	79fb      	ldrb	r3, [r7, #7]
 801184e:	2b04      	cmp	r3, #4
 8011850:	d827      	bhi.n	80118a2 <xTaskGenericNotify+0xaa>
 8011852:	a201      	add	r2, pc, #4	; (adr r2, 8011858 <xTaskGenericNotify+0x60>)
 8011854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011858:	080118c1 	.word	0x080118c1
 801185c:	0801186d 	.word	0x0801186d
 8011860:	0801187b 	.word	0x0801187b
 8011864:	08011887 	.word	0x08011887
 8011868:	0801188f 	.word	0x0801188f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801186c:	6a3b      	ldr	r3, [r7, #32]
 801186e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011870:	68bb      	ldr	r3, [r7, #8]
 8011872:	431a      	orrs	r2, r3
 8011874:	6a3b      	ldr	r3, [r7, #32]
 8011876:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011878:	e025      	b.n	80118c6 <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801187a:	6a3b      	ldr	r3, [r7, #32]
 801187c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801187e:	1c5a      	adds	r2, r3, #1
 8011880:	6a3b      	ldr	r3, [r7, #32]
 8011882:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011884:	e01f      	b.n	80118c6 <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011886:	6a3b      	ldr	r3, [r7, #32]
 8011888:	68ba      	ldr	r2, [r7, #8]
 801188a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 801188c:	e01b      	b.n	80118c6 <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801188e:	7ffb      	ldrb	r3, [r7, #31]
 8011890:	2b02      	cmp	r3, #2
 8011892:	d003      	beq.n	801189c <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011894:	6a3b      	ldr	r3, [r7, #32]
 8011896:	68ba      	ldr	r2, [r7, #8]
 8011898:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801189a:	e014      	b.n	80118c6 <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 801189c:	2300      	movs	r3, #0
 801189e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80118a0:	e011      	b.n	80118c6 <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80118a2:	6a3b      	ldr	r3, [r7, #32]
 80118a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80118a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118aa:	d00b      	beq.n	80118c4 <xTaskGenericNotify+0xcc>
 80118ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118b0:	f383 8811 	msr	BASEPRI, r3
 80118b4:	f3bf 8f6f 	isb	sy
 80118b8:	f3bf 8f4f 	dsb	sy
 80118bc:	617b      	str	r3, [r7, #20]
 80118be:	e7fe      	b.n	80118be <xTaskGenericNotify+0xc6>
					break;
 80118c0:	bf00      	nop
 80118c2:	e000      	b.n	80118c6 <xTaskGenericNotify+0xce>

					break;
 80118c4:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80118c6:	7ffb      	ldrb	r3, [r7, #31]
 80118c8:	2b01      	cmp	r3, #1
 80118ca:	d13b      	bne.n	8011944 <xTaskGenericNotify+0x14c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80118cc:	6a3b      	ldr	r3, [r7, #32]
 80118ce:	3304      	adds	r3, #4
 80118d0:	4618      	mov	r0, r3
 80118d2:	f7fd fe25 	bl	800f520 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80118d6:	6a3b      	ldr	r3, [r7, #32]
 80118d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118da:	4b1e      	ldr	r3, [pc, #120]	; (8011954 <xTaskGenericNotify+0x15c>)
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	429a      	cmp	r2, r3
 80118e0:	d903      	bls.n	80118ea <xTaskGenericNotify+0xf2>
 80118e2:	6a3b      	ldr	r3, [r7, #32]
 80118e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118e6:	4a1b      	ldr	r2, [pc, #108]	; (8011954 <xTaskGenericNotify+0x15c>)
 80118e8:	6013      	str	r3, [r2, #0]
 80118ea:	6a3b      	ldr	r3, [r7, #32]
 80118ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ee:	4613      	mov	r3, r2
 80118f0:	009b      	lsls	r3, r3, #2
 80118f2:	4413      	add	r3, r2
 80118f4:	009b      	lsls	r3, r3, #2
 80118f6:	4a18      	ldr	r2, [pc, #96]	; (8011958 <xTaskGenericNotify+0x160>)
 80118f8:	441a      	add	r2, r3
 80118fa:	6a3b      	ldr	r3, [r7, #32]
 80118fc:	3304      	adds	r3, #4
 80118fe:	4619      	mov	r1, r3
 8011900:	4610      	mov	r0, r2
 8011902:	f7fd fdb0 	bl	800f466 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011906:	6a3b      	ldr	r3, [r7, #32]
 8011908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801190a:	2b00      	cmp	r3, #0
 801190c:	d009      	beq.n	8011922 <xTaskGenericNotify+0x12a>
 801190e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011912:	f383 8811 	msr	BASEPRI, r3
 8011916:	f3bf 8f6f 	isb	sy
 801191a:	f3bf 8f4f 	dsb	sy
 801191e:	613b      	str	r3, [r7, #16]
 8011920:	e7fe      	b.n	8011920 <xTaskGenericNotify+0x128>
					the tick count equals xNextTaskUnblockTime.  However if
					tickless idling is used it might be more important to enter
					sleep mode at the earliest possible time - so reset
					xNextTaskUnblockTime here to ensure it is updated at the
					earliest possible time. */
					prvResetNextTaskUnblockTime();
 8011922:	f7ff fd11 	bl	8011348 <prvResetNextTaskUnblockTime>
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011926:	6a3b      	ldr	r3, [r7, #32]
 8011928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801192a:	4b0c      	ldr	r3, [pc, #48]	; (801195c <xTaskGenericNotify+0x164>)
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011930:	429a      	cmp	r2, r3
 8011932:	d907      	bls.n	8011944 <xTaskGenericNotify+0x14c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8011934:	4b0a      	ldr	r3, [pc, #40]	; (8011960 <xTaskGenericNotify+0x168>)
 8011936:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801193a:	601a      	str	r2, [r3, #0]
 801193c:	f3bf 8f4f 	dsb	sy
 8011940:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011944:	f7fd faa0 	bl	800ee88 <vPortExitCritical>

		return xReturn;
 8011948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 801194a:	4618      	mov	r0, r3
 801194c:	3728      	adds	r7, #40	; 0x28
 801194e:	46bd      	mov	sp, r7
 8011950:	bd80      	pop	{r7, pc}
 8011952:	bf00      	nop
 8011954:	20007624 	.word	0x20007624
 8011958:	2000714c 	.word	0x2000714c
 801195c:	20007148 	.word	0x20007148
 8011960:	e000ed04 	.word	0xe000ed04

08011964 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011964:	b580      	push	{r7, lr}
 8011966:	b08e      	sub	sp, #56	; 0x38
 8011968:	af00      	add	r7, sp, #0
 801196a:	60f8      	str	r0, [r7, #12]
 801196c:	60b9      	str	r1, [r7, #8]
 801196e:	603b      	str	r3, [r7, #0]
 8011970:	4613      	mov	r3, r2
 8011972:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011974:	2301      	movs	r3, #1
 8011976:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d109      	bne.n	8011992 <xTaskGenericNotifyFromISR+0x2e>
 801197e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011982:	f383 8811 	msr	BASEPRI, r3
 8011986:	f3bf 8f6f 	isb	sy
 801198a:	f3bf 8f4f 	dsb	sy
 801198e:	627b      	str	r3, [r7, #36]	; 0x24
 8011990:	e7fe      	b.n	8011990 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011992:	f7fd fb27 	bl	800efe4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8011996:	68fb      	ldr	r3, [r7, #12]
 8011998:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 801199a:	f3ef 8211 	mrs	r2, BASEPRI
 801199e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119a2:	f383 8811 	msr	BASEPRI, r3
 80119a6:	f3bf 8f6f 	isb	sy
 80119aa:	f3bf 8f4f 	dsb	sy
 80119ae:	623a      	str	r2, [r7, #32]
 80119b0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80119b2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80119b4:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d003      	beq.n	80119c4 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80119bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80119c0:	683b      	ldr	r3, [r7, #0]
 80119c2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80119c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119c6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80119ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80119ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119d0:	2202      	movs	r2, #2
 80119d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 80119d6:	79fb      	ldrb	r3, [r7, #7]
 80119d8:	2b04      	cmp	r3, #4
 80119da:	d829      	bhi.n	8011a30 <xTaskGenericNotifyFromISR+0xcc>
 80119dc:	a201      	add	r2, pc, #4	; (adr r2, 80119e4 <xTaskGenericNotifyFromISR+0x80>)
 80119de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119e2:	bf00      	nop
 80119e4:	08011a4f 	.word	0x08011a4f
 80119e8:	080119f9 	.word	0x080119f9
 80119ec:	08011a07 	.word	0x08011a07
 80119f0:	08011a13 	.word	0x08011a13
 80119f4:	08011a1b 	.word	0x08011a1b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80119f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80119fc:	68bb      	ldr	r3, [r7, #8]
 80119fe:	431a      	orrs	r2, r3
 8011a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a02:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011a04:	e026      	b.n	8011a54 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a0a:	1c5a      	adds	r2, r3, #1
 8011a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a0e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011a10:	e020      	b.n	8011a54 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a14:	68ba      	ldr	r2, [r7, #8]
 8011a16:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8011a18:	e01c      	b.n	8011a54 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011a1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011a1e:	2b02      	cmp	r3, #2
 8011a20:	d003      	beq.n	8011a2a <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a24:	68ba      	ldr	r2, [r7, #8]
 8011a26:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011a28:	e014      	b.n	8011a54 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 8011a2a:	2300      	movs	r3, #0
 8011a2c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8011a2e:	e011      	b.n	8011a54 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a38:	d00b      	beq.n	8011a52 <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 8011a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a3e:	f383 8811 	msr	BASEPRI, r3
 8011a42:	f3bf 8f6f 	isb	sy
 8011a46:	f3bf 8f4f 	dsb	sy
 8011a4a:	61bb      	str	r3, [r7, #24]
 8011a4c:	e7fe      	b.n	8011a4c <xTaskGenericNotifyFromISR+0xe8>
					break;
 8011a4e:	bf00      	nop
 8011a50:	e000      	b.n	8011a54 <xTaskGenericNotifyFromISR+0xf0>
					break;
 8011a52:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011a54:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011a58:	2b01      	cmp	r3, #1
 8011a5a:	d145      	bne.n	8011ae8 <xTaskGenericNotifyFromISR+0x184>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d009      	beq.n	8011a78 <xTaskGenericNotifyFromISR+0x114>
 8011a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a68:	f383 8811 	msr	BASEPRI, r3
 8011a6c:	f3bf 8f6f 	isb	sy
 8011a70:	f3bf 8f4f 	dsb	sy
 8011a74:	617b      	str	r3, [r7, #20]
 8011a76:	e7fe      	b.n	8011a76 <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011a78:	4b20      	ldr	r3, [pc, #128]	; (8011afc <xTaskGenericNotifyFromISR+0x198>)
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d11d      	bne.n	8011abc <xTaskGenericNotifyFromISR+0x158>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a82:	3304      	adds	r3, #4
 8011a84:	4618      	mov	r0, r3
 8011a86:	f7fd fd4b 	bl	800f520 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a8e:	4b1c      	ldr	r3, [pc, #112]	; (8011b00 <xTaskGenericNotifyFromISR+0x19c>)
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	429a      	cmp	r2, r3
 8011a94:	d903      	bls.n	8011a9e <xTaskGenericNotifyFromISR+0x13a>
 8011a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a9a:	4a19      	ldr	r2, [pc, #100]	; (8011b00 <xTaskGenericNotifyFromISR+0x19c>)
 8011a9c:	6013      	str	r3, [r2, #0]
 8011a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011aa2:	4613      	mov	r3, r2
 8011aa4:	009b      	lsls	r3, r3, #2
 8011aa6:	4413      	add	r3, r2
 8011aa8:	009b      	lsls	r3, r3, #2
 8011aaa:	4a16      	ldr	r2, [pc, #88]	; (8011b04 <xTaskGenericNotifyFromISR+0x1a0>)
 8011aac:	441a      	add	r2, r3
 8011aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ab0:	3304      	adds	r3, #4
 8011ab2:	4619      	mov	r1, r3
 8011ab4:	4610      	mov	r0, r2
 8011ab6:	f7fd fcd6 	bl	800f466 <vListInsertEnd>
 8011aba:	e005      	b.n	8011ac8 <xTaskGenericNotifyFromISR+0x164>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8011abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011abe:	3318      	adds	r3, #24
 8011ac0:	4619      	mov	r1, r3
 8011ac2:	4811      	ldr	r0, [pc, #68]	; (8011b08 <xTaskGenericNotifyFromISR+0x1a4>)
 8011ac4:	f7fd fccf 	bl	800f466 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011acc:	4b0f      	ldr	r3, [pc, #60]	; (8011b0c <xTaskGenericNotifyFromISR+0x1a8>)
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ad2:	429a      	cmp	r2, r3
 8011ad4:	d908      	bls.n	8011ae8 <xTaskGenericNotifyFromISR+0x184>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8011ad6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d002      	beq.n	8011ae2 <xTaskGenericNotifyFromISR+0x17e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011ade:	2201      	movs	r2, #1
 8011ae0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8011ae2:	4b0b      	ldr	r3, [pc, #44]	; (8011b10 <xTaskGenericNotifyFromISR+0x1ac>)
 8011ae4:	2201      	movs	r2, #1
 8011ae6:	601a      	str	r2, [r3, #0]
 8011ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aea:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011aec:	693b      	ldr	r3, [r7, #16]
 8011aee:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8011af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8011af4:	4618      	mov	r0, r3
 8011af6:	3738      	adds	r7, #56	; 0x38
 8011af8:	46bd      	mov	sp, r7
 8011afa:	bd80      	pop	{r7, pc}
 8011afc:	20007644 	.word	0x20007644
 8011b00:	20007624 	.word	0x20007624
 8011b04:	2000714c 	.word	0x2000714c
 8011b08:	200075dc 	.word	0x200075dc
 8011b0c:	20007148 	.word	0x20007148
 8011b10:	20007630 	.word	0x20007630

08011b14 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011b14:	b580      	push	{r7, lr}
 8011b16:	b084      	sub	sp, #16
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
 8011b1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011b1e:	4b21      	ldr	r3, [pc, #132]	; (8011ba4 <prvAddCurrentTaskToDelayedList+0x90>)
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011b24:	4b20      	ldr	r3, [pc, #128]	; (8011ba8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	3304      	adds	r3, #4
 8011b2a:	4618      	mov	r0, r3
 8011b2c:	f7fd fcf8 	bl	800f520 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b36:	d10a      	bne.n	8011b4e <prvAddCurrentTaskToDelayedList+0x3a>
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d007      	beq.n	8011b4e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b3e:	4b1a      	ldr	r3, [pc, #104]	; (8011ba8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	3304      	adds	r3, #4
 8011b44:	4619      	mov	r1, r3
 8011b46:	4819      	ldr	r0, [pc, #100]	; (8011bac <prvAddCurrentTaskToDelayedList+0x98>)
 8011b48:	f7fd fc8d 	bl	800f466 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011b4c:	e026      	b.n	8011b9c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011b4e:	68fa      	ldr	r2, [r7, #12]
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	4413      	add	r3, r2
 8011b54:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011b56:	4b14      	ldr	r3, [pc, #80]	; (8011ba8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	68ba      	ldr	r2, [r7, #8]
 8011b5c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011b5e:	68ba      	ldr	r2, [r7, #8]
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	429a      	cmp	r2, r3
 8011b64:	d209      	bcs.n	8011b7a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b66:	4b12      	ldr	r3, [pc, #72]	; (8011bb0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011b68:	681a      	ldr	r2, [r3, #0]
 8011b6a:	4b0f      	ldr	r3, [pc, #60]	; (8011ba8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	3304      	adds	r3, #4
 8011b70:	4619      	mov	r1, r3
 8011b72:	4610      	mov	r0, r2
 8011b74:	f7fd fc9b 	bl	800f4ae <vListInsert>
}
 8011b78:	e010      	b.n	8011b9c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b7a:	4b0e      	ldr	r3, [pc, #56]	; (8011bb4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011b7c:	681a      	ldr	r2, [r3, #0]
 8011b7e:	4b0a      	ldr	r3, [pc, #40]	; (8011ba8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	3304      	adds	r3, #4
 8011b84:	4619      	mov	r1, r3
 8011b86:	4610      	mov	r0, r2
 8011b88:	f7fd fc91 	bl	800f4ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011b8c:	4b0a      	ldr	r3, [pc, #40]	; (8011bb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	68ba      	ldr	r2, [r7, #8]
 8011b92:	429a      	cmp	r2, r3
 8011b94:	d202      	bcs.n	8011b9c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011b96:	4a08      	ldr	r2, [pc, #32]	; (8011bb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011b98:	68bb      	ldr	r3, [r7, #8]
 8011b9a:	6013      	str	r3, [r2, #0]
}
 8011b9c:	bf00      	nop
 8011b9e:	3710      	adds	r7, #16
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	bd80      	pop	{r7, pc}
 8011ba4:	20007620 	.word	0x20007620
 8011ba8:	20007148 	.word	0x20007148
 8011bac:	20007608 	.word	0x20007608
 8011bb0:	200075d8 	.word	0x200075d8
 8011bb4:	200075d4 	.word	0x200075d4
 8011bb8:	2000763c 	.word	0x2000763c

08011bbc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011bbc:	b580      	push	{r7, lr}
 8011bbe:	b08a      	sub	sp, #40	; 0x28
 8011bc0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011bc2:	2300      	movs	r3, #0
 8011bc4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011bc6:	f000 faff 	bl	80121c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011bca:	4b1c      	ldr	r3, [pc, #112]	; (8011c3c <xTimerCreateTimerTask+0x80>)
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d021      	beq.n	8011c16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011bda:	1d3a      	adds	r2, r7, #4
 8011bdc:	f107 0108 	add.w	r1, r7, #8
 8011be0:	f107 030c 	add.w	r3, r7, #12
 8011be4:	4618      	mov	r0, r3
 8011be6:	f7fc ffdd 	bl	800eba4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011bea:	6879      	ldr	r1, [r7, #4]
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	68fa      	ldr	r2, [r7, #12]
 8011bf0:	9202      	str	r2, [sp, #8]
 8011bf2:	9301      	str	r3, [sp, #4]
 8011bf4:	2302      	movs	r3, #2
 8011bf6:	9300      	str	r3, [sp, #0]
 8011bf8:	2300      	movs	r3, #0
 8011bfa:	460a      	mov	r2, r1
 8011bfc:	4910      	ldr	r1, [pc, #64]	; (8011c40 <xTimerCreateTimerTask+0x84>)
 8011bfe:	4811      	ldr	r0, [pc, #68]	; (8011c44 <xTimerCreateTimerTask+0x88>)
 8011c00:	f7fe fd5a 	bl	80106b8 <xTaskCreateStatic>
 8011c04:	4602      	mov	r2, r0
 8011c06:	4b10      	ldr	r3, [pc, #64]	; (8011c48 <xTimerCreateTimerTask+0x8c>)
 8011c08:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011c0a:	4b0f      	ldr	r3, [pc, #60]	; (8011c48 <xTimerCreateTimerTask+0x8c>)
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d001      	beq.n	8011c16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011c12:	2301      	movs	r3, #1
 8011c14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011c16:	697b      	ldr	r3, [r7, #20]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d109      	bne.n	8011c30 <xTimerCreateTimerTask+0x74>
	__asm volatile
 8011c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c20:	f383 8811 	msr	BASEPRI, r3
 8011c24:	f3bf 8f6f 	isb	sy
 8011c28:	f3bf 8f4f 	dsb	sy
 8011c2c:	613b      	str	r3, [r7, #16]
 8011c2e:	e7fe      	b.n	8011c2e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8011c30:	697b      	ldr	r3, [r7, #20]
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	3718      	adds	r7, #24
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}
 8011c3a:	bf00      	nop
 8011c3c:	20007678 	.word	0x20007678
 8011c40:	080168bc 	.word	0x080168bc
 8011c44:	08011d7d 	.word	0x08011d7d
 8011c48:	2000767c 	.word	0x2000767c

08011c4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b08a      	sub	sp, #40	; 0x28
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	60f8      	str	r0, [r7, #12]
 8011c54:	60b9      	str	r1, [r7, #8]
 8011c56:	607a      	str	r2, [r7, #4]
 8011c58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	d109      	bne.n	8011c78 <xTimerGenericCommand+0x2c>
 8011c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c68:	f383 8811 	msr	BASEPRI, r3
 8011c6c:	f3bf 8f6f 	isb	sy
 8011c70:	f3bf 8f4f 	dsb	sy
 8011c74:	623b      	str	r3, [r7, #32]
 8011c76:	e7fe      	b.n	8011c76 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011c78:	4b19      	ldr	r3, [pc, #100]	; (8011ce0 <xTimerGenericCommand+0x94>)
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d02a      	beq.n	8011cd6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	2b05      	cmp	r3, #5
 8011c90:	dc18      	bgt.n	8011cc4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011c92:	f7ff fb89 	bl	80113a8 <xTaskGetSchedulerState>
 8011c96:	4603      	mov	r3, r0
 8011c98:	2b02      	cmp	r3, #2
 8011c9a:	d109      	bne.n	8011cb0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011c9c:	4b10      	ldr	r3, [pc, #64]	; (8011ce0 <xTimerGenericCommand+0x94>)
 8011c9e:	6818      	ldr	r0, [r3, #0]
 8011ca0:	f107 0110 	add.w	r1, r7, #16
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011ca8:	f7fd febc 	bl	800fa24 <xQueueGenericSend>
 8011cac:	6278      	str	r0, [r7, #36]	; 0x24
 8011cae:	e012      	b.n	8011cd6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011cb0:	4b0b      	ldr	r3, [pc, #44]	; (8011ce0 <xTimerGenericCommand+0x94>)
 8011cb2:	6818      	ldr	r0, [r3, #0]
 8011cb4:	f107 0110 	add.w	r1, r7, #16
 8011cb8:	2300      	movs	r3, #0
 8011cba:	2200      	movs	r2, #0
 8011cbc:	f7fd feb2 	bl	800fa24 <xQueueGenericSend>
 8011cc0:	6278      	str	r0, [r7, #36]	; 0x24
 8011cc2:	e008      	b.n	8011cd6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011cc4:	4b06      	ldr	r3, [pc, #24]	; (8011ce0 <xTimerGenericCommand+0x94>)
 8011cc6:	6818      	ldr	r0, [r3, #0]
 8011cc8:	f107 0110 	add.w	r1, r7, #16
 8011ccc:	2300      	movs	r3, #0
 8011cce:	683a      	ldr	r2, [r7, #0]
 8011cd0:	f7fd ffa2 	bl	800fc18 <xQueueGenericSendFromISR>
 8011cd4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011cd8:	4618      	mov	r0, r3
 8011cda:	3728      	adds	r7, #40	; 0x28
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	bd80      	pop	{r7, pc}
 8011ce0:	20007678 	.word	0x20007678

08011ce4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011ce4:	b580      	push	{r7, lr}
 8011ce6:	b088      	sub	sp, #32
 8011ce8:	af02      	add	r7, sp, #8
 8011cea:	6078      	str	r0, [r7, #4]
 8011cec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011cee:	4b22      	ldr	r3, [pc, #136]	; (8011d78 <prvProcessExpiredTimer+0x94>)
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	68db      	ldr	r3, [r3, #12]
 8011cf4:	68db      	ldr	r3, [r3, #12]
 8011cf6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011cf8:	697b      	ldr	r3, [r7, #20]
 8011cfa:	3304      	adds	r3, #4
 8011cfc:	4618      	mov	r0, r3
 8011cfe:	f7fd fc0f 	bl	800f520 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011d02:	697b      	ldr	r3, [r7, #20]
 8011d04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d08:	f003 0304 	and.w	r3, r3, #4
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d021      	beq.n	8011d54 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	699a      	ldr	r2, [r3, #24]
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	18d1      	adds	r1, r2, r3
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	683a      	ldr	r2, [r7, #0]
 8011d1c:	6978      	ldr	r0, [r7, #20]
 8011d1e:	f000 f8d1 	bl	8011ec4 <prvInsertTimerInActiveList>
 8011d22:	4603      	mov	r3, r0
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d01e      	beq.n	8011d66 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011d28:	2300      	movs	r3, #0
 8011d2a:	9300      	str	r3, [sp, #0]
 8011d2c:	2300      	movs	r3, #0
 8011d2e:	687a      	ldr	r2, [r7, #4]
 8011d30:	2100      	movs	r1, #0
 8011d32:	6978      	ldr	r0, [r7, #20]
 8011d34:	f7ff ff8a 	bl	8011c4c <xTimerGenericCommand>
 8011d38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011d3a:	693b      	ldr	r3, [r7, #16]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d112      	bne.n	8011d66 <prvProcessExpiredTimer+0x82>
 8011d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d44:	f383 8811 	msr	BASEPRI, r3
 8011d48:	f3bf 8f6f 	isb	sy
 8011d4c:	f3bf 8f4f 	dsb	sy
 8011d50:	60fb      	str	r3, [r7, #12]
 8011d52:	e7fe      	b.n	8011d52 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011d54:	697b      	ldr	r3, [r7, #20]
 8011d56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d5a:	f023 0301 	bic.w	r3, r3, #1
 8011d5e:	b2da      	uxtb	r2, r3
 8011d60:	697b      	ldr	r3, [r7, #20]
 8011d62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011d66:	697b      	ldr	r3, [r7, #20]
 8011d68:	6a1b      	ldr	r3, [r3, #32]
 8011d6a:	6978      	ldr	r0, [r7, #20]
 8011d6c:	4798      	blx	r3
}
 8011d6e:	bf00      	nop
 8011d70:	3718      	adds	r7, #24
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}
 8011d76:	bf00      	nop
 8011d78:	20007670 	.word	0x20007670

08011d7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b084      	sub	sp, #16
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011d84:	f107 0308 	add.w	r3, r7, #8
 8011d88:	4618      	mov	r0, r3
 8011d8a:	f000 f857 	bl	8011e3c <prvGetNextExpireTime>
 8011d8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011d90:	68bb      	ldr	r3, [r7, #8]
 8011d92:	4619      	mov	r1, r3
 8011d94:	68f8      	ldr	r0, [r7, #12]
 8011d96:	f000 f803 	bl	8011da0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011d9a:	f000 f8d5 	bl	8011f48 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011d9e:	e7f1      	b.n	8011d84 <prvTimerTask+0x8>

08011da0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b084      	sub	sp, #16
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	6078      	str	r0, [r7, #4]
 8011da8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011daa:	f7fe febb 	bl	8010b24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011dae:	f107 0308 	add.w	r3, r7, #8
 8011db2:	4618      	mov	r0, r3
 8011db4:	f000 f866 	bl	8011e84 <prvSampleTimeNow>
 8011db8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011dba:	68bb      	ldr	r3, [r7, #8]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d130      	bne.n	8011e22 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d10a      	bne.n	8011ddc <prvProcessTimerOrBlockTask+0x3c>
 8011dc6:	687a      	ldr	r2, [r7, #4]
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	429a      	cmp	r2, r3
 8011dcc:	d806      	bhi.n	8011ddc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011dce:	f7fe feef 	bl	8010bb0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011dd2:	68f9      	ldr	r1, [r7, #12]
 8011dd4:	6878      	ldr	r0, [r7, #4]
 8011dd6:	f7ff ff85 	bl	8011ce4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011dda:	e024      	b.n	8011e26 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011ddc:	683b      	ldr	r3, [r7, #0]
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d008      	beq.n	8011df4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011de2:	4b13      	ldr	r3, [pc, #76]	; (8011e30 <prvProcessTimerOrBlockTask+0x90>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d101      	bne.n	8011df0 <prvProcessTimerOrBlockTask+0x50>
 8011dec:	2301      	movs	r3, #1
 8011dee:	e000      	b.n	8011df2 <prvProcessTimerOrBlockTask+0x52>
 8011df0:	2300      	movs	r3, #0
 8011df2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011df4:	4b0f      	ldr	r3, [pc, #60]	; (8011e34 <prvProcessTimerOrBlockTask+0x94>)
 8011df6:	6818      	ldr	r0, [r3, #0]
 8011df8:	687a      	ldr	r2, [r7, #4]
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	1ad3      	subs	r3, r2, r3
 8011dfe:	683a      	ldr	r2, [r7, #0]
 8011e00:	4619      	mov	r1, r3
 8011e02:	f7fe fc25 	bl	8010650 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011e06:	f7fe fed3 	bl	8010bb0 <xTaskResumeAll>
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d10a      	bne.n	8011e26 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011e10:	4b09      	ldr	r3, [pc, #36]	; (8011e38 <prvProcessTimerOrBlockTask+0x98>)
 8011e12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e16:	601a      	str	r2, [r3, #0]
 8011e18:	f3bf 8f4f 	dsb	sy
 8011e1c:	f3bf 8f6f 	isb	sy
}
 8011e20:	e001      	b.n	8011e26 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011e22:	f7fe fec5 	bl	8010bb0 <xTaskResumeAll>
}
 8011e26:	bf00      	nop
 8011e28:	3710      	adds	r7, #16
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}
 8011e2e:	bf00      	nop
 8011e30:	20007674 	.word	0x20007674
 8011e34:	20007678 	.word	0x20007678
 8011e38:	e000ed04 	.word	0xe000ed04

08011e3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011e3c:	b480      	push	{r7}
 8011e3e:	b085      	sub	sp, #20
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011e44:	4b0e      	ldr	r3, [pc, #56]	; (8011e80 <prvGetNextExpireTime+0x44>)
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d101      	bne.n	8011e52 <prvGetNextExpireTime+0x16>
 8011e4e:	2201      	movs	r2, #1
 8011e50:	e000      	b.n	8011e54 <prvGetNextExpireTime+0x18>
 8011e52:	2200      	movs	r2, #0
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d105      	bne.n	8011e6c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011e60:	4b07      	ldr	r3, [pc, #28]	; (8011e80 <prvGetNextExpireTime+0x44>)
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	68db      	ldr	r3, [r3, #12]
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	60fb      	str	r3, [r7, #12]
 8011e6a:	e001      	b.n	8011e70 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011e6c:	2300      	movs	r3, #0
 8011e6e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011e70:	68fb      	ldr	r3, [r7, #12]
}
 8011e72:	4618      	mov	r0, r3
 8011e74:	3714      	adds	r7, #20
 8011e76:	46bd      	mov	sp, r7
 8011e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e7c:	4770      	bx	lr
 8011e7e:	bf00      	nop
 8011e80:	20007670 	.word	0x20007670

08011e84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011e84:	b580      	push	{r7, lr}
 8011e86:	b084      	sub	sp, #16
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011e8c:	f7fe ff2c 	bl	8010ce8 <xTaskGetTickCount>
 8011e90:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011e92:	4b0b      	ldr	r3, [pc, #44]	; (8011ec0 <prvSampleTimeNow+0x3c>)
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	68fa      	ldr	r2, [r7, #12]
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d205      	bcs.n	8011ea8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011e9c:	f000 f930 	bl	8012100 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	2201      	movs	r2, #1
 8011ea4:	601a      	str	r2, [r3, #0]
 8011ea6:	e002      	b.n	8011eae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	2200      	movs	r2, #0
 8011eac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011eae:	4a04      	ldr	r2, [pc, #16]	; (8011ec0 <prvSampleTimeNow+0x3c>)
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011eb4:	68fb      	ldr	r3, [r7, #12]
}
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	3710      	adds	r7, #16
 8011eba:	46bd      	mov	sp, r7
 8011ebc:	bd80      	pop	{r7, pc}
 8011ebe:	bf00      	nop
 8011ec0:	20007680 	.word	0x20007680

08011ec4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b086      	sub	sp, #24
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	60f8      	str	r0, [r7, #12]
 8011ecc:	60b9      	str	r1, [r7, #8]
 8011ece:	607a      	str	r2, [r7, #4]
 8011ed0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	68ba      	ldr	r2, [r7, #8]
 8011eda:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	68fa      	ldr	r2, [r7, #12]
 8011ee0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011ee2:	68ba      	ldr	r2, [r7, #8]
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	429a      	cmp	r2, r3
 8011ee8:	d812      	bhi.n	8011f10 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011eea:	687a      	ldr	r2, [r7, #4]
 8011eec:	683b      	ldr	r3, [r7, #0]
 8011eee:	1ad2      	subs	r2, r2, r3
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	699b      	ldr	r3, [r3, #24]
 8011ef4:	429a      	cmp	r2, r3
 8011ef6:	d302      	bcc.n	8011efe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011ef8:	2301      	movs	r3, #1
 8011efa:	617b      	str	r3, [r7, #20]
 8011efc:	e01b      	b.n	8011f36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011efe:	4b10      	ldr	r3, [pc, #64]	; (8011f40 <prvInsertTimerInActiveList+0x7c>)
 8011f00:	681a      	ldr	r2, [r3, #0]
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	3304      	adds	r3, #4
 8011f06:	4619      	mov	r1, r3
 8011f08:	4610      	mov	r0, r2
 8011f0a:	f7fd fad0 	bl	800f4ae <vListInsert>
 8011f0e:	e012      	b.n	8011f36 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011f10:	687a      	ldr	r2, [r7, #4]
 8011f12:	683b      	ldr	r3, [r7, #0]
 8011f14:	429a      	cmp	r2, r3
 8011f16:	d206      	bcs.n	8011f26 <prvInsertTimerInActiveList+0x62>
 8011f18:	68ba      	ldr	r2, [r7, #8]
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	429a      	cmp	r2, r3
 8011f1e:	d302      	bcc.n	8011f26 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011f20:	2301      	movs	r3, #1
 8011f22:	617b      	str	r3, [r7, #20]
 8011f24:	e007      	b.n	8011f36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f26:	4b07      	ldr	r3, [pc, #28]	; (8011f44 <prvInsertTimerInActiveList+0x80>)
 8011f28:	681a      	ldr	r2, [r3, #0]
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	3304      	adds	r3, #4
 8011f2e:	4619      	mov	r1, r3
 8011f30:	4610      	mov	r0, r2
 8011f32:	f7fd fabc 	bl	800f4ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011f36:	697b      	ldr	r3, [r7, #20]
}
 8011f38:	4618      	mov	r0, r3
 8011f3a:	3718      	adds	r7, #24
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	bd80      	pop	{r7, pc}
 8011f40:	20007674 	.word	0x20007674
 8011f44:	20007670 	.word	0x20007670

08011f48 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b08e      	sub	sp, #56	; 0x38
 8011f4c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011f4e:	e0c6      	b.n	80120de <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	da17      	bge.n	8011f86 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011f56:	1d3b      	adds	r3, r7, #4
 8011f58:	3304      	adds	r3, #4
 8011f5a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d109      	bne.n	8011f76 <prvProcessReceivedCommands+0x2e>
 8011f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f66:	f383 8811 	msr	BASEPRI, r3
 8011f6a:	f3bf 8f6f 	isb	sy
 8011f6e:	f3bf 8f4f 	dsb	sy
 8011f72:	61fb      	str	r3, [r7, #28]
 8011f74:	e7fe      	b.n	8011f74 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f7c:	6850      	ldr	r0, [r2, #4]
 8011f7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f80:	6892      	ldr	r2, [r2, #8]
 8011f82:	4611      	mov	r1, r2
 8011f84:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	f2c0 80a7 	blt.w	80120dc <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f94:	695b      	ldr	r3, [r3, #20]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d004      	beq.n	8011fa4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f9c:	3304      	adds	r3, #4
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	f7fd fabe 	bl	800f520 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011fa4:	463b      	mov	r3, r7
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	f7ff ff6c 	bl	8011e84 <prvSampleTimeNow>
 8011fac:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	2b09      	cmp	r3, #9
 8011fb2:	f200 8094 	bhi.w	80120de <prvProcessReceivedCommands+0x196>
 8011fb6:	a201      	add	r2, pc, #4	; (adr r2, 8011fbc <prvProcessReceivedCommands+0x74>)
 8011fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fbc:	08011fe5 	.word	0x08011fe5
 8011fc0:	08011fe5 	.word	0x08011fe5
 8011fc4:	08011fe5 	.word	0x08011fe5
 8011fc8:	08012057 	.word	0x08012057
 8011fcc:	0801206b 	.word	0x0801206b
 8011fd0:	080120b3 	.word	0x080120b3
 8011fd4:	08011fe5 	.word	0x08011fe5
 8011fd8:	08011fe5 	.word	0x08011fe5
 8011fdc:	08012057 	.word	0x08012057
 8011fe0:	0801206b 	.word	0x0801206b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fe6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011fea:	f043 0301 	orr.w	r3, r3, #1
 8011fee:	b2da      	uxtb	r2, r3
 8011ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ff2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011ff6:	68ba      	ldr	r2, [r7, #8]
 8011ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ffa:	699b      	ldr	r3, [r3, #24]
 8011ffc:	18d1      	adds	r1, r2, r3
 8011ffe:	68bb      	ldr	r3, [r7, #8]
 8012000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012002:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012004:	f7ff ff5e 	bl	8011ec4 <prvInsertTimerInActiveList>
 8012008:	4603      	mov	r3, r0
 801200a:	2b00      	cmp	r3, #0
 801200c:	d067      	beq.n	80120de <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801200e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012010:	6a1b      	ldr	r3, [r3, #32]
 8012012:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012014:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012018:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801201c:	f003 0304 	and.w	r3, r3, #4
 8012020:	2b00      	cmp	r3, #0
 8012022:	d05c      	beq.n	80120de <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012024:	68ba      	ldr	r2, [r7, #8]
 8012026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012028:	699b      	ldr	r3, [r3, #24]
 801202a:	441a      	add	r2, r3
 801202c:	2300      	movs	r3, #0
 801202e:	9300      	str	r3, [sp, #0]
 8012030:	2300      	movs	r3, #0
 8012032:	2100      	movs	r1, #0
 8012034:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012036:	f7ff fe09 	bl	8011c4c <xTimerGenericCommand>
 801203a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801203c:	6a3b      	ldr	r3, [r7, #32]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d14d      	bne.n	80120de <prvProcessReceivedCommands+0x196>
 8012042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012046:	f383 8811 	msr	BASEPRI, r3
 801204a:	f3bf 8f6f 	isb	sy
 801204e:	f3bf 8f4f 	dsb	sy
 8012052:	61bb      	str	r3, [r7, #24]
 8012054:	e7fe      	b.n	8012054 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801205c:	f023 0301 	bic.w	r3, r3, #1
 8012060:	b2da      	uxtb	r2, r3
 8012062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012064:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8012068:	e039      	b.n	80120de <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801206a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801206c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012070:	f043 0301 	orr.w	r3, r3, #1
 8012074:	b2da      	uxtb	r2, r3
 8012076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012078:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801207c:	68ba      	ldr	r2, [r7, #8]
 801207e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012080:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012084:	699b      	ldr	r3, [r3, #24]
 8012086:	2b00      	cmp	r3, #0
 8012088:	d109      	bne.n	801209e <prvProcessReceivedCommands+0x156>
 801208a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801208e:	f383 8811 	msr	BASEPRI, r3
 8012092:	f3bf 8f6f 	isb	sy
 8012096:	f3bf 8f4f 	dsb	sy
 801209a:	617b      	str	r3, [r7, #20]
 801209c:	e7fe      	b.n	801209c <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801209e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120a0:	699a      	ldr	r2, [r3, #24]
 80120a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120a4:	18d1      	adds	r1, r2, r3
 80120a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80120aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80120ac:	f7ff ff0a 	bl	8011ec4 <prvInsertTimerInActiveList>
					break;
 80120b0:	e015      	b.n	80120de <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80120b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120b8:	f003 0302 	and.w	r3, r3, #2
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d103      	bne.n	80120c8 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80120c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80120c2:	f7fd f88f 	bl	800f1e4 <vPortFree>
 80120c6:	e00a      	b.n	80120de <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80120c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120ce:	f023 0301 	bic.w	r3, r3, #1
 80120d2:	b2da      	uxtb	r2, r3
 80120d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80120da:	e000      	b.n	80120de <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80120dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80120de:	4b07      	ldr	r3, [pc, #28]	; (80120fc <prvProcessReceivedCommands+0x1b4>)
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	1d39      	adds	r1, r7, #4
 80120e4:	2200      	movs	r2, #0
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7fd feb4 	bl	800fe54 <xQueueReceive>
 80120ec:	4603      	mov	r3, r0
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	f47f af2e 	bne.w	8011f50 <prvProcessReceivedCommands+0x8>
	}
}
 80120f4:	bf00      	nop
 80120f6:	3730      	adds	r7, #48	; 0x30
 80120f8:	46bd      	mov	sp, r7
 80120fa:	bd80      	pop	{r7, pc}
 80120fc:	20007678 	.word	0x20007678

08012100 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012100:	b580      	push	{r7, lr}
 8012102:	b088      	sub	sp, #32
 8012104:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012106:	e047      	b.n	8012198 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012108:	4b2d      	ldr	r3, [pc, #180]	; (80121c0 <prvSwitchTimerLists+0xc0>)
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	68db      	ldr	r3, [r3, #12]
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012112:	4b2b      	ldr	r3, [pc, #172]	; (80121c0 <prvSwitchTimerLists+0xc0>)
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	68db      	ldr	r3, [r3, #12]
 8012118:	68db      	ldr	r3, [r3, #12]
 801211a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	3304      	adds	r3, #4
 8012120:	4618      	mov	r0, r3
 8012122:	f7fd f9fd 	bl	800f520 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	6a1b      	ldr	r3, [r3, #32]
 801212a:	68f8      	ldr	r0, [r7, #12]
 801212c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012134:	f003 0304 	and.w	r3, r3, #4
 8012138:	2b00      	cmp	r3, #0
 801213a:	d02d      	beq.n	8012198 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	699b      	ldr	r3, [r3, #24]
 8012140:	693a      	ldr	r2, [r7, #16]
 8012142:	4413      	add	r3, r2
 8012144:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012146:	68ba      	ldr	r2, [r7, #8]
 8012148:	693b      	ldr	r3, [r7, #16]
 801214a:	429a      	cmp	r2, r3
 801214c:	d90e      	bls.n	801216c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	68ba      	ldr	r2, [r7, #8]
 8012152:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	68fa      	ldr	r2, [r7, #12]
 8012158:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801215a:	4b19      	ldr	r3, [pc, #100]	; (80121c0 <prvSwitchTimerLists+0xc0>)
 801215c:	681a      	ldr	r2, [r3, #0]
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	3304      	adds	r3, #4
 8012162:	4619      	mov	r1, r3
 8012164:	4610      	mov	r0, r2
 8012166:	f7fd f9a2 	bl	800f4ae <vListInsert>
 801216a:	e015      	b.n	8012198 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801216c:	2300      	movs	r3, #0
 801216e:	9300      	str	r3, [sp, #0]
 8012170:	2300      	movs	r3, #0
 8012172:	693a      	ldr	r2, [r7, #16]
 8012174:	2100      	movs	r1, #0
 8012176:	68f8      	ldr	r0, [r7, #12]
 8012178:	f7ff fd68 	bl	8011c4c <xTimerGenericCommand>
 801217c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d109      	bne.n	8012198 <prvSwitchTimerLists+0x98>
 8012184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012188:	f383 8811 	msr	BASEPRI, r3
 801218c:	f3bf 8f6f 	isb	sy
 8012190:	f3bf 8f4f 	dsb	sy
 8012194:	603b      	str	r3, [r7, #0]
 8012196:	e7fe      	b.n	8012196 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012198:	4b09      	ldr	r3, [pc, #36]	; (80121c0 <prvSwitchTimerLists+0xc0>)
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d1b2      	bne.n	8012108 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80121a2:	4b07      	ldr	r3, [pc, #28]	; (80121c0 <prvSwitchTimerLists+0xc0>)
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80121a8:	4b06      	ldr	r3, [pc, #24]	; (80121c4 <prvSwitchTimerLists+0xc4>)
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	4a04      	ldr	r2, [pc, #16]	; (80121c0 <prvSwitchTimerLists+0xc0>)
 80121ae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80121b0:	4a04      	ldr	r2, [pc, #16]	; (80121c4 <prvSwitchTimerLists+0xc4>)
 80121b2:	697b      	ldr	r3, [r7, #20]
 80121b4:	6013      	str	r3, [r2, #0]
}
 80121b6:	bf00      	nop
 80121b8:	3718      	adds	r7, #24
 80121ba:	46bd      	mov	sp, r7
 80121bc:	bd80      	pop	{r7, pc}
 80121be:	bf00      	nop
 80121c0:	20007670 	.word	0x20007670
 80121c4:	20007674 	.word	0x20007674

080121c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80121c8:	b580      	push	{r7, lr}
 80121ca:	b082      	sub	sp, #8
 80121cc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80121ce:	f7fc fe2d 	bl	800ee2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80121d2:	4b15      	ldr	r3, [pc, #84]	; (8012228 <prvCheckForValidListAndQueue+0x60>)
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d120      	bne.n	801221c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80121da:	4814      	ldr	r0, [pc, #80]	; (801222c <prvCheckForValidListAndQueue+0x64>)
 80121dc:	f7fd f916 	bl	800f40c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80121e0:	4813      	ldr	r0, [pc, #76]	; (8012230 <prvCheckForValidListAndQueue+0x68>)
 80121e2:	f7fd f913 	bl	800f40c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80121e6:	4b13      	ldr	r3, [pc, #76]	; (8012234 <prvCheckForValidListAndQueue+0x6c>)
 80121e8:	4a10      	ldr	r2, [pc, #64]	; (801222c <prvCheckForValidListAndQueue+0x64>)
 80121ea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80121ec:	4b12      	ldr	r3, [pc, #72]	; (8012238 <prvCheckForValidListAndQueue+0x70>)
 80121ee:	4a10      	ldr	r2, [pc, #64]	; (8012230 <prvCheckForValidListAndQueue+0x68>)
 80121f0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80121f2:	2300      	movs	r3, #0
 80121f4:	9300      	str	r3, [sp, #0]
 80121f6:	4b11      	ldr	r3, [pc, #68]	; (801223c <prvCheckForValidListAndQueue+0x74>)
 80121f8:	4a11      	ldr	r2, [pc, #68]	; (8012240 <prvCheckForValidListAndQueue+0x78>)
 80121fa:	2110      	movs	r1, #16
 80121fc:	200a      	movs	r0, #10
 80121fe:	f7fd fa21 	bl	800f644 <xQueueGenericCreateStatic>
 8012202:	4602      	mov	r2, r0
 8012204:	4b08      	ldr	r3, [pc, #32]	; (8012228 <prvCheckForValidListAndQueue+0x60>)
 8012206:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012208:	4b07      	ldr	r3, [pc, #28]	; (8012228 <prvCheckForValidListAndQueue+0x60>)
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d005      	beq.n	801221c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012210:	4b05      	ldr	r3, [pc, #20]	; (8012228 <prvCheckForValidListAndQueue+0x60>)
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	490b      	ldr	r1, [pc, #44]	; (8012244 <prvCheckForValidListAndQueue+0x7c>)
 8012216:	4618      	mov	r0, r3
 8012218:	f7fe f9c8 	bl	80105ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801221c:	f7fc fe34 	bl	800ee88 <vPortExitCritical>
}
 8012220:	bf00      	nop
 8012222:	46bd      	mov	sp, r7
 8012224:	bd80      	pop	{r7, pc}
 8012226:	bf00      	nop
 8012228:	20007678 	.word	0x20007678
 801222c:	20007648 	.word	0x20007648
 8012230:	2000765c 	.word	0x2000765c
 8012234:	20007670 	.word	0x20007670
 8012238:	20007674 	.word	0x20007674
 801223c:	20007724 	.word	0x20007724
 8012240:	20007684 	.word	0x20007684
 8012244:	080168c4 	.word	0x080168c4

08012248 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8012248:	b480      	push	{r7}
 801224a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801224c:	4b05      	ldr	r3, [pc, #20]	; (8012264 <UTIL_LPM_Init+0x1c>)
 801224e:	2200      	movs	r2, #0
 8012250:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8012252:	4b05      	ldr	r3, [pc, #20]	; (8012268 <UTIL_LPM_Init+0x20>)
 8012254:	2200      	movs	r2, #0
 8012256:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8012258:	bf00      	nop
 801225a:	46bd      	mov	sp, r7
 801225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012260:	4770      	bx	lr
 8012262:	bf00      	nop
 8012264:	20007774 	.word	0x20007774
 8012268:	20007778 	.word	0x20007778

0801226c <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801226c:	b480      	push	{r7}
 801226e:	b087      	sub	sp, #28
 8012270:	af00      	add	r7, sp, #0
 8012272:	6078      	str	r0, [r7, #4]
 8012274:	460b      	mov	r3, r1
 8012276:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012278:	f3ef 8310 	mrs	r3, PRIMASK
 801227c:	613b      	str	r3, [r7, #16]
  return(result);
 801227e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8012280:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012282:	b672      	cpsid	i
  
  switch(state)
 8012284:	78fb      	ldrb	r3, [r7, #3]
 8012286:	2b00      	cmp	r3, #0
 8012288:	d009      	beq.n	801229e <UTIL_LPM_SetOffMode+0x32>
 801228a:	2b01      	cmp	r3, #1
 801228c:	d000      	beq.n	8012290 <UTIL_LPM_SetOffMode+0x24>
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
  default :
    {
      break;
 801228e:	e00e      	b.n	80122ae <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 8012290:	4b0c      	ldr	r3, [pc, #48]	; (80122c4 <UTIL_LPM_SetOffMode+0x58>)
 8012292:	681a      	ldr	r2, [r3, #0]
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	4313      	orrs	r3, r2
 8012298:	4a0a      	ldr	r2, [pc, #40]	; (80122c4 <UTIL_LPM_SetOffMode+0x58>)
 801229a:	6013      	str	r3, [r2, #0]
      break;
 801229c:	e007      	b.n	80122ae <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	43da      	mvns	r2, r3
 80122a2:	4b08      	ldr	r3, [pc, #32]	; (80122c4 <UTIL_LPM_SetOffMode+0x58>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	4013      	ands	r3, r2
 80122a8:	4a06      	ldr	r2, [pc, #24]	; (80122c4 <UTIL_LPM_SetOffMode+0x58>)
 80122aa:	6013      	str	r3, [r2, #0]
      break;
 80122ac:	bf00      	nop
 80122ae:	697b      	ldr	r3, [r7, #20]
 80122b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80122b8:	bf00      	nop
 80122ba:	371c      	adds	r7, #28
 80122bc:	46bd      	mov	sp, r7
 80122be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c2:	4770      	bx	lr
 80122c4:	20007778 	.word	0x20007778

080122c8 <__errno>:
 80122c8:	4b01      	ldr	r3, [pc, #4]	; (80122d0 <__errno+0x8>)
 80122ca:	6818      	ldr	r0, [r3, #0]
 80122cc:	4770      	bx	lr
 80122ce:	bf00      	nop
 80122d0:	20000024 	.word	0x20000024

080122d4 <__libc_init_array>:
 80122d4:	b570      	push	{r4, r5, r6, lr}
 80122d6:	4e0d      	ldr	r6, [pc, #52]	; (801230c <__libc_init_array+0x38>)
 80122d8:	4c0d      	ldr	r4, [pc, #52]	; (8012310 <__libc_init_array+0x3c>)
 80122da:	1ba4      	subs	r4, r4, r6
 80122dc:	10a4      	asrs	r4, r4, #2
 80122de:	2500      	movs	r5, #0
 80122e0:	42a5      	cmp	r5, r4
 80122e2:	d109      	bne.n	80122f8 <__libc_init_array+0x24>
 80122e4:	4e0b      	ldr	r6, [pc, #44]	; (8012314 <__libc_init_array+0x40>)
 80122e6:	4c0c      	ldr	r4, [pc, #48]	; (8012318 <__libc_init_array+0x44>)
 80122e8:	f003 fe1c 	bl	8015f24 <_init>
 80122ec:	1ba4      	subs	r4, r4, r6
 80122ee:	10a4      	asrs	r4, r4, #2
 80122f0:	2500      	movs	r5, #0
 80122f2:	42a5      	cmp	r5, r4
 80122f4:	d105      	bne.n	8012302 <__libc_init_array+0x2e>
 80122f6:	bd70      	pop	{r4, r5, r6, pc}
 80122f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80122fc:	4798      	blx	r3
 80122fe:	3501      	adds	r5, #1
 8012300:	e7ee      	b.n	80122e0 <__libc_init_array+0xc>
 8012302:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012306:	4798      	blx	r3
 8012308:	3501      	adds	r5, #1
 801230a:	e7f2      	b.n	80122f2 <__libc_init_array+0x1e>
 801230c:	08017d28 	.word	0x08017d28
 8012310:	08017d28 	.word	0x08017d28
 8012314:	08017d28 	.word	0x08017d28
 8012318:	08017d2c 	.word	0x08017d2c

0801231c <memcpy>:
 801231c:	b510      	push	{r4, lr}
 801231e:	1e43      	subs	r3, r0, #1
 8012320:	440a      	add	r2, r1
 8012322:	4291      	cmp	r1, r2
 8012324:	d100      	bne.n	8012328 <memcpy+0xc>
 8012326:	bd10      	pop	{r4, pc}
 8012328:	f811 4b01 	ldrb.w	r4, [r1], #1
 801232c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012330:	e7f7      	b.n	8012322 <memcpy+0x6>

08012332 <memset>:
 8012332:	4402      	add	r2, r0
 8012334:	4603      	mov	r3, r0
 8012336:	4293      	cmp	r3, r2
 8012338:	d100      	bne.n	801233c <memset+0xa>
 801233a:	4770      	bx	lr
 801233c:	f803 1b01 	strb.w	r1, [r3], #1
 8012340:	e7f9      	b.n	8012336 <memset+0x4>

08012342 <__cvt>:
 8012342:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012346:	ec55 4b10 	vmov	r4, r5, d0
 801234a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801234c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012350:	2d00      	cmp	r5, #0
 8012352:	460e      	mov	r6, r1
 8012354:	4691      	mov	r9, r2
 8012356:	4619      	mov	r1, r3
 8012358:	bfb8      	it	lt
 801235a:	4622      	movlt	r2, r4
 801235c:	462b      	mov	r3, r5
 801235e:	f027 0720 	bic.w	r7, r7, #32
 8012362:	bfbb      	ittet	lt
 8012364:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012368:	461d      	movlt	r5, r3
 801236a:	2300      	movge	r3, #0
 801236c:	232d      	movlt	r3, #45	; 0x2d
 801236e:	bfb8      	it	lt
 8012370:	4614      	movlt	r4, r2
 8012372:	2f46      	cmp	r7, #70	; 0x46
 8012374:	700b      	strb	r3, [r1, #0]
 8012376:	d004      	beq.n	8012382 <__cvt+0x40>
 8012378:	2f45      	cmp	r7, #69	; 0x45
 801237a:	d100      	bne.n	801237e <__cvt+0x3c>
 801237c:	3601      	adds	r6, #1
 801237e:	2102      	movs	r1, #2
 8012380:	e000      	b.n	8012384 <__cvt+0x42>
 8012382:	2103      	movs	r1, #3
 8012384:	ab03      	add	r3, sp, #12
 8012386:	9301      	str	r3, [sp, #4]
 8012388:	ab02      	add	r3, sp, #8
 801238a:	9300      	str	r3, [sp, #0]
 801238c:	4632      	mov	r2, r6
 801238e:	4653      	mov	r3, sl
 8012390:	ec45 4b10 	vmov	d0, r4, r5
 8012394:	f000 fe30 	bl	8012ff8 <_dtoa_r>
 8012398:	2f47      	cmp	r7, #71	; 0x47
 801239a:	4680      	mov	r8, r0
 801239c:	d102      	bne.n	80123a4 <__cvt+0x62>
 801239e:	f019 0f01 	tst.w	r9, #1
 80123a2:	d026      	beq.n	80123f2 <__cvt+0xb0>
 80123a4:	2f46      	cmp	r7, #70	; 0x46
 80123a6:	eb08 0906 	add.w	r9, r8, r6
 80123aa:	d111      	bne.n	80123d0 <__cvt+0x8e>
 80123ac:	f898 3000 	ldrb.w	r3, [r8]
 80123b0:	2b30      	cmp	r3, #48	; 0x30
 80123b2:	d10a      	bne.n	80123ca <__cvt+0x88>
 80123b4:	2200      	movs	r2, #0
 80123b6:	2300      	movs	r3, #0
 80123b8:	4620      	mov	r0, r4
 80123ba:	4629      	mov	r1, r5
 80123bc:	f7ee fb5c 	bl	8000a78 <__aeabi_dcmpeq>
 80123c0:	b918      	cbnz	r0, 80123ca <__cvt+0x88>
 80123c2:	f1c6 0601 	rsb	r6, r6, #1
 80123c6:	f8ca 6000 	str.w	r6, [sl]
 80123ca:	f8da 3000 	ldr.w	r3, [sl]
 80123ce:	4499      	add	r9, r3
 80123d0:	2200      	movs	r2, #0
 80123d2:	2300      	movs	r3, #0
 80123d4:	4620      	mov	r0, r4
 80123d6:	4629      	mov	r1, r5
 80123d8:	f7ee fb4e 	bl	8000a78 <__aeabi_dcmpeq>
 80123dc:	b938      	cbnz	r0, 80123ee <__cvt+0xac>
 80123de:	2230      	movs	r2, #48	; 0x30
 80123e0:	9b03      	ldr	r3, [sp, #12]
 80123e2:	454b      	cmp	r3, r9
 80123e4:	d205      	bcs.n	80123f2 <__cvt+0xb0>
 80123e6:	1c59      	adds	r1, r3, #1
 80123e8:	9103      	str	r1, [sp, #12]
 80123ea:	701a      	strb	r2, [r3, #0]
 80123ec:	e7f8      	b.n	80123e0 <__cvt+0x9e>
 80123ee:	f8cd 900c 	str.w	r9, [sp, #12]
 80123f2:	9b03      	ldr	r3, [sp, #12]
 80123f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80123f6:	eba3 0308 	sub.w	r3, r3, r8
 80123fa:	4640      	mov	r0, r8
 80123fc:	6013      	str	r3, [r2, #0]
 80123fe:	b004      	add	sp, #16
 8012400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012404 <__exponent>:
 8012404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012406:	2900      	cmp	r1, #0
 8012408:	4604      	mov	r4, r0
 801240a:	bfba      	itte	lt
 801240c:	4249      	neglt	r1, r1
 801240e:	232d      	movlt	r3, #45	; 0x2d
 8012410:	232b      	movge	r3, #43	; 0x2b
 8012412:	2909      	cmp	r1, #9
 8012414:	f804 2b02 	strb.w	r2, [r4], #2
 8012418:	7043      	strb	r3, [r0, #1]
 801241a:	dd20      	ble.n	801245e <__exponent+0x5a>
 801241c:	f10d 0307 	add.w	r3, sp, #7
 8012420:	461f      	mov	r7, r3
 8012422:	260a      	movs	r6, #10
 8012424:	fb91 f5f6 	sdiv	r5, r1, r6
 8012428:	fb06 1115 	mls	r1, r6, r5, r1
 801242c:	3130      	adds	r1, #48	; 0x30
 801242e:	2d09      	cmp	r5, #9
 8012430:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012434:	f103 32ff 	add.w	r2, r3, #4294967295
 8012438:	4629      	mov	r1, r5
 801243a:	dc09      	bgt.n	8012450 <__exponent+0x4c>
 801243c:	3130      	adds	r1, #48	; 0x30
 801243e:	3b02      	subs	r3, #2
 8012440:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012444:	42bb      	cmp	r3, r7
 8012446:	4622      	mov	r2, r4
 8012448:	d304      	bcc.n	8012454 <__exponent+0x50>
 801244a:	1a10      	subs	r0, r2, r0
 801244c:	b003      	add	sp, #12
 801244e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012450:	4613      	mov	r3, r2
 8012452:	e7e7      	b.n	8012424 <__exponent+0x20>
 8012454:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012458:	f804 2b01 	strb.w	r2, [r4], #1
 801245c:	e7f2      	b.n	8012444 <__exponent+0x40>
 801245e:	2330      	movs	r3, #48	; 0x30
 8012460:	4419      	add	r1, r3
 8012462:	7083      	strb	r3, [r0, #2]
 8012464:	1d02      	adds	r2, r0, #4
 8012466:	70c1      	strb	r1, [r0, #3]
 8012468:	e7ef      	b.n	801244a <__exponent+0x46>
	...

0801246c <_printf_float>:
 801246c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012470:	b08d      	sub	sp, #52	; 0x34
 8012472:	460c      	mov	r4, r1
 8012474:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012478:	4616      	mov	r6, r2
 801247a:	461f      	mov	r7, r3
 801247c:	4605      	mov	r5, r0
 801247e:	f001 fced 	bl	8013e5c <_localeconv_r>
 8012482:	6803      	ldr	r3, [r0, #0]
 8012484:	9304      	str	r3, [sp, #16]
 8012486:	4618      	mov	r0, r3
 8012488:	f7ed fe7a 	bl	8000180 <strlen>
 801248c:	2300      	movs	r3, #0
 801248e:	930a      	str	r3, [sp, #40]	; 0x28
 8012490:	f8d8 3000 	ldr.w	r3, [r8]
 8012494:	9005      	str	r0, [sp, #20]
 8012496:	3307      	adds	r3, #7
 8012498:	f023 0307 	bic.w	r3, r3, #7
 801249c:	f103 0208 	add.w	r2, r3, #8
 80124a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80124a4:	f8d4 b000 	ldr.w	fp, [r4]
 80124a8:	f8c8 2000 	str.w	r2, [r8]
 80124ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80124b4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80124b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80124bc:	9307      	str	r3, [sp, #28]
 80124be:	f8cd 8018 	str.w	r8, [sp, #24]
 80124c2:	f04f 32ff 	mov.w	r2, #4294967295
 80124c6:	4ba7      	ldr	r3, [pc, #668]	; (8012764 <_printf_float+0x2f8>)
 80124c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80124cc:	f7ee fb06 	bl	8000adc <__aeabi_dcmpun>
 80124d0:	bb70      	cbnz	r0, 8012530 <_printf_float+0xc4>
 80124d2:	f04f 32ff 	mov.w	r2, #4294967295
 80124d6:	4ba3      	ldr	r3, [pc, #652]	; (8012764 <_printf_float+0x2f8>)
 80124d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80124dc:	f7ee fae0 	bl	8000aa0 <__aeabi_dcmple>
 80124e0:	bb30      	cbnz	r0, 8012530 <_printf_float+0xc4>
 80124e2:	2200      	movs	r2, #0
 80124e4:	2300      	movs	r3, #0
 80124e6:	4640      	mov	r0, r8
 80124e8:	4649      	mov	r1, r9
 80124ea:	f7ee facf 	bl	8000a8c <__aeabi_dcmplt>
 80124ee:	b110      	cbz	r0, 80124f6 <_printf_float+0x8a>
 80124f0:	232d      	movs	r3, #45	; 0x2d
 80124f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80124f6:	4a9c      	ldr	r2, [pc, #624]	; (8012768 <_printf_float+0x2fc>)
 80124f8:	4b9c      	ldr	r3, [pc, #624]	; (801276c <_printf_float+0x300>)
 80124fa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80124fe:	bf8c      	ite	hi
 8012500:	4690      	movhi	r8, r2
 8012502:	4698      	movls	r8, r3
 8012504:	2303      	movs	r3, #3
 8012506:	f02b 0204 	bic.w	r2, fp, #4
 801250a:	6123      	str	r3, [r4, #16]
 801250c:	6022      	str	r2, [r4, #0]
 801250e:	f04f 0900 	mov.w	r9, #0
 8012512:	9700      	str	r7, [sp, #0]
 8012514:	4633      	mov	r3, r6
 8012516:	aa0b      	add	r2, sp, #44	; 0x2c
 8012518:	4621      	mov	r1, r4
 801251a:	4628      	mov	r0, r5
 801251c:	f000 f9e6 	bl	80128ec <_printf_common>
 8012520:	3001      	adds	r0, #1
 8012522:	f040 808d 	bne.w	8012640 <_printf_float+0x1d4>
 8012526:	f04f 30ff 	mov.w	r0, #4294967295
 801252a:	b00d      	add	sp, #52	; 0x34
 801252c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012530:	4642      	mov	r2, r8
 8012532:	464b      	mov	r3, r9
 8012534:	4640      	mov	r0, r8
 8012536:	4649      	mov	r1, r9
 8012538:	f7ee fad0 	bl	8000adc <__aeabi_dcmpun>
 801253c:	b110      	cbz	r0, 8012544 <_printf_float+0xd8>
 801253e:	4a8c      	ldr	r2, [pc, #560]	; (8012770 <_printf_float+0x304>)
 8012540:	4b8c      	ldr	r3, [pc, #560]	; (8012774 <_printf_float+0x308>)
 8012542:	e7da      	b.n	80124fa <_printf_float+0x8e>
 8012544:	6861      	ldr	r1, [r4, #4]
 8012546:	1c4b      	adds	r3, r1, #1
 8012548:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801254c:	a80a      	add	r0, sp, #40	; 0x28
 801254e:	d13e      	bne.n	80125ce <_printf_float+0x162>
 8012550:	2306      	movs	r3, #6
 8012552:	6063      	str	r3, [r4, #4]
 8012554:	2300      	movs	r3, #0
 8012556:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801255a:	ab09      	add	r3, sp, #36	; 0x24
 801255c:	9300      	str	r3, [sp, #0]
 801255e:	ec49 8b10 	vmov	d0, r8, r9
 8012562:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012566:	6022      	str	r2, [r4, #0]
 8012568:	f8cd a004 	str.w	sl, [sp, #4]
 801256c:	6861      	ldr	r1, [r4, #4]
 801256e:	4628      	mov	r0, r5
 8012570:	f7ff fee7 	bl	8012342 <__cvt>
 8012574:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012578:	2b47      	cmp	r3, #71	; 0x47
 801257a:	4680      	mov	r8, r0
 801257c:	d109      	bne.n	8012592 <_printf_float+0x126>
 801257e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012580:	1cd8      	adds	r0, r3, #3
 8012582:	db02      	blt.n	801258a <_printf_float+0x11e>
 8012584:	6862      	ldr	r2, [r4, #4]
 8012586:	4293      	cmp	r3, r2
 8012588:	dd47      	ble.n	801261a <_printf_float+0x1ae>
 801258a:	f1aa 0a02 	sub.w	sl, sl, #2
 801258e:	fa5f fa8a 	uxtb.w	sl, sl
 8012592:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012596:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012598:	d824      	bhi.n	80125e4 <_printf_float+0x178>
 801259a:	3901      	subs	r1, #1
 801259c:	4652      	mov	r2, sl
 801259e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80125a2:	9109      	str	r1, [sp, #36]	; 0x24
 80125a4:	f7ff ff2e 	bl	8012404 <__exponent>
 80125a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80125aa:	1813      	adds	r3, r2, r0
 80125ac:	2a01      	cmp	r2, #1
 80125ae:	4681      	mov	r9, r0
 80125b0:	6123      	str	r3, [r4, #16]
 80125b2:	dc02      	bgt.n	80125ba <_printf_float+0x14e>
 80125b4:	6822      	ldr	r2, [r4, #0]
 80125b6:	07d1      	lsls	r1, r2, #31
 80125b8:	d501      	bpl.n	80125be <_printf_float+0x152>
 80125ba:	3301      	adds	r3, #1
 80125bc:	6123      	str	r3, [r4, #16]
 80125be:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d0a5      	beq.n	8012512 <_printf_float+0xa6>
 80125c6:	232d      	movs	r3, #45	; 0x2d
 80125c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80125cc:	e7a1      	b.n	8012512 <_printf_float+0xa6>
 80125ce:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80125d2:	f000 8177 	beq.w	80128c4 <_printf_float+0x458>
 80125d6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80125da:	d1bb      	bne.n	8012554 <_printf_float+0xe8>
 80125dc:	2900      	cmp	r1, #0
 80125de:	d1b9      	bne.n	8012554 <_printf_float+0xe8>
 80125e0:	2301      	movs	r3, #1
 80125e2:	e7b6      	b.n	8012552 <_printf_float+0xe6>
 80125e4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80125e8:	d119      	bne.n	801261e <_printf_float+0x1b2>
 80125ea:	2900      	cmp	r1, #0
 80125ec:	6863      	ldr	r3, [r4, #4]
 80125ee:	dd0c      	ble.n	801260a <_printf_float+0x19e>
 80125f0:	6121      	str	r1, [r4, #16]
 80125f2:	b913      	cbnz	r3, 80125fa <_printf_float+0x18e>
 80125f4:	6822      	ldr	r2, [r4, #0]
 80125f6:	07d2      	lsls	r2, r2, #31
 80125f8:	d502      	bpl.n	8012600 <_printf_float+0x194>
 80125fa:	3301      	adds	r3, #1
 80125fc:	440b      	add	r3, r1
 80125fe:	6123      	str	r3, [r4, #16]
 8012600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012602:	65a3      	str	r3, [r4, #88]	; 0x58
 8012604:	f04f 0900 	mov.w	r9, #0
 8012608:	e7d9      	b.n	80125be <_printf_float+0x152>
 801260a:	b913      	cbnz	r3, 8012612 <_printf_float+0x1a6>
 801260c:	6822      	ldr	r2, [r4, #0]
 801260e:	07d0      	lsls	r0, r2, #31
 8012610:	d501      	bpl.n	8012616 <_printf_float+0x1aa>
 8012612:	3302      	adds	r3, #2
 8012614:	e7f3      	b.n	80125fe <_printf_float+0x192>
 8012616:	2301      	movs	r3, #1
 8012618:	e7f1      	b.n	80125fe <_printf_float+0x192>
 801261a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801261e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012622:	4293      	cmp	r3, r2
 8012624:	db05      	blt.n	8012632 <_printf_float+0x1c6>
 8012626:	6822      	ldr	r2, [r4, #0]
 8012628:	6123      	str	r3, [r4, #16]
 801262a:	07d1      	lsls	r1, r2, #31
 801262c:	d5e8      	bpl.n	8012600 <_printf_float+0x194>
 801262e:	3301      	adds	r3, #1
 8012630:	e7e5      	b.n	80125fe <_printf_float+0x192>
 8012632:	2b00      	cmp	r3, #0
 8012634:	bfd4      	ite	le
 8012636:	f1c3 0302 	rsble	r3, r3, #2
 801263a:	2301      	movgt	r3, #1
 801263c:	4413      	add	r3, r2
 801263e:	e7de      	b.n	80125fe <_printf_float+0x192>
 8012640:	6823      	ldr	r3, [r4, #0]
 8012642:	055a      	lsls	r2, r3, #21
 8012644:	d407      	bmi.n	8012656 <_printf_float+0x1ea>
 8012646:	6923      	ldr	r3, [r4, #16]
 8012648:	4642      	mov	r2, r8
 801264a:	4631      	mov	r1, r6
 801264c:	4628      	mov	r0, r5
 801264e:	47b8      	blx	r7
 8012650:	3001      	adds	r0, #1
 8012652:	d12b      	bne.n	80126ac <_printf_float+0x240>
 8012654:	e767      	b.n	8012526 <_printf_float+0xba>
 8012656:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801265a:	f240 80dc 	bls.w	8012816 <_printf_float+0x3aa>
 801265e:	2200      	movs	r2, #0
 8012660:	2300      	movs	r3, #0
 8012662:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012666:	f7ee fa07 	bl	8000a78 <__aeabi_dcmpeq>
 801266a:	2800      	cmp	r0, #0
 801266c:	d033      	beq.n	80126d6 <_printf_float+0x26a>
 801266e:	2301      	movs	r3, #1
 8012670:	4a41      	ldr	r2, [pc, #260]	; (8012778 <_printf_float+0x30c>)
 8012672:	4631      	mov	r1, r6
 8012674:	4628      	mov	r0, r5
 8012676:	47b8      	blx	r7
 8012678:	3001      	adds	r0, #1
 801267a:	f43f af54 	beq.w	8012526 <_printf_float+0xba>
 801267e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012682:	429a      	cmp	r2, r3
 8012684:	db02      	blt.n	801268c <_printf_float+0x220>
 8012686:	6823      	ldr	r3, [r4, #0]
 8012688:	07d8      	lsls	r0, r3, #31
 801268a:	d50f      	bpl.n	80126ac <_printf_float+0x240>
 801268c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012690:	4631      	mov	r1, r6
 8012692:	4628      	mov	r0, r5
 8012694:	47b8      	blx	r7
 8012696:	3001      	adds	r0, #1
 8012698:	f43f af45 	beq.w	8012526 <_printf_float+0xba>
 801269c:	f04f 0800 	mov.w	r8, #0
 80126a0:	f104 091a 	add.w	r9, r4, #26
 80126a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80126a6:	3b01      	subs	r3, #1
 80126a8:	4543      	cmp	r3, r8
 80126aa:	dc09      	bgt.n	80126c0 <_printf_float+0x254>
 80126ac:	6823      	ldr	r3, [r4, #0]
 80126ae:	079b      	lsls	r3, r3, #30
 80126b0:	f100 8103 	bmi.w	80128ba <_printf_float+0x44e>
 80126b4:	68e0      	ldr	r0, [r4, #12]
 80126b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80126b8:	4298      	cmp	r0, r3
 80126ba:	bfb8      	it	lt
 80126bc:	4618      	movlt	r0, r3
 80126be:	e734      	b.n	801252a <_printf_float+0xbe>
 80126c0:	2301      	movs	r3, #1
 80126c2:	464a      	mov	r2, r9
 80126c4:	4631      	mov	r1, r6
 80126c6:	4628      	mov	r0, r5
 80126c8:	47b8      	blx	r7
 80126ca:	3001      	adds	r0, #1
 80126cc:	f43f af2b 	beq.w	8012526 <_printf_float+0xba>
 80126d0:	f108 0801 	add.w	r8, r8, #1
 80126d4:	e7e6      	b.n	80126a4 <_printf_float+0x238>
 80126d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126d8:	2b00      	cmp	r3, #0
 80126da:	dc2b      	bgt.n	8012734 <_printf_float+0x2c8>
 80126dc:	2301      	movs	r3, #1
 80126de:	4a26      	ldr	r2, [pc, #152]	; (8012778 <_printf_float+0x30c>)
 80126e0:	4631      	mov	r1, r6
 80126e2:	4628      	mov	r0, r5
 80126e4:	47b8      	blx	r7
 80126e6:	3001      	adds	r0, #1
 80126e8:	f43f af1d 	beq.w	8012526 <_printf_float+0xba>
 80126ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126ee:	b923      	cbnz	r3, 80126fa <_printf_float+0x28e>
 80126f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80126f2:	b913      	cbnz	r3, 80126fa <_printf_float+0x28e>
 80126f4:	6823      	ldr	r3, [r4, #0]
 80126f6:	07d9      	lsls	r1, r3, #31
 80126f8:	d5d8      	bpl.n	80126ac <_printf_float+0x240>
 80126fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80126fe:	4631      	mov	r1, r6
 8012700:	4628      	mov	r0, r5
 8012702:	47b8      	blx	r7
 8012704:	3001      	adds	r0, #1
 8012706:	f43f af0e 	beq.w	8012526 <_printf_float+0xba>
 801270a:	f04f 0900 	mov.w	r9, #0
 801270e:	f104 0a1a 	add.w	sl, r4, #26
 8012712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012714:	425b      	negs	r3, r3
 8012716:	454b      	cmp	r3, r9
 8012718:	dc01      	bgt.n	801271e <_printf_float+0x2b2>
 801271a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801271c:	e794      	b.n	8012648 <_printf_float+0x1dc>
 801271e:	2301      	movs	r3, #1
 8012720:	4652      	mov	r2, sl
 8012722:	4631      	mov	r1, r6
 8012724:	4628      	mov	r0, r5
 8012726:	47b8      	blx	r7
 8012728:	3001      	adds	r0, #1
 801272a:	f43f aefc 	beq.w	8012526 <_printf_float+0xba>
 801272e:	f109 0901 	add.w	r9, r9, #1
 8012732:	e7ee      	b.n	8012712 <_printf_float+0x2a6>
 8012734:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012736:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012738:	429a      	cmp	r2, r3
 801273a:	bfa8      	it	ge
 801273c:	461a      	movge	r2, r3
 801273e:	2a00      	cmp	r2, #0
 8012740:	4691      	mov	r9, r2
 8012742:	dd07      	ble.n	8012754 <_printf_float+0x2e8>
 8012744:	4613      	mov	r3, r2
 8012746:	4631      	mov	r1, r6
 8012748:	4642      	mov	r2, r8
 801274a:	4628      	mov	r0, r5
 801274c:	47b8      	blx	r7
 801274e:	3001      	adds	r0, #1
 8012750:	f43f aee9 	beq.w	8012526 <_printf_float+0xba>
 8012754:	f104 031a 	add.w	r3, r4, #26
 8012758:	f04f 0b00 	mov.w	fp, #0
 801275c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012760:	9306      	str	r3, [sp, #24]
 8012762:	e015      	b.n	8012790 <_printf_float+0x324>
 8012764:	7fefffff 	.word	0x7fefffff
 8012768:	08017a28 	.word	0x08017a28
 801276c:	08017a24 	.word	0x08017a24
 8012770:	08017a30 	.word	0x08017a30
 8012774:	08017a2c 	.word	0x08017a2c
 8012778:	08017a34 	.word	0x08017a34
 801277c:	2301      	movs	r3, #1
 801277e:	9a06      	ldr	r2, [sp, #24]
 8012780:	4631      	mov	r1, r6
 8012782:	4628      	mov	r0, r5
 8012784:	47b8      	blx	r7
 8012786:	3001      	adds	r0, #1
 8012788:	f43f aecd 	beq.w	8012526 <_printf_float+0xba>
 801278c:	f10b 0b01 	add.w	fp, fp, #1
 8012790:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012794:	ebaa 0309 	sub.w	r3, sl, r9
 8012798:	455b      	cmp	r3, fp
 801279a:	dcef      	bgt.n	801277c <_printf_float+0x310>
 801279c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80127a0:	429a      	cmp	r2, r3
 80127a2:	44d0      	add	r8, sl
 80127a4:	db15      	blt.n	80127d2 <_printf_float+0x366>
 80127a6:	6823      	ldr	r3, [r4, #0]
 80127a8:	07da      	lsls	r2, r3, #31
 80127aa:	d412      	bmi.n	80127d2 <_printf_float+0x366>
 80127ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80127b0:	eba3 020a 	sub.w	r2, r3, sl
 80127b4:	eba3 0a01 	sub.w	sl, r3, r1
 80127b8:	4592      	cmp	sl, r2
 80127ba:	bfa8      	it	ge
 80127bc:	4692      	movge	sl, r2
 80127be:	f1ba 0f00 	cmp.w	sl, #0
 80127c2:	dc0e      	bgt.n	80127e2 <_printf_float+0x376>
 80127c4:	f04f 0800 	mov.w	r8, #0
 80127c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80127cc:	f104 091a 	add.w	r9, r4, #26
 80127d0:	e019      	b.n	8012806 <_printf_float+0x39a>
 80127d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127d6:	4631      	mov	r1, r6
 80127d8:	4628      	mov	r0, r5
 80127da:	47b8      	blx	r7
 80127dc:	3001      	adds	r0, #1
 80127de:	d1e5      	bne.n	80127ac <_printf_float+0x340>
 80127e0:	e6a1      	b.n	8012526 <_printf_float+0xba>
 80127e2:	4653      	mov	r3, sl
 80127e4:	4642      	mov	r2, r8
 80127e6:	4631      	mov	r1, r6
 80127e8:	4628      	mov	r0, r5
 80127ea:	47b8      	blx	r7
 80127ec:	3001      	adds	r0, #1
 80127ee:	d1e9      	bne.n	80127c4 <_printf_float+0x358>
 80127f0:	e699      	b.n	8012526 <_printf_float+0xba>
 80127f2:	2301      	movs	r3, #1
 80127f4:	464a      	mov	r2, r9
 80127f6:	4631      	mov	r1, r6
 80127f8:	4628      	mov	r0, r5
 80127fa:	47b8      	blx	r7
 80127fc:	3001      	adds	r0, #1
 80127fe:	f43f ae92 	beq.w	8012526 <_printf_float+0xba>
 8012802:	f108 0801 	add.w	r8, r8, #1
 8012806:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801280a:	1a9b      	subs	r3, r3, r2
 801280c:	eba3 030a 	sub.w	r3, r3, sl
 8012810:	4543      	cmp	r3, r8
 8012812:	dcee      	bgt.n	80127f2 <_printf_float+0x386>
 8012814:	e74a      	b.n	80126ac <_printf_float+0x240>
 8012816:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012818:	2a01      	cmp	r2, #1
 801281a:	dc01      	bgt.n	8012820 <_printf_float+0x3b4>
 801281c:	07db      	lsls	r3, r3, #31
 801281e:	d53a      	bpl.n	8012896 <_printf_float+0x42a>
 8012820:	2301      	movs	r3, #1
 8012822:	4642      	mov	r2, r8
 8012824:	4631      	mov	r1, r6
 8012826:	4628      	mov	r0, r5
 8012828:	47b8      	blx	r7
 801282a:	3001      	adds	r0, #1
 801282c:	f43f ae7b 	beq.w	8012526 <_printf_float+0xba>
 8012830:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012834:	4631      	mov	r1, r6
 8012836:	4628      	mov	r0, r5
 8012838:	47b8      	blx	r7
 801283a:	3001      	adds	r0, #1
 801283c:	f108 0801 	add.w	r8, r8, #1
 8012840:	f43f ae71 	beq.w	8012526 <_printf_float+0xba>
 8012844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012846:	2200      	movs	r2, #0
 8012848:	f103 3aff 	add.w	sl, r3, #4294967295
 801284c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012850:	2300      	movs	r3, #0
 8012852:	f7ee f911 	bl	8000a78 <__aeabi_dcmpeq>
 8012856:	b9c8      	cbnz	r0, 801288c <_printf_float+0x420>
 8012858:	4653      	mov	r3, sl
 801285a:	4642      	mov	r2, r8
 801285c:	4631      	mov	r1, r6
 801285e:	4628      	mov	r0, r5
 8012860:	47b8      	blx	r7
 8012862:	3001      	adds	r0, #1
 8012864:	d10e      	bne.n	8012884 <_printf_float+0x418>
 8012866:	e65e      	b.n	8012526 <_printf_float+0xba>
 8012868:	2301      	movs	r3, #1
 801286a:	4652      	mov	r2, sl
 801286c:	4631      	mov	r1, r6
 801286e:	4628      	mov	r0, r5
 8012870:	47b8      	blx	r7
 8012872:	3001      	adds	r0, #1
 8012874:	f43f ae57 	beq.w	8012526 <_printf_float+0xba>
 8012878:	f108 0801 	add.w	r8, r8, #1
 801287c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801287e:	3b01      	subs	r3, #1
 8012880:	4543      	cmp	r3, r8
 8012882:	dcf1      	bgt.n	8012868 <_printf_float+0x3fc>
 8012884:	464b      	mov	r3, r9
 8012886:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801288a:	e6de      	b.n	801264a <_printf_float+0x1de>
 801288c:	f04f 0800 	mov.w	r8, #0
 8012890:	f104 0a1a 	add.w	sl, r4, #26
 8012894:	e7f2      	b.n	801287c <_printf_float+0x410>
 8012896:	2301      	movs	r3, #1
 8012898:	e7df      	b.n	801285a <_printf_float+0x3ee>
 801289a:	2301      	movs	r3, #1
 801289c:	464a      	mov	r2, r9
 801289e:	4631      	mov	r1, r6
 80128a0:	4628      	mov	r0, r5
 80128a2:	47b8      	blx	r7
 80128a4:	3001      	adds	r0, #1
 80128a6:	f43f ae3e 	beq.w	8012526 <_printf_float+0xba>
 80128aa:	f108 0801 	add.w	r8, r8, #1
 80128ae:	68e3      	ldr	r3, [r4, #12]
 80128b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80128b2:	1a9b      	subs	r3, r3, r2
 80128b4:	4543      	cmp	r3, r8
 80128b6:	dcf0      	bgt.n	801289a <_printf_float+0x42e>
 80128b8:	e6fc      	b.n	80126b4 <_printf_float+0x248>
 80128ba:	f04f 0800 	mov.w	r8, #0
 80128be:	f104 0919 	add.w	r9, r4, #25
 80128c2:	e7f4      	b.n	80128ae <_printf_float+0x442>
 80128c4:	2900      	cmp	r1, #0
 80128c6:	f43f ae8b 	beq.w	80125e0 <_printf_float+0x174>
 80128ca:	2300      	movs	r3, #0
 80128cc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80128d0:	ab09      	add	r3, sp, #36	; 0x24
 80128d2:	9300      	str	r3, [sp, #0]
 80128d4:	ec49 8b10 	vmov	d0, r8, r9
 80128d8:	6022      	str	r2, [r4, #0]
 80128da:	f8cd a004 	str.w	sl, [sp, #4]
 80128de:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80128e2:	4628      	mov	r0, r5
 80128e4:	f7ff fd2d 	bl	8012342 <__cvt>
 80128e8:	4680      	mov	r8, r0
 80128ea:	e648      	b.n	801257e <_printf_float+0x112>

080128ec <_printf_common>:
 80128ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80128f0:	4691      	mov	r9, r2
 80128f2:	461f      	mov	r7, r3
 80128f4:	688a      	ldr	r2, [r1, #8]
 80128f6:	690b      	ldr	r3, [r1, #16]
 80128f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80128fc:	4293      	cmp	r3, r2
 80128fe:	bfb8      	it	lt
 8012900:	4613      	movlt	r3, r2
 8012902:	f8c9 3000 	str.w	r3, [r9]
 8012906:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801290a:	4606      	mov	r6, r0
 801290c:	460c      	mov	r4, r1
 801290e:	b112      	cbz	r2, 8012916 <_printf_common+0x2a>
 8012910:	3301      	adds	r3, #1
 8012912:	f8c9 3000 	str.w	r3, [r9]
 8012916:	6823      	ldr	r3, [r4, #0]
 8012918:	0699      	lsls	r1, r3, #26
 801291a:	bf42      	ittt	mi
 801291c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012920:	3302      	addmi	r3, #2
 8012922:	f8c9 3000 	strmi.w	r3, [r9]
 8012926:	6825      	ldr	r5, [r4, #0]
 8012928:	f015 0506 	ands.w	r5, r5, #6
 801292c:	d107      	bne.n	801293e <_printf_common+0x52>
 801292e:	f104 0a19 	add.w	sl, r4, #25
 8012932:	68e3      	ldr	r3, [r4, #12]
 8012934:	f8d9 2000 	ldr.w	r2, [r9]
 8012938:	1a9b      	subs	r3, r3, r2
 801293a:	42ab      	cmp	r3, r5
 801293c:	dc28      	bgt.n	8012990 <_printf_common+0xa4>
 801293e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012942:	6822      	ldr	r2, [r4, #0]
 8012944:	3300      	adds	r3, #0
 8012946:	bf18      	it	ne
 8012948:	2301      	movne	r3, #1
 801294a:	0692      	lsls	r2, r2, #26
 801294c:	d42d      	bmi.n	80129aa <_printf_common+0xbe>
 801294e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012952:	4639      	mov	r1, r7
 8012954:	4630      	mov	r0, r6
 8012956:	47c0      	blx	r8
 8012958:	3001      	adds	r0, #1
 801295a:	d020      	beq.n	801299e <_printf_common+0xb2>
 801295c:	6823      	ldr	r3, [r4, #0]
 801295e:	68e5      	ldr	r5, [r4, #12]
 8012960:	f8d9 2000 	ldr.w	r2, [r9]
 8012964:	f003 0306 	and.w	r3, r3, #6
 8012968:	2b04      	cmp	r3, #4
 801296a:	bf08      	it	eq
 801296c:	1aad      	subeq	r5, r5, r2
 801296e:	68a3      	ldr	r3, [r4, #8]
 8012970:	6922      	ldr	r2, [r4, #16]
 8012972:	bf0c      	ite	eq
 8012974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012978:	2500      	movne	r5, #0
 801297a:	4293      	cmp	r3, r2
 801297c:	bfc4      	itt	gt
 801297e:	1a9b      	subgt	r3, r3, r2
 8012980:	18ed      	addgt	r5, r5, r3
 8012982:	f04f 0900 	mov.w	r9, #0
 8012986:	341a      	adds	r4, #26
 8012988:	454d      	cmp	r5, r9
 801298a:	d11a      	bne.n	80129c2 <_printf_common+0xd6>
 801298c:	2000      	movs	r0, #0
 801298e:	e008      	b.n	80129a2 <_printf_common+0xb6>
 8012990:	2301      	movs	r3, #1
 8012992:	4652      	mov	r2, sl
 8012994:	4639      	mov	r1, r7
 8012996:	4630      	mov	r0, r6
 8012998:	47c0      	blx	r8
 801299a:	3001      	adds	r0, #1
 801299c:	d103      	bne.n	80129a6 <_printf_common+0xba>
 801299e:	f04f 30ff 	mov.w	r0, #4294967295
 80129a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129a6:	3501      	adds	r5, #1
 80129a8:	e7c3      	b.n	8012932 <_printf_common+0x46>
 80129aa:	18e1      	adds	r1, r4, r3
 80129ac:	1c5a      	adds	r2, r3, #1
 80129ae:	2030      	movs	r0, #48	; 0x30
 80129b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80129b4:	4422      	add	r2, r4
 80129b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80129ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80129be:	3302      	adds	r3, #2
 80129c0:	e7c5      	b.n	801294e <_printf_common+0x62>
 80129c2:	2301      	movs	r3, #1
 80129c4:	4622      	mov	r2, r4
 80129c6:	4639      	mov	r1, r7
 80129c8:	4630      	mov	r0, r6
 80129ca:	47c0      	blx	r8
 80129cc:	3001      	adds	r0, #1
 80129ce:	d0e6      	beq.n	801299e <_printf_common+0xb2>
 80129d0:	f109 0901 	add.w	r9, r9, #1
 80129d4:	e7d8      	b.n	8012988 <_printf_common+0x9c>
	...

080129d8 <_printf_i>:
 80129d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80129dc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80129e0:	460c      	mov	r4, r1
 80129e2:	7e09      	ldrb	r1, [r1, #24]
 80129e4:	b085      	sub	sp, #20
 80129e6:	296e      	cmp	r1, #110	; 0x6e
 80129e8:	4617      	mov	r7, r2
 80129ea:	4606      	mov	r6, r0
 80129ec:	4698      	mov	r8, r3
 80129ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80129f0:	f000 80b3 	beq.w	8012b5a <_printf_i+0x182>
 80129f4:	d822      	bhi.n	8012a3c <_printf_i+0x64>
 80129f6:	2963      	cmp	r1, #99	; 0x63
 80129f8:	d036      	beq.n	8012a68 <_printf_i+0x90>
 80129fa:	d80a      	bhi.n	8012a12 <_printf_i+0x3a>
 80129fc:	2900      	cmp	r1, #0
 80129fe:	f000 80b9 	beq.w	8012b74 <_printf_i+0x19c>
 8012a02:	2958      	cmp	r1, #88	; 0x58
 8012a04:	f000 8083 	beq.w	8012b0e <_printf_i+0x136>
 8012a08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012a0c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012a10:	e032      	b.n	8012a78 <_printf_i+0xa0>
 8012a12:	2964      	cmp	r1, #100	; 0x64
 8012a14:	d001      	beq.n	8012a1a <_printf_i+0x42>
 8012a16:	2969      	cmp	r1, #105	; 0x69
 8012a18:	d1f6      	bne.n	8012a08 <_printf_i+0x30>
 8012a1a:	6820      	ldr	r0, [r4, #0]
 8012a1c:	6813      	ldr	r3, [r2, #0]
 8012a1e:	0605      	lsls	r5, r0, #24
 8012a20:	f103 0104 	add.w	r1, r3, #4
 8012a24:	d52a      	bpl.n	8012a7c <_printf_i+0xa4>
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	6011      	str	r1, [r2, #0]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	da03      	bge.n	8012a36 <_printf_i+0x5e>
 8012a2e:	222d      	movs	r2, #45	; 0x2d
 8012a30:	425b      	negs	r3, r3
 8012a32:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012a36:	486f      	ldr	r0, [pc, #444]	; (8012bf4 <_printf_i+0x21c>)
 8012a38:	220a      	movs	r2, #10
 8012a3a:	e039      	b.n	8012ab0 <_printf_i+0xd8>
 8012a3c:	2973      	cmp	r1, #115	; 0x73
 8012a3e:	f000 809d 	beq.w	8012b7c <_printf_i+0x1a4>
 8012a42:	d808      	bhi.n	8012a56 <_printf_i+0x7e>
 8012a44:	296f      	cmp	r1, #111	; 0x6f
 8012a46:	d020      	beq.n	8012a8a <_printf_i+0xb2>
 8012a48:	2970      	cmp	r1, #112	; 0x70
 8012a4a:	d1dd      	bne.n	8012a08 <_printf_i+0x30>
 8012a4c:	6823      	ldr	r3, [r4, #0]
 8012a4e:	f043 0320 	orr.w	r3, r3, #32
 8012a52:	6023      	str	r3, [r4, #0]
 8012a54:	e003      	b.n	8012a5e <_printf_i+0x86>
 8012a56:	2975      	cmp	r1, #117	; 0x75
 8012a58:	d017      	beq.n	8012a8a <_printf_i+0xb2>
 8012a5a:	2978      	cmp	r1, #120	; 0x78
 8012a5c:	d1d4      	bne.n	8012a08 <_printf_i+0x30>
 8012a5e:	2378      	movs	r3, #120	; 0x78
 8012a60:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012a64:	4864      	ldr	r0, [pc, #400]	; (8012bf8 <_printf_i+0x220>)
 8012a66:	e055      	b.n	8012b14 <_printf_i+0x13c>
 8012a68:	6813      	ldr	r3, [r2, #0]
 8012a6a:	1d19      	adds	r1, r3, #4
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	6011      	str	r1, [r2, #0]
 8012a70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012a74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012a78:	2301      	movs	r3, #1
 8012a7a:	e08c      	b.n	8012b96 <_printf_i+0x1be>
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	6011      	str	r1, [r2, #0]
 8012a80:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012a84:	bf18      	it	ne
 8012a86:	b21b      	sxthne	r3, r3
 8012a88:	e7cf      	b.n	8012a2a <_printf_i+0x52>
 8012a8a:	6813      	ldr	r3, [r2, #0]
 8012a8c:	6825      	ldr	r5, [r4, #0]
 8012a8e:	1d18      	adds	r0, r3, #4
 8012a90:	6010      	str	r0, [r2, #0]
 8012a92:	0628      	lsls	r0, r5, #24
 8012a94:	d501      	bpl.n	8012a9a <_printf_i+0xc2>
 8012a96:	681b      	ldr	r3, [r3, #0]
 8012a98:	e002      	b.n	8012aa0 <_printf_i+0xc8>
 8012a9a:	0668      	lsls	r0, r5, #25
 8012a9c:	d5fb      	bpl.n	8012a96 <_printf_i+0xbe>
 8012a9e:	881b      	ldrh	r3, [r3, #0]
 8012aa0:	4854      	ldr	r0, [pc, #336]	; (8012bf4 <_printf_i+0x21c>)
 8012aa2:	296f      	cmp	r1, #111	; 0x6f
 8012aa4:	bf14      	ite	ne
 8012aa6:	220a      	movne	r2, #10
 8012aa8:	2208      	moveq	r2, #8
 8012aaa:	2100      	movs	r1, #0
 8012aac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012ab0:	6865      	ldr	r5, [r4, #4]
 8012ab2:	60a5      	str	r5, [r4, #8]
 8012ab4:	2d00      	cmp	r5, #0
 8012ab6:	f2c0 8095 	blt.w	8012be4 <_printf_i+0x20c>
 8012aba:	6821      	ldr	r1, [r4, #0]
 8012abc:	f021 0104 	bic.w	r1, r1, #4
 8012ac0:	6021      	str	r1, [r4, #0]
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d13d      	bne.n	8012b42 <_printf_i+0x16a>
 8012ac6:	2d00      	cmp	r5, #0
 8012ac8:	f040 808e 	bne.w	8012be8 <_printf_i+0x210>
 8012acc:	4665      	mov	r5, ip
 8012ace:	2a08      	cmp	r2, #8
 8012ad0:	d10b      	bne.n	8012aea <_printf_i+0x112>
 8012ad2:	6823      	ldr	r3, [r4, #0]
 8012ad4:	07db      	lsls	r3, r3, #31
 8012ad6:	d508      	bpl.n	8012aea <_printf_i+0x112>
 8012ad8:	6923      	ldr	r3, [r4, #16]
 8012ada:	6862      	ldr	r2, [r4, #4]
 8012adc:	429a      	cmp	r2, r3
 8012ade:	bfde      	ittt	le
 8012ae0:	2330      	movle	r3, #48	; 0x30
 8012ae2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012ae6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012aea:	ebac 0305 	sub.w	r3, ip, r5
 8012aee:	6123      	str	r3, [r4, #16]
 8012af0:	f8cd 8000 	str.w	r8, [sp]
 8012af4:	463b      	mov	r3, r7
 8012af6:	aa03      	add	r2, sp, #12
 8012af8:	4621      	mov	r1, r4
 8012afa:	4630      	mov	r0, r6
 8012afc:	f7ff fef6 	bl	80128ec <_printf_common>
 8012b00:	3001      	adds	r0, #1
 8012b02:	d14d      	bne.n	8012ba0 <_printf_i+0x1c8>
 8012b04:	f04f 30ff 	mov.w	r0, #4294967295
 8012b08:	b005      	add	sp, #20
 8012b0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b0e:	4839      	ldr	r0, [pc, #228]	; (8012bf4 <_printf_i+0x21c>)
 8012b10:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012b14:	6813      	ldr	r3, [r2, #0]
 8012b16:	6821      	ldr	r1, [r4, #0]
 8012b18:	1d1d      	adds	r5, r3, #4
 8012b1a:	681b      	ldr	r3, [r3, #0]
 8012b1c:	6015      	str	r5, [r2, #0]
 8012b1e:	060a      	lsls	r2, r1, #24
 8012b20:	d50b      	bpl.n	8012b3a <_printf_i+0x162>
 8012b22:	07ca      	lsls	r2, r1, #31
 8012b24:	bf44      	itt	mi
 8012b26:	f041 0120 	orrmi.w	r1, r1, #32
 8012b2a:	6021      	strmi	r1, [r4, #0]
 8012b2c:	b91b      	cbnz	r3, 8012b36 <_printf_i+0x15e>
 8012b2e:	6822      	ldr	r2, [r4, #0]
 8012b30:	f022 0220 	bic.w	r2, r2, #32
 8012b34:	6022      	str	r2, [r4, #0]
 8012b36:	2210      	movs	r2, #16
 8012b38:	e7b7      	b.n	8012aaa <_printf_i+0xd2>
 8012b3a:	064d      	lsls	r5, r1, #25
 8012b3c:	bf48      	it	mi
 8012b3e:	b29b      	uxthmi	r3, r3
 8012b40:	e7ef      	b.n	8012b22 <_printf_i+0x14a>
 8012b42:	4665      	mov	r5, ip
 8012b44:	fbb3 f1f2 	udiv	r1, r3, r2
 8012b48:	fb02 3311 	mls	r3, r2, r1, r3
 8012b4c:	5cc3      	ldrb	r3, [r0, r3]
 8012b4e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012b52:	460b      	mov	r3, r1
 8012b54:	2900      	cmp	r1, #0
 8012b56:	d1f5      	bne.n	8012b44 <_printf_i+0x16c>
 8012b58:	e7b9      	b.n	8012ace <_printf_i+0xf6>
 8012b5a:	6813      	ldr	r3, [r2, #0]
 8012b5c:	6825      	ldr	r5, [r4, #0]
 8012b5e:	6961      	ldr	r1, [r4, #20]
 8012b60:	1d18      	adds	r0, r3, #4
 8012b62:	6010      	str	r0, [r2, #0]
 8012b64:	0628      	lsls	r0, r5, #24
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	d501      	bpl.n	8012b6e <_printf_i+0x196>
 8012b6a:	6019      	str	r1, [r3, #0]
 8012b6c:	e002      	b.n	8012b74 <_printf_i+0x19c>
 8012b6e:	066a      	lsls	r2, r5, #25
 8012b70:	d5fb      	bpl.n	8012b6a <_printf_i+0x192>
 8012b72:	8019      	strh	r1, [r3, #0]
 8012b74:	2300      	movs	r3, #0
 8012b76:	6123      	str	r3, [r4, #16]
 8012b78:	4665      	mov	r5, ip
 8012b7a:	e7b9      	b.n	8012af0 <_printf_i+0x118>
 8012b7c:	6813      	ldr	r3, [r2, #0]
 8012b7e:	1d19      	adds	r1, r3, #4
 8012b80:	6011      	str	r1, [r2, #0]
 8012b82:	681d      	ldr	r5, [r3, #0]
 8012b84:	6862      	ldr	r2, [r4, #4]
 8012b86:	2100      	movs	r1, #0
 8012b88:	4628      	mov	r0, r5
 8012b8a:	f7ed fb01 	bl	8000190 <memchr>
 8012b8e:	b108      	cbz	r0, 8012b94 <_printf_i+0x1bc>
 8012b90:	1b40      	subs	r0, r0, r5
 8012b92:	6060      	str	r0, [r4, #4]
 8012b94:	6863      	ldr	r3, [r4, #4]
 8012b96:	6123      	str	r3, [r4, #16]
 8012b98:	2300      	movs	r3, #0
 8012b9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012b9e:	e7a7      	b.n	8012af0 <_printf_i+0x118>
 8012ba0:	6923      	ldr	r3, [r4, #16]
 8012ba2:	462a      	mov	r2, r5
 8012ba4:	4639      	mov	r1, r7
 8012ba6:	4630      	mov	r0, r6
 8012ba8:	47c0      	blx	r8
 8012baa:	3001      	adds	r0, #1
 8012bac:	d0aa      	beq.n	8012b04 <_printf_i+0x12c>
 8012bae:	6823      	ldr	r3, [r4, #0]
 8012bb0:	079b      	lsls	r3, r3, #30
 8012bb2:	d413      	bmi.n	8012bdc <_printf_i+0x204>
 8012bb4:	68e0      	ldr	r0, [r4, #12]
 8012bb6:	9b03      	ldr	r3, [sp, #12]
 8012bb8:	4298      	cmp	r0, r3
 8012bba:	bfb8      	it	lt
 8012bbc:	4618      	movlt	r0, r3
 8012bbe:	e7a3      	b.n	8012b08 <_printf_i+0x130>
 8012bc0:	2301      	movs	r3, #1
 8012bc2:	464a      	mov	r2, r9
 8012bc4:	4639      	mov	r1, r7
 8012bc6:	4630      	mov	r0, r6
 8012bc8:	47c0      	blx	r8
 8012bca:	3001      	adds	r0, #1
 8012bcc:	d09a      	beq.n	8012b04 <_printf_i+0x12c>
 8012bce:	3501      	adds	r5, #1
 8012bd0:	68e3      	ldr	r3, [r4, #12]
 8012bd2:	9a03      	ldr	r2, [sp, #12]
 8012bd4:	1a9b      	subs	r3, r3, r2
 8012bd6:	42ab      	cmp	r3, r5
 8012bd8:	dcf2      	bgt.n	8012bc0 <_printf_i+0x1e8>
 8012bda:	e7eb      	b.n	8012bb4 <_printf_i+0x1dc>
 8012bdc:	2500      	movs	r5, #0
 8012bde:	f104 0919 	add.w	r9, r4, #25
 8012be2:	e7f5      	b.n	8012bd0 <_printf_i+0x1f8>
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d1ac      	bne.n	8012b42 <_printf_i+0x16a>
 8012be8:	7803      	ldrb	r3, [r0, #0]
 8012bea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012bee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012bf2:	e76c      	b.n	8012ace <_printf_i+0xf6>
 8012bf4:	08017a36 	.word	0x08017a36
 8012bf8:	08017a47 	.word	0x08017a47

08012bfc <iprintf>:
 8012bfc:	b40f      	push	{r0, r1, r2, r3}
 8012bfe:	4b0a      	ldr	r3, [pc, #40]	; (8012c28 <iprintf+0x2c>)
 8012c00:	b513      	push	{r0, r1, r4, lr}
 8012c02:	681c      	ldr	r4, [r3, #0]
 8012c04:	b124      	cbz	r4, 8012c10 <iprintf+0x14>
 8012c06:	69a3      	ldr	r3, [r4, #24]
 8012c08:	b913      	cbnz	r3, 8012c10 <iprintf+0x14>
 8012c0a:	4620      	mov	r0, r4
 8012c0c:	f001 f89c 	bl	8013d48 <__sinit>
 8012c10:	ab05      	add	r3, sp, #20
 8012c12:	9a04      	ldr	r2, [sp, #16]
 8012c14:	68a1      	ldr	r1, [r4, #8]
 8012c16:	9301      	str	r3, [sp, #4]
 8012c18:	4620      	mov	r0, r4
 8012c1a:	f001 fea7 	bl	801496c <_vfiprintf_r>
 8012c1e:	b002      	add	sp, #8
 8012c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c24:	b004      	add	sp, #16
 8012c26:	4770      	bx	lr
 8012c28:	20000024 	.word	0x20000024

08012c2c <_puts_r>:
 8012c2c:	b570      	push	{r4, r5, r6, lr}
 8012c2e:	460e      	mov	r6, r1
 8012c30:	4605      	mov	r5, r0
 8012c32:	b118      	cbz	r0, 8012c3c <_puts_r+0x10>
 8012c34:	6983      	ldr	r3, [r0, #24]
 8012c36:	b90b      	cbnz	r3, 8012c3c <_puts_r+0x10>
 8012c38:	f001 f886 	bl	8013d48 <__sinit>
 8012c3c:	69ab      	ldr	r3, [r5, #24]
 8012c3e:	68ac      	ldr	r4, [r5, #8]
 8012c40:	b913      	cbnz	r3, 8012c48 <_puts_r+0x1c>
 8012c42:	4628      	mov	r0, r5
 8012c44:	f001 f880 	bl	8013d48 <__sinit>
 8012c48:	4b23      	ldr	r3, [pc, #140]	; (8012cd8 <_puts_r+0xac>)
 8012c4a:	429c      	cmp	r4, r3
 8012c4c:	d117      	bne.n	8012c7e <_puts_r+0x52>
 8012c4e:	686c      	ldr	r4, [r5, #4]
 8012c50:	89a3      	ldrh	r3, [r4, #12]
 8012c52:	071b      	lsls	r3, r3, #28
 8012c54:	d51d      	bpl.n	8012c92 <_puts_r+0x66>
 8012c56:	6923      	ldr	r3, [r4, #16]
 8012c58:	b1db      	cbz	r3, 8012c92 <_puts_r+0x66>
 8012c5a:	3e01      	subs	r6, #1
 8012c5c:	68a3      	ldr	r3, [r4, #8]
 8012c5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012c62:	3b01      	subs	r3, #1
 8012c64:	60a3      	str	r3, [r4, #8]
 8012c66:	b9e9      	cbnz	r1, 8012ca4 <_puts_r+0x78>
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	da2e      	bge.n	8012cca <_puts_r+0x9e>
 8012c6c:	4622      	mov	r2, r4
 8012c6e:	210a      	movs	r1, #10
 8012c70:	4628      	mov	r0, r5
 8012c72:	f000 f875 	bl	8012d60 <__swbuf_r>
 8012c76:	3001      	adds	r0, #1
 8012c78:	d011      	beq.n	8012c9e <_puts_r+0x72>
 8012c7a:	200a      	movs	r0, #10
 8012c7c:	e011      	b.n	8012ca2 <_puts_r+0x76>
 8012c7e:	4b17      	ldr	r3, [pc, #92]	; (8012cdc <_puts_r+0xb0>)
 8012c80:	429c      	cmp	r4, r3
 8012c82:	d101      	bne.n	8012c88 <_puts_r+0x5c>
 8012c84:	68ac      	ldr	r4, [r5, #8]
 8012c86:	e7e3      	b.n	8012c50 <_puts_r+0x24>
 8012c88:	4b15      	ldr	r3, [pc, #84]	; (8012ce0 <_puts_r+0xb4>)
 8012c8a:	429c      	cmp	r4, r3
 8012c8c:	bf08      	it	eq
 8012c8e:	68ec      	ldreq	r4, [r5, #12]
 8012c90:	e7de      	b.n	8012c50 <_puts_r+0x24>
 8012c92:	4621      	mov	r1, r4
 8012c94:	4628      	mov	r0, r5
 8012c96:	f000 f8b5 	bl	8012e04 <__swsetup_r>
 8012c9a:	2800      	cmp	r0, #0
 8012c9c:	d0dd      	beq.n	8012c5a <_puts_r+0x2e>
 8012c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8012ca2:	bd70      	pop	{r4, r5, r6, pc}
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	da04      	bge.n	8012cb2 <_puts_r+0x86>
 8012ca8:	69a2      	ldr	r2, [r4, #24]
 8012caa:	429a      	cmp	r2, r3
 8012cac:	dc06      	bgt.n	8012cbc <_puts_r+0x90>
 8012cae:	290a      	cmp	r1, #10
 8012cb0:	d004      	beq.n	8012cbc <_puts_r+0x90>
 8012cb2:	6823      	ldr	r3, [r4, #0]
 8012cb4:	1c5a      	adds	r2, r3, #1
 8012cb6:	6022      	str	r2, [r4, #0]
 8012cb8:	7019      	strb	r1, [r3, #0]
 8012cba:	e7cf      	b.n	8012c5c <_puts_r+0x30>
 8012cbc:	4622      	mov	r2, r4
 8012cbe:	4628      	mov	r0, r5
 8012cc0:	f000 f84e 	bl	8012d60 <__swbuf_r>
 8012cc4:	3001      	adds	r0, #1
 8012cc6:	d1c9      	bne.n	8012c5c <_puts_r+0x30>
 8012cc8:	e7e9      	b.n	8012c9e <_puts_r+0x72>
 8012cca:	6823      	ldr	r3, [r4, #0]
 8012ccc:	200a      	movs	r0, #10
 8012cce:	1c5a      	adds	r2, r3, #1
 8012cd0:	6022      	str	r2, [r4, #0]
 8012cd2:	7018      	strb	r0, [r3, #0]
 8012cd4:	e7e5      	b.n	8012ca2 <_puts_r+0x76>
 8012cd6:	bf00      	nop
 8012cd8:	08017a88 	.word	0x08017a88
 8012cdc:	08017aa8 	.word	0x08017aa8
 8012ce0:	08017a68 	.word	0x08017a68

08012ce4 <puts>:
 8012ce4:	4b02      	ldr	r3, [pc, #8]	; (8012cf0 <puts+0xc>)
 8012ce6:	4601      	mov	r1, r0
 8012ce8:	6818      	ldr	r0, [r3, #0]
 8012cea:	f7ff bf9f 	b.w	8012c2c <_puts_r>
 8012cee:	bf00      	nop
 8012cf0:	20000024 	.word	0x20000024

08012cf4 <siprintf>:
 8012cf4:	b40e      	push	{r1, r2, r3}
 8012cf6:	b500      	push	{lr}
 8012cf8:	b09c      	sub	sp, #112	; 0x70
 8012cfa:	ab1d      	add	r3, sp, #116	; 0x74
 8012cfc:	9002      	str	r0, [sp, #8]
 8012cfe:	9006      	str	r0, [sp, #24]
 8012d00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012d04:	4809      	ldr	r0, [pc, #36]	; (8012d2c <siprintf+0x38>)
 8012d06:	9107      	str	r1, [sp, #28]
 8012d08:	9104      	str	r1, [sp, #16]
 8012d0a:	4909      	ldr	r1, [pc, #36]	; (8012d30 <siprintf+0x3c>)
 8012d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d10:	9105      	str	r1, [sp, #20]
 8012d12:	6800      	ldr	r0, [r0, #0]
 8012d14:	9301      	str	r3, [sp, #4]
 8012d16:	a902      	add	r1, sp, #8
 8012d18:	f001 fd06 	bl	8014728 <_svfiprintf_r>
 8012d1c:	9b02      	ldr	r3, [sp, #8]
 8012d1e:	2200      	movs	r2, #0
 8012d20:	701a      	strb	r2, [r3, #0]
 8012d22:	b01c      	add	sp, #112	; 0x70
 8012d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d28:	b003      	add	sp, #12
 8012d2a:	4770      	bx	lr
 8012d2c:	20000024 	.word	0x20000024
 8012d30:	ffff0208 	.word	0xffff0208

08012d34 <strncpy>:
 8012d34:	b570      	push	{r4, r5, r6, lr}
 8012d36:	3901      	subs	r1, #1
 8012d38:	4604      	mov	r4, r0
 8012d3a:	b902      	cbnz	r2, 8012d3e <strncpy+0xa>
 8012d3c:	bd70      	pop	{r4, r5, r6, pc}
 8012d3e:	4623      	mov	r3, r4
 8012d40:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8012d44:	f803 5b01 	strb.w	r5, [r3], #1
 8012d48:	1e56      	subs	r6, r2, #1
 8012d4a:	b92d      	cbnz	r5, 8012d58 <strncpy+0x24>
 8012d4c:	4414      	add	r4, r2
 8012d4e:	42a3      	cmp	r3, r4
 8012d50:	d0f4      	beq.n	8012d3c <strncpy+0x8>
 8012d52:	f803 5b01 	strb.w	r5, [r3], #1
 8012d56:	e7fa      	b.n	8012d4e <strncpy+0x1a>
 8012d58:	461c      	mov	r4, r3
 8012d5a:	4632      	mov	r2, r6
 8012d5c:	e7ed      	b.n	8012d3a <strncpy+0x6>
	...

08012d60 <__swbuf_r>:
 8012d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d62:	460e      	mov	r6, r1
 8012d64:	4614      	mov	r4, r2
 8012d66:	4605      	mov	r5, r0
 8012d68:	b118      	cbz	r0, 8012d72 <__swbuf_r+0x12>
 8012d6a:	6983      	ldr	r3, [r0, #24]
 8012d6c:	b90b      	cbnz	r3, 8012d72 <__swbuf_r+0x12>
 8012d6e:	f000 ffeb 	bl	8013d48 <__sinit>
 8012d72:	4b21      	ldr	r3, [pc, #132]	; (8012df8 <__swbuf_r+0x98>)
 8012d74:	429c      	cmp	r4, r3
 8012d76:	d12a      	bne.n	8012dce <__swbuf_r+0x6e>
 8012d78:	686c      	ldr	r4, [r5, #4]
 8012d7a:	69a3      	ldr	r3, [r4, #24]
 8012d7c:	60a3      	str	r3, [r4, #8]
 8012d7e:	89a3      	ldrh	r3, [r4, #12]
 8012d80:	071a      	lsls	r2, r3, #28
 8012d82:	d52e      	bpl.n	8012de2 <__swbuf_r+0x82>
 8012d84:	6923      	ldr	r3, [r4, #16]
 8012d86:	b363      	cbz	r3, 8012de2 <__swbuf_r+0x82>
 8012d88:	6923      	ldr	r3, [r4, #16]
 8012d8a:	6820      	ldr	r0, [r4, #0]
 8012d8c:	1ac0      	subs	r0, r0, r3
 8012d8e:	6963      	ldr	r3, [r4, #20]
 8012d90:	b2f6      	uxtb	r6, r6
 8012d92:	4283      	cmp	r3, r0
 8012d94:	4637      	mov	r7, r6
 8012d96:	dc04      	bgt.n	8012da2 <__swbuf_r+0x42>
 8012d98:	4621      	mov	r1, r4
 8012d9a:	4628      	mov	r0, r5
 8012d9c:	f000 ff6a 	bl	8013c74 <_fflush_r>
 8012da0:	bb28      	cbnz	r0, 8012dee <__swbuf_r+0x8e>
 8012da2:	68a3      	ldr	r3, [r4, #8]
 8012da4:	3b01      	subs	r3, #1
 8012da6:	60a3      	str	r3, [r4, #8]
 8012da8:	6823      	ldr	r3, [r4, #0]
 8012daa:	1c5a      	adds	r2, r3, #1
 8012dac:	6022      	str	r2, [r4, #0]
 8012dae:	701e      	strb	r6, [r3, #0]
 8012db0:	6963      	ldr	r3, [r4, #20]
 8012db2:	3001      	adds	r0, #1
 8012db4:	4283      	cmp	r3, r0
 8012db6:	d004      	beq.n	8012dc2 <__swbuf_r+0x62>
 8012db8:	89a3      	ldrh	r3, [r4, #12]
 8012dba:	07db      	lsls	r3, r3, #31
 8012dbc:	d519      	bpl.n	8012df2 <__swbuf_r+0x92>
 8012dbe:	2e0a      	cmp	r6, #10
 8012dc0:	d117      	bne.n	8012df2 <__swbuf_r+0x92>
 8012dc2:	4621      	mov	r1, r4
 8012dc4:	4628      	mov	r0, r5
 8012dc6:	f000 ff55 	bl	8013c74 <_fflush_r>
 8012dca:	b190      	cbz	r0, 8012df2 <__swbuf_r+0x92>
 8012dcc:	e00f      	b.n	8012dee <__swbuf_r+0x8e>
 8012dce:	4b0b      	ldr	r3, [pc, #44]	; (8012dfc <__swbuf_r+0x9c>)
 8012dd0:	429c      	cmp	r4, r3
 8012dd2:	d101      	bne.n	8012dd8 <__swbuf_r+0x78>
 8012dd4:	68ac      	ldr	r4, [r5, #8]
 8012dd6:	e7d0      	b.n	8012d7a <__swbuf_r+0x1a>
 8012dd8:	4b09      	ldr	r3, [pc, #36]	; (8012e00 <__swbuf_r+0xa0>)
 8012dda:	429c      	cmp	r4, r3
 8012ddc:	bf08      	it	eq
 8012dde:	68ec      	ldreq	r4, [r5, #12]
 8012de0:	e7cb      	b.n	8012d7a <__swbuf_r+0x1a>
 8012de2:	4621      	mov	r1, r4
 8012de4:	4628      	mov	r0, r5
 8012de6:	f000 f80d 	bl	8012e04 <__swsetup_r>
 8012dea:	2800      	cmp	r0, #0
 8012dec:	d0cc      	beq.n	8012d88 <__swbuf_r+0x28>
 8012dee:	f04f 37ff 	mov.w	r7, #4294967295
 8012df2:	4638      	mov	r0, r7
 8012df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012df6:	bf00      	nop
 8012df8:	08017a88 	.word	0x08017a88
 8012dfc:	08017aa8 	.word	0x08017aa8
 8012e00:	08017a68 	.word	0x08017a68

08012e04 <__swsetup_r>:
 8012e04:	4b32      	ldr	r3, [pc, #200]	; (8012ed0 <__swsetup_r+0xcc>)
 8012e06:	b570      	push	{r4, r5, r6, lr}
 8012e08:	681d      	ldr	r5, [r3, #0]
 8012e0a:	4606      	mov	r6, r0
 8012e0c:	460c      	mov	r4, r1
 8012e0e:	b125      	cbz	r5, 8012e1a <__swsetup_r+0x16>
 8012e10:	69ab      	ldr	r3, [r5, #24]
 8012e12:	b913      	cbnz	r3, 8012e1a <__swsetup_r+0x16>
 8012e14:	4628      	mov	r0, r5
 8012e16:	f000 ff97 	bl	8013d48 <__sinit>
 8012e1a:	4b2e      	ldr	r3, [pc, #184]	; (8012ed4 <__swsetup_r+0xd0>)
 8012e1c:	429c      	cmp	r4, r3
 8012e1e:	d10f      	bne.n	8012e40 <__swsetup_r+0x3c>
 8012e20:	686c      	ldr	r4, [r5, #4]
 8012e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e26:	b29a      	uxth	r2, r3
 8012e28:	0715      	lsls	r5, r2, #28
 8012e2a:	d42c      	bmi.n	8012e86 <__swsetup_r+0x82>
 8012e2c:	06d0      	lsls	r0, r2, #27
 8012e2e:	d411      	bmi.n	8012e54 <__swsetup_r+0x50>
 8012e30:	2209      	movs	r2, #9
 8012e32:	6032      	str	r2, [r6, #0]
 8012e34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e38:	81a3      	strh	r3, [r4, #12]
 8012e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8012e3e:	e03e      	b.n	8012ebe <__swsetup_r+0xba>
 8012e40:	4b25      	ldr	r3, [pc, #148]	; (8012ed8 <__swsetup_r+0xd4>)
 8012e42:	429c      	cmp	r4, r3
 8012e44:	d101      	bne.n	8012e4a <__swsetup_r+0x46>
 8012e46:	68ac      	ldr	r4, [r5, #8]
 8012e48:	e7eb      	b.n	8012e22 <__swsetup_r+0x1e>
 8012e4a:	4b24      	ldr	r3, [pc, #144]	; (8012edc <__swsetup_r+0xd8>)
 8012e4c:	429c      	cmp	r4, r3
 8012e4e:	bf08      	it	eq
 8012e50:	68ec      	ldreq	r4, [r5, #12]
 8012e52:	e7e6      	b.n	8012e22 <__swsetup_r+0x1e>
 8012e54:	0751      	lsls	r1, r2, #29
 8012e56:	d512      	bpl.n	8012e7e <__swsetup_r+0x7a>
 8012e58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012e5a:	b141      	cbz	r1, 8012e6e <__swsetup_r+0x6a>
 8012e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012e60:	4299      	cmp	r1, r3
 8012e62:	d002      	beq.n	8012e6a <__swsetup_r+0x66>
 8012e64:	4630      	mov	r0, r6
 8012e66:	f001 fb5d 	bl	8014524 <_free_r>
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	6363      	str	r3, [r4, #52]	; 0x34
 8012e6e:	89a3      	ldrh	r3, [r4, #12]
 8012e70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012e74:	81a3      	strh	r3, [r4, #12]
 8012e76:	2300      	movs	r3, #0
 8012e78:	6063      	str	r3, [r4, #4]
 8012e7a:	6923      	ldr	r3, [r4, #16]
 8012e7c:	6023      	str	r3, [r4, #0]
 8012e7e:	89a3      	ldrh	r3, [r4, #12]
 8012e80:	f043 0308 	orr.w	r3, r3, #8
 8012e84:	81a3      	strh	r3, [r4, #12]
 8012e86:	6923      	ldr	r3, [r4, #16]
 8012e88:	b94b      	cbnz	r3, 8012e9e <__swsetup_r+0x9a>
 8012e8a:	89a3      	ldrh	r3, [r4, #12]
 8012e8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012e90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012e94:	d003      	beq.n	8012e9e <__swsetup_r+0x9a>
 8012e96:	4621      	mov	r1, r4
 8012e98:	4630      	mov	r0, r6
 8012e9a:	f001 f811 	bl	8013ec0 <__smakebuf_r>
 8012e9e:	89a2      	ldrh	r2, [r4, #12]
 8012ea0:	f012 0301 	ands.w	r3, r2, #1
 8012ea4:	d00c      	beq.n	8012ec0 <__swsetup_r+0xbc>
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	60a3      	str	r3, [r4, #8]
 8012eaa:	6963      	ldr	r3, [r4, #20]
 8012eac:	425b      	negs	r3, r3
 8012eae:	61a3      	str	r3, [r4, #24]
 8012eb0:	6923      	ldr	r3, [r4, #16]
 8012eb2:	b953      	cbnz	r3, 8012eca <__swsetup_r+0xc6>
 8012eb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012eb8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012ebc:	d1ba      	bne.n	8012e34 <__swsetup_r+0x30>
 8012ebe:	bd70      	pop	{r4, r5, r6, pc}
 8012ec0:	0792      	lsls	r2, r2, #30
 8012ec2:	bf58      	it	pl
 8012ec4:	6963      	ldrpl	r3, [r4, #20]
 8012ec6:	60a3      	str	r3, [r4, #8]
 8012ec8:	e7f2      	b.n	8012eb0 <__swsetup_r+0xac>
 8012eca:	2000      	movs	r0, #0
 8012ecc:	e7f7      	b.n	8012ebe <__swsetup_r+0xba>
 8012ece:	bf00      	nop
 8012ed0:	20000024 	.word	0x20000024
 8012ed4:	08017a88 	.word	0x08017a88
 8012ed8:	08017aa8 	.word	0x08017aa8
 8012edc:	08017a68 	.word	0x08017a68

08012ee0 <quorem>:
 8012ee0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ee4:	6903      	ldr	r3, [r0, #16]
 8012ee6:	690c      	ldr	r4, [r1, #16]
 8012ee8:	42a3      	cmp	r3, r4
 8012eea:	4680      	mov	r8, r0
 8012eec:	f2c0 8082 	blt.w	8012ff4 <quorem+0x114>
 8012ef0:	3c01      	subs	r4, #1
 8012ef2:	f101 0714 	add.w	r7, r1, #20
 8012ef6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8012efa:	f100 0614 	add.w	r6, r0, #20
 8012efe:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8012f02:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8012f06:	eb06 030c 	add.w	r3, r6, ip
 8012f0a:	3501      	adds	r5, #1
 8012f0c:	eb07 090c 	add.w	r9, r7, ip
 8012f10:	9301      	str	r3, [sp, #4]
 8012f12:	fbb0 f5f5 	udiv	r5, r0, r5
 8012f16:	b395      	cbz	r5, 8012f7e <quorem+0x9e>
 8012f18:	f04f 0a00 	mov.w	sl, #0
 8012f1c:	4638      	mov	r0, r7
 8012f1e:	46b6      	mov	lr, r6
 8012f20:	46d3      	mov	fp, sl
 8012f22:	f850 2b04 	ldr.w	r2, [r0], #4
 8012f26:	b293      	uxth	r3, r2
 8012f28:	fb05 a303 	mla	r3, r5, r3, sl
 8012f2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012f30:	b29b      	uxth	r3, r3
 8012f32:	ebab 0303 	sub.w	r3, fp, r3
 8012f36:	0c12      	lsrs	r2, r2, #16
 8012f38:	f8de b000 	ldr.w	fp, [lr]
 8012f3c:	fb05 a202 	mla	r2, r5, r2, sl
 8012f40:	fa13 f38b 	uxtah	r3, r3, fp
 8012f44:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8012f48:	fa1f fb82 	uxth.w	fp, r2
 8012f4c:	f8de 2000 	ldr.w	r2, [lr]
 8012f50:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8012f54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012f58:	b29b      	uxth	r3, r3
 8012f5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012f5e:	4581      	cmp	r9, r0
 8012f60:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8012f64:	f84e 3b04 	str.w	r3, [lr], #4
 8012f68:	d2db      	bcs.n	8012f22 <quorem+0x42>
 8012f6a:	f856 300c 	ldr.w	r3, [r6, ip]
 8012f6e:	b933      	cbnz	r3, 8012f7e <quorem+0x9e>
 8012f70:	9b01      	ldr	r3, [sp, #4]
 8012f72:	3b04      	subs	r3, #4
 8012f74:	429e      	cmp	r6, r3
 8012f76:	461a      	mov	r2, r3
 8012f78:	d330      	bcc.n	8012fdc <quorem+0xfc>
 8012f7a:	f8c8 4010 	str.w	r4, [r8, #16]
 8012f7e:	4640      	mov	r0, r8
 8012f80:	f001 f9fc 	bl	801437c <__mcmp>
 8012f84:	2800      	cmp	r0, #0
 8012f86:	db25      	blt.n	8012fd4 <quorem+0xf4>
 8012f88:	3501      	adds	r5, #1
 8012f8a:	4630      	mov	r0, r6
 8012f8c:	f04f 0c00 	mov.w	ip, #0
 8012f90:	f857 2b04 	ldr.w	r2, [r7], #4
 8012f94:	f8d0 e000 	ldr.w	lr, [r0]
 8012f98:	b293      	uxth	r3, r2
 8012f9a:	ebac 0303 	sub.w	r3, ip, r3
 8012f9e:	0c12      	lsrs	r2, r2, #16
 8012fa0:	fa13 f38e 	uxtah	r3, r3, lr
 8012fa4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012fa8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012fac:	b29b      	uxth	r3, r3
 8012fae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012fb2:	45b9      	cmp	r9, r7
 8012fb4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012fb8:	f840 3b04 	str.w	r3, [r0], #4
 8012fbc:	d2e8      	bcs.n	8012f90 <quorem+0xb0>
 8012fbe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8012fc2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8012fc6:	b92a      	cbnz	r2, 8012fd4 <quorem+0xf4>
 8012fc8:	3b04      	subs	r3, #4
 8012fca:	429e      	cmp	r6, r3
 8012fcc:	461a      	mov	r2, r3
 8012fce:	d30b      	bcc.n	8012fe8 <quorem+0x108>
 8012fd0:	f8c8 4010 	str.w	r4, [r8, #16]
 8012fd4:	4628      	mov	r0, r5
 8012fd6:	b003      	add	sp, #12
 8012fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fdc:	6812      	ldr	r2, [r2, #0]
 8012fde:	3b04      	subs	r3, #4
 8012fe0:	2a00      	cmp	r2, #0
 8012fe2:	d1ca      	bne.n	8012f7a <quorem+0x9a>
 8012fe4:	3c01      	subs	r4, #1
 8012fe6:	e7c5      	b.n	8012f74 <quorem+0x94>
 8012fe8:	6812      	ldr	r2, [r2, #0]
 8012fea:	3b04      	subs	r3, #4
 8012fec:	2a00      	cmp	r2, #0
 8012fee:	d1ef      	bne.n	8012fd0 <quorem+0xf0>
 8012ff0:	3c01      	subs	r4, #1
 8012ff2:	e7ea      	b.n	8012fca <quorem+0xea>
 8012ff4:	2000      	movs	r0, #0
 8012ff6:	e7ee      	b.n	8012fd6 <quorem+0xf6>

08012ff8 <_dtoa_r>:
 8012ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ffc:	ec57 6b10 	vmov	r6, r7, d0
 8013000:	b097      	sub	sp, #92	; 0x5c
 8013002:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013004:	9106      	str	r1, [sp, #24]
 8013006:	4604      	mov	r4, r0
 8013008:	920b      	str	r2, [sp, #44]	; 0x2c
 801300a:	9312      	str	r3, [sp, #72]	; 0x48
 801300c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013010:	e9cd 6700 	strd	r6, r7, [sp]
 8013014:	b93d      	cbnz	r5, 8013026 <_dtoa_r+0x2e>
 8013016:	2010      	movs	r0, #16
 8013018:	f000 ff92 	bl	8013f40 <malloc>
 801301c:	6260      	str	r0, [r4, #36]	; 0x24
 801301e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013022:	6005      	str	r5, [r0, #0]
 8013024:	60c5      	str	r5, [r0, #12]
 8013026:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013028:	6819      	ldr	r1, [r3, #0]
 801302a:	b151      	cbz	r1, 8013042 <_dtoa_r+0x4a>
 801302c:	685a      	ldr	r2, [r3, #4]
 801302e:	604a      	str	r2, [r1, #4]
 8013030:	2301      	movs	r3, #1
 8013032:	4093      	lsls	r3, r2
 8013034:	608b      	str	r3, [r1, #8]
 8013036:	4620      	mov	r0, r4
 8013038:	f000 ffbe 	bl	8013fb8 <_Bfree>
 801303c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801303e:	2200      	movs	r2, #0
 8013040:	601a      	str	r2, [r3, #0]
 8013042:	1e3b      	subs	r3, r7, #0
 8013044:	bfbb      	ittet	lt
 8013046:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801304a:	9301      	strlt	r3, [sp, #4]
 801304c:	2300      	movge	r3, #0
 801304e:	2201      	movlt	r2, #1
 8013050:	bfac      	ite	ge
 8013052:	f8c8 3000 	strge.w	r3, [r8]
 8013056:	f8c8 2000 	strlt.w	r2, [r8]
 801305a:	4baf      	ldr	r3, [pc, #700]	; (8013318 <_dtoa_r+0x320>)
 801305c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013060:	ea33 0308 	bics.w	r3, r3, r8
 8013064:	d114      	bne.n	8013090 <_dtoa_r+0x98>
 8013066:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013068:	f242 730f 	movw	r3, #9999	; 0x270f
 801306c:	6013      	str	r3, [r2, #0]
 801306e:	9b00      	ldr	r3, [sp, #0]
 8013070:	b923      	cbnz	r3, 801307c <_dtoa_r+0x84>
 8013072:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8013076:	2800      	cmp	r0, #0
 8013078:	f000 8542 	beq.w	8013b00 <_dtoa_r+0xb08>
 801307c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801307e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801332c <_dtoa_r+0x334>
 8013082:	2b00      	cmp	r3, #0
 8013084:	f000 8544 	beq.w	8013b10 <_dtoa_r+0xb18>
 8013088:	f10b 0303 	add.w	r3, fp, #3
 801308c:	f000 bd3e 	b.w	8013b0c <_dtoa_r+0xb14>
 8013090:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013094:	2200      	movs	r2, #0
 8013096:	2300      	movs	r3, #0
 8013098:	4630      	mov	r0, r6
 801309a:	4639      	mov	r1, r7
 801309c:	f7ed fcec 	bl	8000a78 <__aeabi_dcmpeq>
 80130a0:	4681      	mov	r9, r0
 80130a2:	b168      	cbz	r0, 80130c0 <_dtoa_r+0xc8>
 80130a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80130a6:	2301      	movs	r3, #1
 80130a8:	6013      	str	r3, [r2, #0]
 80130aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	f000 8524 	beq.w	8013afa <_dtoa_r+0xb02>
 80130b2:	4b9a      	ldr	r3, [pc, #616]	; (801331c <_dtoa_r+0x324>)
 80130b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80130b6:	f103 3bff 	add.w	fp, r3, #4294967295
 80130ba:	6013      	str	r3, [r2, #0]
 80130bc:	f000 bd28 	b.w	8013b10 <_dtoa_r+0xb18>
 80130c0:	aa14      	add	r2, sp, #80	; 0x50
 80130c2:	a915      	add	r1, sp, #84	; 0x54
 80130c4:	ec47 6b10 	vmov	d0, r6, r7
 80130c8:	4620      	mov	r0, r4
 80130ca:	f001 f9ce 	bl	801446a <__d2b>
 80130ce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80130d2:	9004      	str	r0, [sp, #16]
 80130d4:	2d00      	cmp	r5, #0
 80130d6:	d07c      	beq.n	80131d2 <_dtoa_r+0x1da>
 80130d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80130dc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80130e0:	46b2      	mov	sl, r6
 80130e2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80130e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80130ea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80130ee:	2200      	movs	r2, #0
 80130f0:	4b8b      	ldr	r3, [pc, #556]	; (8013320 <_dtoa_r+0x328>)
 80130f2:	4650      	mov	r0, sl
 80130f4:	4659      	mov	r1, fp
 80130f6:	f7ed f89f 	bl	8000238 <__aeabi_dsub>
 80130fa:	a381      	add	r3, pc, #516	; (adr r3, 8013300 <_dtoa_r+0x308>)
 80130fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013100:	f7ed fa52 	bl	80005a8 <__aeabi_dmul>
 8013104:	a380      	add	r3, pc, #512	; (adr r3, 8013308 <_dtoa_r+0x310>)
 8013106:	e9d3 2300 	ldrd	r2, r3, [r3]
 801310a:	f7ed f897 	bl	800023c <__adddf3>
 801310e:	4606      	mov	r6, r0
 8013110:	4628      	mov	r0, r5
 8013112:	460f      	mov	r7, r1
 8013114:	f7ed f9de 	bl	80004d4 <__aeabi_i2d>
 8013118:	a37d      	add	r3, pc, #500	; (adr r3, 8013310 <_dtoa_r+0x318>)
 801311a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801311e:	f7ed fa43 	bl	80005a8 <__aeabi_dmul>
 8013122:	4602      	mov	r2, r0
 8013124:	460b      	mov	r3, r1
 8013126:	4630      	mov	r0, r6
 8013128:	4639      	mov	r1, r7
 801312a:	f7ed f887 	bl	800023c <__adddf3>
 801312e:	4606      	mov	r6, r0
 8013130:	460f      	mov	r7, r1
 8013132:	f7ed fce9 	bl	8000b08 <__aeabi_d2iz>
 8013136:	2200      	movs	r2, #0
 8013138:	4682      	mov	sl, r0
 801313a:	2300      	movs	r3, #0
 801313c:	4630      	mov	r0, r6
 801313e:	4639      	mov	r1, r7
 8013140:	f7ed fca4 	bl	8000a8c <__aeabi_dcmplt>
 8013144:	b148      	cbz	r0, 801315a <_dtoa_r+0x162>
 8013146:	4650      	mov	r0, sl
 8013148:	f7ed f9c4 	bl	80004d4 <__aeabi_i2d>
 801314c:	4632      	mov	r2, r6
 801314e:	463b      	mov	r3, r7
 8013150:	f7ed fc92 	bl	8000a78 <__aeabi_dcmpeq>
 8013154:	b908      	cbnz	r0, 801315a <_dtoa_r+0x162>
 8013156:	f10a 3aff 	add.w	sl, sl, #4294967295
 801315a:	f1ba 0f16 	cmp.w	sl, #22
 801315e:	d859      	bhi.n	8013214 <_dtoa_r+0x21c>
 8013160:	4970      	ldr	r1, [pc, #448]	; (8013324 <_dtoa_r+0x32c>)
 8013162:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013166:	e9dd 2300 	ldrd	r2, r3, [sp]
 801316a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801316e:	f7ed fcab 	bl	8000ac8 <__aeabi_dcmpgt>
 8013172:	2800      	cmp	r0, #0
 8013174:	d050      	beq.n	8013218 <_dtoa_r+0x220>
 8013176:	f10a 3aff 	add.w	sl, sl, #4294967295
 801317a:	2300      	movs	r3, #0
 801317c:	930f      	str	r3, [sp, #60]	; 0x3c
 801317e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013180:	1b5d      	subs	r5, r3, r5
 8013182:	f1b5 0801 	subs.w	r8, r5, #1
 8013186:	bf49      	itett	mi
 8013188:	f1c5 0301 	rsbmi	r3, r5, #1
 801318c:	2300      	movpl	r3, #0
 801318e:	9305      	strmi	r3, [sp, #20]
 8013190:	f04f 0800 	movmi.w	r8, #0
 8013194:	bf58      	it	pl
 8013196:	9305      	strpl	r3, [sp, #20]
 8013198:	f1ba 0f00 	cmp.w	sl, #0
 801319c:	db3e      	blt.n	801321c <_dtoa_r+0x224>
 801319e:	2300      	movs	r3, #0
 80131a0:	44d0      	add	r8, sl
 80131a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80131a6:	9307      	str	r3, [sp, #28]
 80131a8:	9b06      	ldr	r3, [sp, #24]
 80131aa:	2b09      	cmp	r3, #9
 80131ac:	f200 8090 	bhi.w	80132d0 <_dtoa_r+0x2d8>
 80131b0:	2b05      	cmp	r3, #5
 80131b2:	bfc4      	itt	gt
 80131b4:	3b04      	subgt	r3, #4
 80131b6:	9306      	strgt	r3, [sp, #24]
 80131b8:	9b06      	ldr	r3, [sp, #24]
 80131ba:	f1a3 0302 	sub.w	r3, r3, #2
 80131be:	bfcc      	ite	gt
 80131c0:	2500      	movgt	r5, #0
 80131c2:	2501      	movle	r5, #1
 80131c4:	2b03      	cmp	r3, #3
 80131c6:	f200 808f 	bhi.w	80132e8 <_dtoa_r+0x2f0>
 80131ca:	e8df f003 	tbb	[pc, r3]
 80131ce:	7f7d      	.short	0x7f7d
 80131d0:	7131      	.short	0x7131
 80131d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80131d6:	441d      	add	r5, r3
 80131d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80131dc:	2820      	cmp	r0, #32
 80131de:	dd13      	ble.n	8013208 <_dtoa_r+0x210>
 80131e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80131e4:	9b00      	ldr	r3, [sp, #0]
 80131e6:	fa08 f800 	lsl.w	r8, r8, r0
 80131ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80131ee:	fa23 f000 	lsr.w	r0, r3, r0
 80131f2:	ea48 0000 	orr.w	r0, r8, r0
 80131f6:	f7ed f95d 	bl	80004b4 <__aeabi_ui2d>
 80131fa:	2301      	movs	r3, #1
 80131fc:	4682      	mov	sl, r0
 80131fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8013202:	3d01      	subs	r5, #1
 8013204:	9313      	str	r3, [sp, #76]	; 0x4c
 8013206:	e772      	b.n	80130ee <_dtoa_r+0xf6>
 8013208:	9b00      	ldr	r3, [sp, #0]
 801320a:	f1c0 0020 	rsb	r0, r0, #32
 801320e:	fa03 f000 	lsl.w	r0, r3, r0
 8013212:	e7f0      	b.n	80131f6 <_dtoa_r+0x1fe>
 8013214:	2301      	movs	r3, #1
 8013216:	e7b1      	b.n	801317c <_dtoa_r+0x184>
 8013218:	900f      	str	r0, [sp, #60]	; 0x3c
 801321a:	e7b0      	b.n	801317e <_dtoa_r+0x186>
 801321c:	9b05      	ldr	r3, [sp, #20]
 801321e:	eba3 030a 	sub.w	r3, r3, sl
 8013222:	9305      	str	r3, [sp, #20]
 8013224:	f1ca 0300 	rsb	r3, sl, #0
 8013228:	9307      	str	r3, [sp, #28]
 801322a:	2300      	movs	r3, #0
 801322c:	930e      	str	r3, [sp, #56]	; 0x38
 801322e:	e7bb      	b.n	80131a8 <_dtoa_r+0x1b0>
 8013230:	2301      	movs	r3, #1
 8013232:	930a      	str	r3, [sp, #40]	; 0x28
 8013234:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013236:	2b00      	cmp	r3, #0
 8013238:	dd59      	ble.n	80132ee <_dtoa_r+0x2f6>
 801323a:	9302      	str	r3, [sp, #8]
 801323c:	4699      	mov	r9, r3
 801323e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013240:	2200      	movs	r2, #0
 8013242:	6072      	str	r2, [r6, #4]
 8013244:	2204      	movs	r2, #4
 8013246:	f102 0014 	add.w	r0, r2, #20
 801324a:	4298      	cmp	r0, r3
 801324c:	6871      	ldr	r1, [r6, #4]
 801324e:	d953      	bls.n	80132f8 <_dtoa_r+0x300>
 8013250:	4620      	mov	r0, r4
 8013252:	f000 fe7d 	bl	8013f50 <_Balloc>
 8013256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013258:	6030      	str	r0, [r6, #0]
 801325a:	f1b9 0f0e 	cmp.w	r9, #14
 801325e:	f8d3 b000 	ldr.w	fp, [r3]
 8013262:	f200 80e6 	bhi.w	8013432 <_dtoa_r+0x43a>
 8013266:	2d00      	cmp	r5, #0
 8013268:	f000 80e3 	beq.w	8013432 <_dtoa_r+0x43a>
 801326c:	ed9d 7b00 	vldr	d7, [sp]
 8013270:	f1ba 0f00 	cmp.w	sl, #0
 8013274:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8013278:	dd74      	ble.n	8013364 <_dtoa_r+0x36c>
 801327a:	4a2a      	ldr	r2, [pc, #168]	; (8013324 <_dtoa_r+0x32c>)
 801327c:	f00a 030f 	and.w	r3, sl, #15
 8013280:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013284:	ed93 7b00 	vldr	d7, [r3]
 8013288:	ea4f 162a 	mov.w	r6, sl, asr #4
 801328c:	06f0      	lsls	r0, r6, #27
 801328e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8013292:	d565      	bpl.n	8013360 <_dtoa_r+0x368>
 8013294:	4b24      	ldr	r3, [pc, #144]	; (8013328 <_dtoa_r+0x330>)
 8013296:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801329a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801329e:	f7ed faad 	bl	80007fc <__aeabi_ddiv>
 80132a2:	e9cd 0100 	strd	r0, r1, [sp]
 80132a6:	f006 060f 	and.w	r6, r6, #15
 80132aa:	2503      	movs	r5, #3
 80132ac:	4f1e      	ldr	r7, [pc, #120]	; (8013328 <_dtoa_r+0x330>)
 80132ae:	e04c      	b.n	801334a <_dtoa_r+0x352>
 80132b0:	2301      	movs	r3, #1
 80132b2:	930a      	str	r3, [sp, #40]	; 0x28
 80132b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80132b6:	4453      	add	r3, sl
 80132b8:	f103 0901 	add.w	r9, r3, #1
 80132bc:	9302      	str	r3, [sp, #8]
 80132be:	464b      	mov	r3, r9
 80132c0:	2b01      	cmp	r3, #1
 80132c2:	bfb8      	it	lt
 80132c4:	2301      	movlt	r3, #1
 80132c6:	e7ba      	b.n	801323e <_dtoa_r+0x246>
 80132c8:	2300      	movs	r3, #0
 80132ca:	e7b2      	b.n	8013232 <_dtoa_r+0x23a>
 80132cc:	2300      	movs	r3, #0
 80132ce:	e7f0      	b.n	80132b2 <_dtoa_r+0x2ba>
 80132d0:	2501      	movs	r5, #1
 80132d2:	2300      	movs	r3, #0
 80132d4:	9306      	str	r3, [sp, #24]
 80132d6:	950a      	str	r5, [sp, #40]	; 0x28
 80132d8:	f04f 33ff 	mov.w	r3, #4294967295
 80132dc:	9302      	str	r3, [sp, #8]
 80132de:	4699      	mov	r9, r3
 80132e0:	2200      	movs	r2, #0
 80132e2:	2312      	movs	r3, #18
 80132e4:	920b      	str	r2, [sp, #44]	; 0x2c
 80132e6:	e7aa      	b.n	801323e <_dtoa_r+0x246>
 80132e8:	2301      	movs	r3, #1
 80132ea:	930a      	str	r3, [sp, #40]	; 0x28
 80132ec:	e7f4      	b.n	80132d8 <_dtoa_r+0x2e0>
 80132ee:	2301      	movs	r3, #1
 80132f0:	9302      	str	r3, [sp, #8]
 80132f2:	4699      	mov	r9, r3
 80132f4:	461a      	mov	r2, r3
 80132f6:	e7f5      	b.n	80132e4 <_dtoa_r+0x2ec>
 80132f8:	3101      	adds	r1, #1
 80132fa:	6071      	str	r1, [r6, #4]
 80132fc:	0052      	lsls	r2, r2, #1
 80132fe:	e7a2      	b.n	8013246 <_dtoa_r+0x24e>
 8013300:	636f4361 	.word	0x636f4361
 8013304:	3fd287a7 	.word	0x3fd287a7
 8013308:	8b60c8b3 	.word	0x8b60c8b3
 801330c:	3fc68a28 	.word	0x3fc68a28
 8013310:	509f79fb 	.word	0x509f79fb
 8013314:	3fd34413 	.word	0x3fd34413
 8013318:	7ff00000 	.word	0x7ff00000
 801331c:	08017a35 	.word	0x08017a35
 8013320:	3ff80000 	.word	0x3ff80000
 8013324:	08017af0 	.word	0x08017af0
 8013328:	08017ac8 	.word	0x08017ac8
 801332c:	08017a61 	.word	0x08017a61
 8013330:	07f1      	lsls	r1, r6, #31
 8013332:	d508      	bpl.n	8013346 <_dtoa_r+0x34e>
 8013334:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013338:	e9d7 2300 	ldrd	r2, r3, [r7]
 801333c:	f7ed f934 	bl	80005a8 <__aeabi_dmul>
 8013340:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013344:	3501      	adds	r5, #1
 8013346:	1076      	asrs	r6, r6, #1
 8013348:	3708      	adds	r7, #8
 801334a:	2e00      	cmp	r6, #0
 801334c:	d1f0      	bne.n	8013330 <_dtoa_r+0x338>
 801334e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013352:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013356:	f7ed fa51 	bl	80007fc <__aeabi_ddiv>
 801335a:	e9cd 0100 	strd	r0, r1, [sp]
 801335e:	e01a      	b.n	8013396 <_dtoa_r+0x39e>
 8013360:	2502      	movs	r5, #2
 8013362:	e7a3      	b.n	80132ac <_dtoa_r+0x2b4>
 8013364:	f000 80a0 	beq.w	80134a8 <_dtoa_r+0x4b0>
 8013368:	f1ca 0600 	rsb	r6, sl, #0
 801336c:	4b9f      	ldr	r3, [pc, #636]	; (80135ec <_dtoa_r+0x5f4>)
 801336e:	4fa0      	ldr	r7, [pc, #640]	; (80135f0 <_dtoa_r+0x5f8>)
 8013370:	f006 020f 	and.w	r2, r6, #15
 8013374:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801337c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8013380:	f7ed f912 	bl	80005a8 <__aeabi_dmul>
 8013384:	e9cd 0100 	strd	r0, r1, [sp]
 8013388:	1136      	asrs	r6, r6, #4
 801338a:	2300      	movs	r3, #0
 801338c:	2502      	movs	r5, #2
 801338e:	2e00      	cmp	r6, #0
 8013390:	d17f      	bne.n	8013492 <_dtoa_r+0x49a>
 8013392:	2b00      	cmp	r3, #0
 8013394:	d1e1      	bne.n	801335a <_dtoa_r+0x362>
 8013396:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013398:	2b00      	cmp	r3, #0
 801339a:	f000 8087 	beq.w	80134ac <_dtoa_r+0x4b4>
 801339e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80133a2:	2200      	movs	r2, #0
 80133a4:	4b93      	ldr	r3, [pc, #588]	; (80135f4 <_dtoa_r+0x5fc>)
 80133a6:	4630      	mov	r0, r6
 80133a8:	4639      	mov	r1, r7
 80133aa:	f7ed fb6f 	bl	8000a8c <__aeabi_dcmplt>
 80133ae:	2800      	cmp	r0, #0
 80133b0:	d07c      	beq.n	80134ac <_dtoa_r+0x4b4>
 80133b2:	f1b9 0f00 	cmp.w	r9, #0
 80133b6:	d079      	beq.n	80134ac <_dtoa_r+0x4b4>
 80133b8:	9b02      	ldr	r3, [sp, #8]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	dd35      	ble.n	801342a <_dtoa_r+0x432>
 80133be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80133c2:	9308      	str	r3, [sp, #32]
 80133c4:	4639      	mov	r1, r7
 80133c6:	2200      	movs	r2, #0
 80133c8:	4b8b      	ldr	r3, [pc, #556]	; (80135f8 <_dtoa_r+0x600>)
 80133ca:	4630      	mov	r0, r6
 80133cc:	f7ed f8ec 	bl	80005a8 <__aeabi_dmul>
 80133d0:	e9cd 0100 	strd	r0, r1, [sp]
 80133d4:	9f02      	ldr	r7, [sp, #8]
 80133d6:	3501      	adds	r5, #1
 80133d8:	4628      	mov	r0, r5
 80133da:	f7ed f87b 	bl	80004d4 <__aeabi_i2d>
 80133de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80133e2:	f7ed f8e1 	bl	80005a8 <__aeabi_dmul>
 80133e6:	2200      	movs	r2, #0
 80133e8:	4b84      	ldr	r3, [pc, #528]	; (80135fc <_dtoa_r+0x604>)
 80133ea:	f7ec ff27 	bl	800023c <__adddf3>
 80133ee:	4605      	mov	r5, r0
 80133f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80133f4:	2f00      	cmp	r7, #0
 80133f6:	d15d      	bne.n	80134b4 <_dtoa_r+0x4bc>
 80133f8:	2200      	movs	r2, #0
 80133fa:	4b81      	ldr	r3, [pc, #516]	; (8013600 <_dtoa_r+0x608>)
 80133fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013400:	f7ec ff1a 	bl	8000238 <__aeabi_dsub>
 8013404:	462a      	mov	r2, r5
 8013406:	4633      	mov	r3, r6
 8013408:	e9cd 0100 	strd	r0, r1, [sp]
 801340c:	f7ed fb5c 	bl	8000ac8 <__aeabi_dcmpgt>
 8013410:	2800      	cmp	r0, #0
 8013412:	f040 8288 	bne.w	8013926 <_dtoa_r+0x92e>
 8013416:	462a      	mov	r2, r5
 8013418:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801341c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013420:	f7ed fb34 	bl	8000a8c <__aeabi_dcmplt>
 8013424:	2800      	cmp	r0, #0
 8013426:	f040 827c 	bne.w	8013922 <_dtoa_r+0x92a>
 801342a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801342e:	e9cd 2300 	strd	r2, r3, [sp]
 8013432:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013434:	2b00      	cmp	r3, #0
 8013436:	f2c0 8150 	blt.w	80136da <_dtoa_r+0x6e2>
 801343a:	f1ba 0f0e 	cmp.w	sl, #14
 801343e:	f300 814c 	bgt.w	80136da <_dtoa_r+0x6e2>
 8013442:	4b6a      	ldr	r3, [pc, #424]	; (80135ec <_dtoa_r+0x5f4>)
 8013444:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013448:	ed93 7b00 	vldr	d7, [r3]
 801344c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801344e:	2b00      	cmp	r3, #0
 8013450:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013454:	f280 80d8 	bge.w	8013608 <_dtoa_r+0x610>
 8013458:	f1b9 0f00 	cmp.w	r9, #0
 801345c:	f300 80d4 	bgt.w	8013608 <_dtoa_r+0x610>
 8013460:	f040 825e 	bne.w	8013920 <_dtoa_r+0x928>
 8013464:	2200      	movs	r2, #0
 8013466:	4b66      	ldr	r3, [pc, #408]	; (8013600 <_dtoa_r+0x608>)
 8013468:	ec51 0b17 	vmov	r0, r1, d7
 801346c:	f7ed f89c 	bl	80005a8 <__aeabi_dmul>
 8013470:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013474:	f7ed fb1e 	bl	8000ab4 <__aeabi_dcmpge>
 8013478:	464f      	mov	r7, r9
 801347a:	464e      	mov	r6, r9
 801347c:	2800      	cmp	r0, #0
 801347e:	f040 8234 	bne.w	80138ea <_dtoa_r+0x8f2>
 8013482:	2331      	movs	r3, #49	; 0x31
 8013484:	f10b 0501 	add.w	r5, fp, #1
 8013488:	f88b 3000 	strb.w	r3, [fp]
 801348c:	f10a 0a01 	add.w	sl, sl, #1
 8013490:	e22f      	b.n	80138f2 <_dtoa_r+0x8fa>
 8013492:	07f2      	lsls	r2, r6, #31
 8013494:	d505      	bpl.n	80134a2 <_dtoa_r+0x4aa>
 8013496:	e9d7 2300 	ldrd	r2, r3, [r7]
 801349a:	f7ed f885 	bl	80005a8 <__aeabi_dmul>
 801349e:	3501      	adds	r5, #1
 80134a0:	2301      	movs	r3, #1
 80134a2:	1076      	asrs	r6, r6, #1
 80134a4:	3708      	adds	r7, #8
 80134a6:	e772      	b.n	801338e <_dtoa_r+0x396>
 80134a8:	2502      	movs	r5, #2
 80134aa:	e774      	b.n	8013396 <_dtoa_r+0x39e>
 80134ac:	f8cd a020 	str.w	sl, [sp, #32]
 80134b0:	464f      	mov	r7, r9
 80134b2:	e791      	b.n	80133d8 <_dtoa_r+0x3e0>
 80134b4:	4b4d      	ldr	r3, [pc, #308]	; (80135ec <_dtoa_r+0x5f4>)
 80134b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80134ba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80134be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d047      	beq.n	8013554 <_dtoa_r+0x55c>
 80134c4:	4602      	mov	r2, r0
 80134c6:	460b      	mov	r3, r1
 80134c8:	2000      	movs	r0, #0
 80134ca:	494e      	ldr	r1, [pc, #312]	; (8013604 <_dtoa_r+0x60c>)
 80134cc:	f7ed f996 	bl	80007fc <__aeabi_ddiv>
 80134d0:	462a      	mov	r2, r5
 80134d2:	4633      	mov	r3, r6
 80134d4:	f7ec feb0 	bl	8000238 <__aeabi_dsub>
 80134d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80134dc:	465d      	mov	r5, fp
 80134de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80134e2:	f7ed fb11 	bl	8000b08 <__aeabi_d2iz>
 80134e6:	4606      	mov	r6, r0
 80134e8:	f7ec fff4 	bl	80004d4 <__aeabi_i2d>
 80134ec:	4602      	mov	r2, r0
 80134ee:	460b      	mov	r3, r1
 80134f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80134f4:	f7ec fea0 	bl	8000238 <__aeabi_dsub>
 80134f8:	3630      	adds	r6, #48	; 0x30
 80134fa:	f805 6b01 	strb.w	r6, [r5], #1
 80134fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8013502:	e9cd 0100 	strd	r0, r1, [sp]
 8013506:	f7ed fac1 	bl	8000a8c <__aeabi_dcmplt>
 801350a:	2800      	cmp	r0, #0
 801350c:	d163      	bne.n	80135d6 <_dtoa_r+0x5de>
 801350e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013512:	2000      	movs	r0, #0
 8013514:	4937      	ldr	r1, [pc, #220]	; (80135f4 <_dtoa_r+0x5fc>)
 8013516:	f7ec fe8f 	bl	8000238 <__aeabi_dsub>
 801351a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801351e:	f7ed fab5 	bl	8000a8c <__aeabi_dcmplt>
 8013522:	2800      	cmp	r0, #0
 8013524:	f040 80b7 	bne.w	8013696 <_dtoa_r+0x69e>
 8013528:	eba5 030b 	sub.w	r3, r5, fp
 801352c:	429f      	cmp	r7, r3
 801352e:	f77f af7c 	ble.w	801342a <_dtoa_r+0x432>
 8013532:	2200      	movs	r2, #0
 8013534:	4b30      	ldr	r3, [pc, #192]	; (80135f8 <_dtoa_r+0x600>)
 8013536:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801353a:	f7ed f835 	bl	80005a8 <__aeabi_dmul>
 801353e:	2200      	movs	r2, #0
 8013540:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013544:	4b2c      	ldr	r3, [pc, #176]	; (80135f8 <_dtoa_r+0x600>)
 8013546:	e9dd 0100 	ldrd	r0, r1, [sp]
 801354a:	f7ed f82d 	bl	80005a8 <__aeabi_dmul>
 801354e:	e9cd 0100 	strd	r0, r1, [sp]
 8013552:	e7c4      	b.n	80134de <_dtoa_r+0x4e6>
 8013554:	462a      	mov	r2, r5
 8013556:	4633      	mov	r3, r6
 8013558:	f7ed f826 	bl	80005a8 <__aeabi_dmul>
 801355c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013560:	eb0b 0507 	add.w	r5, fp, r7
 8013564:	465e      	mov	r6, fp
 8013566:	e9dd 0100 	ldrd	r0, r1, [sp]
 801356a:	f7ed facd 	bl	8000b08 <__aeabi_d2iz>
 801356e:	4607      	mov	r7, r0
 8013570:	f7ec ffb0 	bl	80004d4 <__aeabi_i2d>
 8013574:	3730      	adds	r7, #48	; 0x30
 8013576:	4602      	mov	r2, r0
 8013578:	460b      	mov	r3, r1
 801357a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801357e:	f7ec fe5b 	bl	8000238 <__aeabi_dsub>
 8013582:	f806 7b01 	strb.w	r7, [r6], #1
 8013586:	42ae      	cmp	r6, r5
 8013588:	e9cd 0100 	strd	r0, r1, [sp]
 801358c:	f04f 0200 	mov.w	r2, #0
 8013590:	d126      	bne.n	80135e0 <_dtoa_r+0x5e8>
 8013592:	4b1c      	ldr	r3, [pc, #112]	; (8013604 <_dtoa_r+0x60c>)
 8013594:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8013598:	f7ec fe50 	bl	800023c <__adddf3>
 801359c:	4602      	mov	r2, r0
 801359e:	460b      	mov	r3, r1
 80135a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80135a4:	f7ed fa90 	bl	8000ac8 <__aeabi_dcmpgt>
 80135a8:	2800      	cmp	r0, #0
 80135aa:	d174      	bne.n	8013696 <_dtoa_r+0x69e>
 80135ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80135b0:	2000      	movs	r0, #0
 80135b2:	4914      	ldr	r1, [pc, #80]	; (8013604 <_dtoa_r+0x60c>)
 80135b4:	f7ec fe40 	bl	8000238 <__aeabi_dsub>
 80135b8:	4602      	mov	r2, r0
 80135ba:	460b      	mov	r3, r1
 80135bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80135c0:	f7ed fa64 	bl	8000a8c <__aeabi_dcmplt>
 80135c4:	2800      	cmp	r0, #0
 80135c6:	f43f af30 	beq.w	801342a <_dtoa_r+0x432>
 80135ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80135ce:	2b30      	cmp	r3, #48	; 0x30
 80135d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80135d4:	d002      	beq.n	80135dc <_dtoa_r+0x5e4>
 80135d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80135da:	e04a      	b.n	8013672 <_dtoa_r+0x67a>
 80135dc:	4615      	mov	r5, r2
 80135de:	e7f4      	b.n	80135ca <_dtoa_r+0x5d2>
 80135e0:	4b05      	ldr	r3, [pc, #20]	; (80135f8 <_dtoa_r+0x600>)
 80135e2:	f7ec ffe1 	bl	80005a8 <__aeabi_dmul>
 80135e6:	e9cd 0100 	strd	r0, r1, [sp]
 80135ea:	e7bc      	b.n	8013566 <_dtoa_r+0x56e>
 80135ec:	08017af0 	.word	0x08017af0
 80135f0:	08017ac8 	.word	0x08017ac8
 80135f4:	3ff00000 	.word	0x3ff00000
 80135f8:	40240000 	.word	0x40240000
 80135fc:	401c0000 	.word	0x401c0000
 8013600:	40140000 	.word	0x40140000
 8013604:	3fe00000 	.word	0x3fe00000
 8013608:	e9dd 6700 	ldrd	r6, r7, [sp]
 801360c:	465d      	mov	r5, fp
 801360e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013612:	4630      	mov	r0, r6
 8013614:	4639      	mov	r1, r7
 8013616:	f7ed f8f1 	bl	80007fc <__aeabi_ddiv>
 801361a:	f7ed fa75 	bl	8000b08 <__aeabi_d2iz>
 801361e:	4680      	mov	r8, r0
 8013620:	f7ec ff58 	bl	80004d4 <__aeabi_i2d>
 8013624:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013628:	f7ec ffbe 	bl	80005a8 <__aeabi_dmul>
 801362c:	4602      	mov	r2, r0
 801362e:	460b      	mov	r3, r1
 8013630:	4630      	mov	r0, r6
 8013632:	4639      	mov	r1, r7
 8013634:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8013638:	f7ec fdfe 	bl	8000238 <__aeabi_dsub>
 801363c:	f805 6b01 	strb.w	r6, [r5], #1
 8013640:	eba5 060b 	sub.w	r6, r5, fp
 8013644:	45b1      	cmp	r9, r6
 8013646:	4602      	mov	r2, r0
 8013648:	460b      	mov	r3, r1
 801364a:	d139      	bne.n	80136c0 <_dtoa_r+0x6c8>
 801364c:	f7ec fdf6 	bl	800023c <__adddf3>
 8013650:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013654:	4606      	mov	r6, r0
 8013656:	460f      	mov	r7, r1
 8013658:	f7ed fa36 	bl	8000ac8 <__aeabi_dcmpgt>
 801365c:	b9c8      	cbnz	r0, 8013692 <_dtoa_r+0x69a>
 801365e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013662:	4630      	mov	r0, r6
 8013664:	4639      	mov	r1, r7
 8013666:	f7ed fa07 	bl	8000a78 <__aeabi_dcmpeq>
 801366a:	b110      	cbz	r0, 8013672 <_dtoa_r+0x67a>
 801366c:	f018 0f01 	tst.w	r8, #1
 8013670:	d10f      	bne.n	8013692 <_dtoa_r+0x69a>
 8013672:	9904      	ldr	r1, [sp, #16]
 8013674:	4620      	mov	r0, r4
 8013676:	f000 fc9f 	bl	8013fb8 <_Bfree>
 801367a:	2300      	movs	r3, #0
 801367c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801367e:	702b      	strb	r3, [r5, #0]
 8013680:	f10a 0301 	add.w	r3, sl, #1
 8013684:	6013      	str	r3, [r2, #0]
 8013686:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013688:	2b00      	cmp	r3, #0
 801368a:	f000 8241 	beq.w	8013b10 <_dtoa_r+0xb18>
 801368e:	601d      	str	r5, [r3, #0]
 8013690:	e23e      	b.n	8013b10 <_dtoa_r+0xb18>
 8013692:	f8cd a020 	str.w	sl, [sp, #32]
 8013696:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801369a:	2a39      	cmp	r2, #57	; 0x39
 801369c:	f105 33ff 	add.w	r3, r5, #4294967295
 80136a0:	d108      	bne.n	80136b4 <_dtoa_r+0x6bc>
 80136a2:	459b      	cmp	fp, r3
 80136a4:	d10a      	bne.n	80136bc <_dtoa_r+0x6c4>
 80136a6:	9b08      	ldr	r3, [sp, #32]
 80136a8:	3301      	adds	r3, #1
 80136aa:	9308      	str	r3, [sp, #32]
 80136ac:	2330      	movs	r3, #48	; 0x30
 80136ae:	f88b 3000 	strb.w	r3, [fp]
 80136b2:	465b      	mov	r3, fp
 80136b4:	781a      	ldrb	r2, [r3, #0]
 80136b6:	3201      	adds	r2, #1
 80136b8:	701a      	strb	r2, [r3, #0]
 80136ba:	e78c      	b.n	80135d6 <_dtoa_r+0x5de>
 80136bc:	461d      	mov	r5, r3
 80136be:	e7ea      	b.n	8013696 <_dtoa_r+0x69e>
 80136c0:	2200      	movs	r2, #0
 80136c2:	4b9b      	ldr	r3, [pc, #620]	; (8013930 <_dtoa_r+0x938>)
 80136c4:	f7ec ff70 	bl	80005a8 <__aeabi_dmul>
 80136c8:	2200      	movs	r2, #0
 80136ca:	2300      	movs	r3, #0
 80136cc:	4606      	mov	r6, r0
 80136ce:	460f      	mov	r7, r1
 80136d0:	f7ed f9d2 	bl	8000a78 <__aeabi_dcmpeq>
 80136d4:	2800      	cmp	r0, #0
 80136d6:	d09a      	beq.n	801360e <_dtoa_r+0x616>
 80136d8:	e7cb      	b.n	8013672 <_dtoa_r+0x67a>
 80136da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80136dc:	2a00      	cmp	r2, #0
 80136de:	f000 808b 	beq.w	80137f8 <_dtoa_r+0x800>
 80136e2:	9a06      	ldr	r2, [sp, #24]
 80136e4:	2a01      	cmp	r2, #1
 80136e6:	dc6e      	bgt.n	80137c6 <_dtoa_r+0x7ce>
 80136e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80136ea:	2a00      	cmp	r2, #0
 80136ec:	d067      	beq.n	80137be <_dtoa_r+0x7c6>
 80136ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80136f2:	9f07      	ldr	r7, [sp, #28]
 80136f4:	9d05      	ldr	r5, [sp, #20]
 80136f6:	9a05      	ldr	r2, [sp, #20]
 80136f8:	2101      	movs	r1, #1
 80136fa:	441a      	add	r2, r3
 80136fc:	4620      	mov	r0, r4
 80136fe:	9205      	str	r2, [sp, #20]
 8013700:	4498      	add	r8, r3
 8013702:	f000 fcf9 	bl	80140f8 <__i2b>
 8013706:	4606      	mov	r6, r0
 8013708:	2d00      	cmp	r5, #0
 801370a:	dd0c      	ble.n	8013726 <_dtoa_r+0x72e>
 801370c:	f1b8 0f00 	cmp.w	r8, #0
 8013710:	dd09      	ble.n	8013726 <_dtoa_r+0x72e>
 8013712:	4545      	cmp	r5, r8
 8013714:	9a05      	ldr	r2, [sp, #20]
 8013716:	462b      	mov	r3, r5
 8013718:	bfa8      	it	ge
 801371a:	4643      	movge	r3, r8
 801371c:	1ad2      	subs	r2, r2, r3
 801371e:	9205      	str	r2, [sp, #20]
 8013720:	1aed      	subs	r5, r5, r3
 8013722:	eba8 0803 	sub.w	r8, r8, r3
 8013726:	9b07      	ldr	r3, [sp, #28]
 8013728:	b1eb      	cbz	r3, 8013766 <_dtoa_r+0x76e>
 801372a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801372c:	2b00      	cmp	r3, #0
 801372e:	d067      	beq.n	8013800 <_dtoa_r+0x808>
 8013730:	b18f      	cbz	r7, 8013756 <_dtoa_r+0x75e>
 8013732:	4631      	mov	r1, r6
 8013734:	463a      	mov	r2, r7
 8013736:	4620      	mov	r0, r4
 8013738:	f000 fd7e 	bl	8014238 <__pow5mult>
 801373c:	9a04      	ldr	r2, [sp, #16]
 801373e:	4601      	mov	r1, r0
 8013740:	4606      	mov	r6, r0
 8013742:	4620      	mov	r0, r4
 8013744:	f000 fce1 	bl	801410a <__multiply>
 8013748:	9904      	ldr	r1, [sp, #16]
 801374a:	9008      	str	r0, [sp, #32]
 801374c:	4620      	mov	r0, r4
 801374e:	f000 fc33 	bl	8013fb8 <_Bfree>
 8013752:	9b08      	ldr	r3, [sp, #32]
 8013754:	9304      	str	r3, [sp, #16]
 8013756:	9b07      	ldr	r3, [sp, #28]
 8013758:	1bda      	subs	r2, r3, r7
 801375a:	d004      	beq.n	8013766 <_dtoa_r+0x76e>
 801375c:	9904      	ldr	r1, [sp, #16]
 801375e:	4620      	mov	r0, r4
 8013760:	f000 fd6a 	bl	8014238 <__pow5mult>
 8013764:	9004      	str	r0, [sp, #16]
 8013766:	2101      	movs	r1, #1
 8013768:	4620      	mov	r0, r4
 801376a:	f000 fcc5 	bl	80140f8 <__i2b>
 801376e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013770:	4607      	mov	r7, r0
 8013772:	2b00      	cmp	r3, #0
 8013774:	f000 81d0 	beq.w	8013b18 <_dtoa_r+0xb20>
 8013778:	461a      	mov	r2, r3
 801377a:	4601      	mov	r1, r0
 801377c:	4620      	mov	r0, r4
 801377e:	f000 fd5b 	bl	8014238 <__pow5mult>
 8013782:	9b06      	ldr	r3, [sp, #24]
 8013784:	2b01      	cmp	r3, #1
 8013786:	4607      	mov	r7, r0
 8013788:	dc40      	bgt.n	801380c <_dtoa_r+0x814>
 801378a:	9b00      	ldr	r3, [sp, #0]
 801378c:	2b00      	cmp	r3, #0
 801378e:	d139      	bne.n	8013804 <_dtoa_r+0x80c>
 8013790:	9b01      	ldr	r3, [sp, #4]
 8013792:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013796:	2b00      	cmp	r3, #0
 8013798:	d136      	bne.n	8013808 <_dtoa_r+0x810>
 801379a:	9b01      	ldr	r3, [sp, #4]
 801379c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80137a0:	0d1b      	lsrs	r3, r3, #20
 80137a2:	051b      	lsls	r3, r3, #20
 80137a4:	b12b      	cbz	r3, 80137b2 <_dtoa_r+0x7ba>
 80137a6:	9b05      	ldr	r3, [sp, #20]
 80137a8:	3301      	adds	r3, #1
 80137aa:	9305      	str	r3, [sp, #20]
 80137ac:	f108 0801 	add.w	r8, r8, #1
 80137b0:	2301      	movs	r3, #1
 80137b2:	9307      	str	r3, [sp, #28]
 80137b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d12a      	bne.n	8013810 <_dtoa_r+0x818>
 80137ba:	2001      	movs	r0, #1
 80137bc:	e030      	b.n	8013820 <_dtoa_r+0x828>
 80137be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80137c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80137c4:	e795      	b.n	80136f2 <_dtoa_r+0x6fa>
 80137c6:	9b07      	ldr	r3, [sp, #28]
 80137c8:	f109 37ff 	add.w	r7, r9, #4294967295
 80137cc:	42bb      	cmp	r3, r7
 80137ce:	bfbf      	itttt	lt
 80137d0:	9b07      	ldrlt	r3, [sp, #28]
 80137d2:	9707      	strlt	r7, [sp, #28]
 80137d4:	1afa      	sublt	r2, r7, r3
 80137d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80137d8:	bfbb      	ittet	lt
 80137da:	189b      	addlt	r3, r3, r2
 80137dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80137de:	1bdf      	subge	r7, r3, r7
 80137e0:	2700      	movlt	r7, #0
 80137e2:	f1b9 0f00 	cmp.w	r9, #0
 80137e6:	bfb5      	itete	lt
 80137e8:	9b05      	ldrlt	r3, [sp, #20]
 80137ea:	9d05      	ldrge	r5, [sp, #20]
 80137ec:	eba3 0509 	sublt.w	r5, r3, r9
 80137f0:	464b      	movge	r3, r9
 80137f2:	bfb8      	it	lt
 80137f4:	2300      	movlt	r3, #0
 80137f6:	e77e      	b.n	80136f6 <_dtoa_r+0x6fe>
 80137f8:	9f07      	ldr	r7, [sp, #28]
 80137fa:	9d05      	ldr	r5, [sp, #20]
 80137fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80137fe:	e783      	b.n	8013708 <_dtoa_r+0x710>
 8013800:	9a07      	ldr	r2, [sp, #28]
 8013802:	e7ab      	b.n	801375c <_dtoa_r+0x764>
 8013804:	2300      	movs	r3, #0
 8013806:	e7d4      	b.n	80137b2 <_dtoa_r+0x7ba>
 8013808:	9b00      	ldr	r3, [sp, #0]
 801380a:	e7d2      	b.n	80137b2 <_dtoa_r+0x7ba>
 801380c:	2300      	movs	r3, #0
 801380e:	9307      	str	r3, [sp, #28]
 8013810:	693b      	ldr	r3, [r7, #16]
 8013812:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8013816:	6918      	ldr	r0, [r3, #16]
 8013818:	f000 fc20 	bl	801405c <__hi0bits>
 801381c:	f1c0 0020 	rsb	r0, r0, #32
 8013820:	4440      	add	r0, r8
 8013822:	f010 001f 	ands.w	r0, r0, #31
 8013826:	d047      	beq.n	80138b8 <_dtoa_r+0x8c0>
 8013828:	f1c0 0320 	rsb	r3, r0, #32
 801382c:	2b04      	cmp	r3, #4
 801382e:	dd3b      	ble.n	80138a8 <_dtoa_r+0x8b0>
 8013830:	9b05      	ldr	r3, [sp, #20]
 8013832:	f1c0 001c 	rsb	r0, r0, #28
 8013836:	4403      	add	r3, r0
 8013838:	9305      	str	r3, [sp, #20]
 801383a:	4405      	add	r5, r0
 801383c:	4480      	add	r8, r0
 801383e:	9b05      	ldr	r3, [sp, #20]
 8013840:	2b00      	cmp	r3, #0
 8013842:	dd05      	ble.n	8013850 <_dtoa_r+0x858>
 8013844:	461a      	mov	r2, r3
 8013846:	9904      	ldr	r1, [sp, #16]
 8013848:	4620      	mov	r0, r4
 801384a:	f000 fd43 	bl	80142d4 <__lshift>
 801384e:	9004      	str	r0, [sp, #16]
 8013850:	f1b8 0f00 	cmp.w	r8, #0
 8013854:	dd05      	ble.n	8013862 <_dtoa_r+0x86a>
 8013856:	4639      	mov	r1, r7
 8013858:	4642      	mov	r2, r8
 801385a:	4620      	mov	r0, r4
 801385c:	f000 fd3a 	bl	80142d4 <__lshift>
 8013860:	4607      	mov	r7, r0
 8013862:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013864:	b353      	cbz	r3, 80138bc <_dtoa_r+0x8c4>
 8013866:	4639      	mov	r1, r7
 8013868:	9804      	ldr	r0, [sp, #16]
 801386a:	f000 fd87 	bl	801437c <__mcmp>
 801386e:	2800      	cmp	r0, #0
 8013870:	da24      	bge.n	80138bc <_dtoa_r+0x8c4>
 8013872:	2300      	movs	r3, #0
 8013874:	220a      	movs	r2, #10
 8013876:	9904      	ldr	r1, [sp, #16]
 8013878:	4620      	mov	r0, r4
 801387a:	f000 fbb4 	bl	8013fe6 <__multadd>
 801387e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013880:	9004      	str	r0, [sp, #16]
 8013882:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013886:	2b00      	cmp	r3, #0
 8013888:	f000 814d 	beq.w	8013b26 <_dtoa_r+0xb2e>
 801388c:	2300      	movs	r3, #0
 801388e:	4631      	mov	r1, r6
 8013890:	220a      	movs	r2, #10
 8013892:	4620      	mov	r0, r4
 8013894:	f000 fba7 	bl	8013fe6 <__multadd>
 8013898:	9b02      	ldr	r3, [sp, #8]
 801389a:	2b00      	cmp	r3, #0
 801389c:	4606      	mov	r6, r0
 801389e:	dc4f      	bgt.n	8013940 <_dtoa_r+0x948>
 80138a0:	9b06      	ldr	r3, [sp, #24]
 80138a2:	2b02      	cmp	r3, #2
 80138a4:	dd4c      	ble.n	8013940 <_dtoa_r+0x948>
 80138a6:	e011      	b.n	80138cc <_dtoa_r+0x8d4>
 80138a8:	d0c9      	beq.n	801383e <_dtoa_r+0x846>
 80138aa:	9a05      	ldr	r2, [sp, #20]
 80138ac:	331c      	adds	r3, #28
 80138ae:	441a      	add	r2, r3
 80138b0:	9205      	str	r2, [sp, #20]
 80138b2:	441d      	add	r5, r3
 80138b4:	4498      	add	r8, r3
 80138b6:	e7c2      	b.n	801383e <_dtoa_r+0x846>
 80138b8:	4603      	mov	r3, r0
 80138ba:	e7f6      	b.n	80138aa <_dtoa_r+0x8b2>
 80138bc:	f1b9 0f00 	cmp.w	r9, #0
 80138c0:	dc38      	bgt.n	8013934 <_dtoa_r+0x93c>
 80138c2:	9b06      	ldr	r3, [sp, #24]
 80138c4:	2b02      	cmp	r3, #2
 80138c6:	dd35      	ble.n	8013934 <_dtoa_r+0x93c>
 80138c8:	f8cd 9008 	str.w	r9, [sp, #8]
 80138cc:	9b02      	ldr	r3, [sp, #8]
 80138ce:	b963      	cbnz	r3, 80138ea <_dtoa_r+0x8f2>
 80138d0:	4639      	mov	r1, r7
 80138d2:	2205      	movs	r2, #5
 80138d4:	4620      	mov	r0, r4
 80138d6:	f000 fb86 	bl	8013fe6 <__multadd>
 80138da:	4601      	mov	r1, r0
 80138dc:	4607      	mov	r7, r0
 80138de:	9804      	ldr	r0, [sp, #16]
 80138e0:	f000 fd4c 	bl	801437c <__mcmp>
 80138e4:	2800      	cmp	r0, #0
 80138e6:	f73f adcc 	bgt.w	8013482 <_dtoa_r+0x48a>
 80138ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80138ec:	465d      	mov	r5, fp
 80138ee:	ea6f 0a03 	mvn.w	sl, r3
 80138f2:	f04f 0900 	mov.w	r9, #0
 80138f6:	4639      	mov	r1, r7
 80138f8:	4620      	mov	r0, r4
 80138fa:	f000 fb5d 	bl	8013fb8 <_Bfree>
 80138fe:	2e00      	cmp	r6, #0
 8013900:	f43f aeb7 	beq.w	8013672 <_dtoa_r+0x67a>
 8013904:	f1b9 0f00 	cmp.w	r9, #0
 8013908:	d005      	beq.n	8013916 <_dtoa_r+0x91e>
 801390a:	45b1      	cmp	r9, r6
 801390c:	d003      	beq.n	8013916 <_dtoa_r+0x91e>
 801390e:	4649      	mov	r1, r9
 8013910:	4620      	mov	r0, r4
 8013912:	f000 fb51 	bl	8013fb8 <_Bfree>
 8013916:	4631      	mov	r1, r6
 8013918:	4620      	mov	r0, r4
 801391a:	f000 fb4d 	bl	8013fb8 <_Bfree>
 801391e:	e6a8      	b.n	8013672 <_dtoa_r+0x67a>
 8013920:	2700      	movs	r7, #0
 8013922:	463e      	mov	r6, r7
 8013924:	e7e1      	b.n	80138ea <_dtoa_r+0x8f2>
 8013926:	f8dd a020 	ldr.w	sl, [sp, #32]
 801392a:	463e      	mov	r6, r7
 801392c:	e5a9      	b.n	8013482 <_dtoa_r+0x48a>
 801392e:	bf00      	nop
 8013930:	40240000 	.word	0x40240000
 8013934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013936:	f8cd 9008 	str.w	r9, [sp, #8]
 801393a:	2b00      	cmp	r3, #0
 801393c:	f000 80fa 	beq.w	8013b34 <_dtoa_r+0xb3c>
 8013940:	2d00      	cmp	r5, #0
 8013942:	dd05      	ble.n	8013950 <_dtoa_r+0x958>
 8013944:	4631      	mov	r1, r6
 8013946:	462a      	mov	r2, r5
 8013948:	4620      	mov	r0, r4
 801394a:	f000 fcc3 	bl	80142d4 <__lshift>
 801394e:	4606      	mov	r6, r0
 8013950:	9b07      	ldr	r3, [sp, #28]
 8013952:	2b00      	cmp	r3, #0
 8013954:	d04c      	beq.n	80139f0 <_dtoa_r+0x9f8>
 8013956:	6871      	ldr	r1, [r6, #4]
 8013958:	4620      	mov	r0, r4
 801395a:	f000 faf9 	bl	8013f50 <_Balloc>
 801395e:	6932      	ldr	r2, [r6, #16]
 8013960:	3202      	adds	r2, #2
 8013962:	4605      	mov	r5, r0
 8013964:	0092      	lsls	r2, r2, #2
 8013966:	f106 010c 	add.w	r1, r6, #12
 801396a:	300c      	adds	r0, #12
 801396c:	f7fe fcd6 	bl	801231c <memcpy>
 8013970:	2201      	movs	r2, #1
 8013972:	4629      	mov	r1, r5
 8013974:	4620      	mov	r0, r4
 8013976:	f000 fcad 	bl	80142d4 <__lshift>
 801397a:	9b00      	ldr	r3, [sp, #0]
 801397c:	f8cd b014 	str.w	fp, [sp, #20]
 8013980:	f003 0301 	and.w	r3, r3, #1
 8013984:	46b1      	mov	r9, r6
 8013986:	9307      	str	r3, [sp, #28]
 8013988:	4606      	mov	r6, r0
 801398a:	4639      	mov	r1, r7
 801398c:	9804      	ldr	r0, [sp, #16]
 801398e:	f7ff faa7 	bl	8012ee0 <quorem>
 8013992:	4649      	mov	r1, r9
 8013994:	4605      	mov	r5, r0
 8013996:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801399a:	9804      	ldr	r0, [sp, #16]
 801399c:	f000 fcee 	bl	801437c <__mcmp>
 80139a0:	4632      	mov	r2, r6
 80139a2:	9000      	str	r0, [sp, #0]
 80139a4:	4639      	mov	r1, r7
 80139a6:	4620      	mov	r0, r4
 80139a8:	f000 fd02 	bl	80143b0 <__mdiff>
 80139ac:	68c3      	ldr	r3, [r0, #12]
 80139ae:	4602      	mov	r2, r0
 80139b0:	bb03      	cbnz	r3, 80139f4 <_dtoa_r+0x9fc>
 80139b2:	4601      	mov	r1, r0
 80139b4:	9008      	str	r0, [sp, #32]
 80139b6:	9804      	ldr	r0, [sp, #16]
 80139b8:	f000 fce0 	bl	801437c <__mcmp>
 80139bc:	9a08      	ldr	r2, [sp, #32]
 80139be:	4603      	mov	r3, r0
 80139c0:	4611      	mov	r1, r2
 80139c2:	4620      	mov	r0, r4
 80139c4:	9308      	str	r3, [sp, #32]
 80139c6:	f000 faf7 	bl	8013fb8 <_Bfree>
 80139ca:	9b08      	ldr	r3, [sp, #32]
 80139cc:	b9a3      	cbnz	r3, 80139f8 <_dtoa_r+0xa00>
 80139ce:	9a06      	ldr	r2, [sp, #24]
 80139d0:	b992      	cbnz	r2, 80139f8 <_dtoa_r+0xa00>
 80139d2:	9a07      	ldr	r2, [sp, #28]
 80139d4:	b982      	cbnz	r2, 80139f8 <_dtoa_r+0xa00>
 80139d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80139da:	d029      	beq.n	8013a30 <_dtoa_r+0xa38>
 80139dc:	9b00      	ldr	r3, [sp, #0]
 80139de:	2b00      	cmp	r3, #0
 80139e0:	dd01      	ble.n	80139e6 <_dtoa_r+0x9ee>
 80139e2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80139e6:	9b05      	ldr	r3, [sp, #20]
 80139e8:	1c5d      	adds	r5, r3, #1
 80139ea:	f883 8000 	strb.w	r8, [r3]
 80139ee:	e782      	b.n	80138f6 <_dtoa_r+0x8fe>
 80139f0:	4630      	mov	r0, r6
 80139f2:	e7c2      	b.n	801397a <_dtoa_r+0x982>
 80139f4:	2301      	movs	r3, #1
 80139f6:	e7e3      	b.n	80139c0 <_dtoa_r+0x9c8>
 80139f8:	9a00      	ldr	r2, [sp, #0]
 80139fa:	2a00      	cmp	r2, #0
 80139fc:	db04      	blt.n	8013a08 <_dtoa_r+0xa10>
 80139fe:	d125      	bne.n	8013a4c <_dtoa_r+0xa54>
 8013a00:	9a06      	ldr	r2, [sp, #24]
 8013a02:	bb1a      	cbnz	r2, 8013a4c <_dtoa_r+0xa54>
 8013a04:	9a07      	ldr	r2, [sp, #28]
 8013a06:	bb0a      	cbnz	r2, 8013a4c <_dtoa_r+0xa54>
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	ddec      	ble.n	80139e6 <_dtoa_r+0x9ee>
 8013a0c:	2201      	movs	r2, #1
 8013a0e:	9904      	ldr	r1, [sp, #16]
 8013a10:	4620      	mov	r0, r4
 8013a12:	f000 fc5f 	bl	80142d4 <__lshift>
 8013a16:	4639      	mov	r1, r7
 8013a18:	9004      	str	r0, [sp, #16]
 8013a1a:	f000 fcaf 	bl	801437c <__mcmp>
 8013a1e:	2800      	cmp	r0, #0
 8013a20:	dc03      	bgt.n	8013a2a <_dtoa_r+0xa32>
 8013a22:	d1e0      	bne.n	80139e6 <_dtoa_r+0x9ee>
 8013a24:	f018 0f01 	tst.w	r8, #1
 8013a28:	d0dd      	beq.n	80139e6 <_dtoa_r+0x9ee>
 8013a2a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8013a2e:	d1d8      	bne.n	80139e2 <_dtoa_r+0x9ea>
 8013a30:	9b05      	ldr	r3, [sp, #20]
 8013a32:	9a05      	ldr	r2, [sp, #20]
 8013a34:	1c5d      	adds	r5, r3, #1
 8013a36:	2339      	movs	r3, #57	; 0x39
 8013a38:	7013      	strb	r3, [r2, #0]
 8013a3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013a3e:	2b39      	cmp	r3, #57	; 0x39
 8013a40:	f105 32ff 	add.w	r2, r5, #4294967295
 8013a44:	d04f      	beq.n	8013ae6 <_dtoa_r+0xaee>
 8013a46:	3301      	adds	r3, #1
 8013a48:	7013      	strb	r3, [r2, #0]
 8013a4a:	e754      	b.n	80138f6 <_dtoa_r+0x8fe>
 8013a4c:	9a05      	ldr	r2, [sp, #20]
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	f102 0501 	add.w	r5, r2, #1
 8013a54:	dd06      	ble.n	8013a64 <_dtoa_r+0xa6c>
 8013a56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8013a5a:	d0e9      	beq.n	8013a30 <_dtoa_r+0xa38>
 8013a5c:	f108 0801 	add.w	r8, r8, #1
 8013a60:	9b05      	ldr	r3, [sp, #20]
 8013a62:	e7c2      	b.n	80139ea <_dtoa_r+0x9f2>
 8013a64:	9a02      	ldr	r2, [sp, #8]
 8013a66:	f805 8c01 	strb.w	r8, [r5, #-1]
 8013a6a:	eba5 030b 	sub.w	r3, r5, fp
 8013a6e:	4293      	cmp	r3, r2
 8013a70:	d021      	beq.n	8013ab6 <_dtoa_r+0xabe>
 8013a72:	2300      	movs	r3, #0
 8013a74:	220a      	movs	r2, #10
 8013a76:	9904      	ldr	r1, [sp, #16]
 8013a78:	4620      	mov	r0, r4
 8013a7a:	f000 fab4 	bl	8013fe6 <__multadd>
 8013a7e:	45b1      	cmp	r9, r6
 8013a80:	9004      	str	r0, [sp, #16]
 8013a82:	f04f 0300 	mov.w	r3, #0
 8013a86:	f04f 020a 	mov.w	r2, #10
 8013a8a:	4649      	mov	r1, r9
 8013a8c:	4620      	mov	r0, r4
 8013a8e:	d105      	bne.n	8013a9c <_dtoa_r+0xaa4>
 8013a90:	f000 faa9 	bl	8013fe6 <__multadd>
 8013a94:	4681      	mov	r9, r0
 8013a96:	4606      	mov	r6, r0
 8013a98:	9505      	str	r5, [sp, #20]
 8013a9a:	e776      	b.n	801398a <_dtoa_r+0x992>
 8013a9c:	f000 faa3 	bl	8013fe6 <__multadd>
 8013aa0:	4631      	mov	r1, r6
 8013aa2:	4681      	mov	r9, r0
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	220a      	movs	r2, #10
 8013aa8:	4620      	mov	r0, r4
 8013aaa:	f000 fa9c 	bl	8013fe6 <__multadd>
 8013aae:	4606      	mov	r6, r0
 8013ab0:	e7f2      	b.n	8013a98 <_dtoa_r+0xaa0>
 8013ab2:	f04f 0900 	mov.w	r9, #0
 8013ab6:	2201      	movs	r2, #1
 8013ab8:	9904      	ldr	r1, [sp, #16]
 8013aba:	4620      	mov	r0, r4
 8013abc:	f000 fc0a 	bl	80142d4 <__lshift>
 8013ac0:	4639      	mov	r1, r7
 8013ac2:	9004      	str	r0, [sp, #16]
 8013ac4:	f000 fc5a 	bl	801437c <__mcmp>
 8013ac8:	2800      	cmp	r0, #0
 8013aca:	dcb6      	bgt.n	8013a3a <_dtoa_r+0xa42>
 8013acc:	d102      	bne.n	8013ad4 <_dtoa_r+0xadc>
 8013ace:	f018 0f01 	tst.w	r8, #1
 8013ad2:	d1b2      	bne.n	8013a3a <_dtoa_r+0xa42>
 8013ad4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013ad8:	2b30      	cmp	r3, #48	; 0x30
 8013ada:	f105 32ff 	add.w	r2, r5, #4294967295
 8013ade:	f47f af0a 	bne.w	80138f6 <_dtoa_r+0x8fe>
 8013ae2:	4615      	mov	r5, r2
 8013ae4:	e7f6      	b.n	8013ad4 <_dtoa_r+0xadc>
 8013ae6:	4593      	cmp	fp, r2
 8013ae8:	d105      	bne.n	8013af6 <_dtoa_r+0xafe>
 8013aea:	2331      	movs	r3, #49	; 0x31
 8013aec:	f10a 0a01 	add.w	sl, sl, #1
 8013af0:	f88b 3000 	strb.w	r3, [fp]
 8013af4:	e6ff      	b.n	80138f6 <_dtoa_r+0x8fe>
 8013af6:	4615      	mov	r5, r2
 8013af8:	e79f      	b.n	8013a3a <_dtoa_r+0xa42>
 8013afa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8013b60 <_dtoa_r+0xb68>
 8013afe:	e007      	b.n	8013b10 <_dtoa_r+0xb18>
 8013b00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013b02:	f8df b060 	ldr.w	fp, [pc, #96]	; 8013b64 <_dtoa_r+0xb6c>
 8013b06:	b11b      	cbz	r3, 8013b10 <_dtoa_r+0xb18>
 8013b08:	f10b 0308 	add.w	r3, fp, #8
 8013b0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013b0e:	6013      	str	r3, [r2, #0]
 8013b10:	4658      	mov	r0, fp
 8013b12:	b017      	add	sp, #92	; 0x5c
 8013b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b18:	9b06      	ldr	r3, [sp, #24]
 8013b1a:	2b01      	cmp	r3, #1
 8013b1c:	f77f ae35 	ble.w	801378a <_dtoa_r+0x792>
 8013b20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013b22:	9307      	str	r3, [sp, #28]
 8013b24:	e649      	b.n	80137ba <_dtoa_r+0x7c2>
 8013b26:	9b02      	ldr	r3, [sp, #8]
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	dc03      	bgt.n	8013b34 <_dtoa_r+0xb3c>
 8013b2c:	9b06      	ldr	r3, [sp, #24]
 8013b2e:	2b02      	cmp	r3, #2
 8013b30:	f73f aecc 	bgt.w	80138cc <_dtoa_r+0x8d4>
 8013b34:	465d      	mov	r5, fp
 8013b36:	4639      	mov	r1, r7
 8013b38:	9804      	ldr	r0, [sp, #16]
 8013b3a:	f7ff f9d1 	bl	8012ee0 <quorem>
 8013b3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8013b42:	f805 8b01 	strb.w	r8, [r5], #1
 8013b46:	9a02      	ldr	r2, [sp, #8]
 8013b48:	eba5 030b 	sub.w	r3, r5, fp
 8013b4c:	429a      	cmp	r2, r3
 8013b4e:	ddb0      	ble.n	8013ab2 <_dtoa_r+0xaba>
 8013b50:	2300      	movs	r3, #0
 8013b52:	220a      	movs	r2, #10
 8013b54:	9904      	ldr	r1, [sp, #16]
 8013b56:	4620      	mov	r0, r4
 8013b58:	f000 fa45 	bl	8013fe6 <__multadd>
 8013b5c:	9004      	str	r0, [sp, #16]
 8013b5e:	e7ea      	b.n	8013b36 <_dtoa_r+0xb3e>
 8013b60:	08017a34 	.word	0x08017a34
 8013b64:	08017a58 	.word	0x08017a58

08013b68 <__sflush_r>:
 8013b68:	898a      	ldrh	r2, [r1, #12]
 8013b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b6e:	4605      	mov	r5, r0
 8013b70:	0710      	lsls	r0, r2, #28
 8013b72:	460c      	mov	r4, r1
 8013b74:	d458      	bmi.n	8013c28 <__sflush_r+0xc0>
 8013b76:	684b      	ldr	r3, [r1, #4]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	dc05      	bgt.n	8013b88 <__sflush_r+0x20>
 8013b7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	dc02      	bgt.n	8013b88 <__sflush_r+0x20>
 8013b82:	2000      	movs	r0, #0
 8013b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013b8a:	2e00      	cmp	r6, #0
 8013b8c:	d0f9      	beq.n	8013b82 <__sflush_r+0x1a>
 8013b8e:	2300      	movs	r3, #0
 8013b90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013b94:	682f      	ldr	r7, [r5, #0]
 8013b96:	6a21      	ldr	r1, [r4, #32]
 8013b98:	602b      	str	r3, [r5, #0]
 8013b9a:	d032      	beq.n	8013c02 <__sflush_r+0x9a>
 8013b9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013b9e:	89a3      	ldrh	r3, [r4, #12]
 8013ba0:	075a      	lsls	r2, r3, #29
 8013ba2:	d505      	bpl.n	8013bb0 <__sflush_r+0x48>
 8013ba4:	6863      	ldr	r3, [r4, #4]
 8013ba6:	1ac0      	subs	r0, r0, r3
 8013ba8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013baa:	b10b      	cbz	r3, 8013bb0 <__sflush_r+0x48>
 8013bac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013bae:	1ac0      	subs	r0, r0, r3
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	4602      	mov	r2, r0
 8013bb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013bb6:	6a21      	ldr	r1, [r4, #32]
 8013bb8:	4628      	mov	r0, r5
 8013bba:	47b0      	blx	r6
 8013bbc:	1c43      	adds	r3, r0, #1
 8013bbe:	89a3      	ldrh	r3, [r4, #12]
 8013bc0:	d106      	bne.n	8013bd0 <__sflush_r+0x68>
 8013bc2:	6829      	ldr	r1, [r5, #0]
 8013bc4:	291d      	cmp	r1, #29
 8013bc6:	d848      	bhi.n	8013c5a <__sflush_r+0xf2>
 8013bc8:	4a29      	ldr	r2, [pc, #164]	; (8013c70 <__sflush_r+0x108>)
 8013bca:	40ca      	lsrs	r2, r1
 8013bcc:	07d6      	lsls	r6, r2, #31
 8013bce:	d544      	bpl.n	8013c5a <__sflush_r+0xf2>
 8013bd0:	2200      	movs	r2, #0
 8013bd2:	6062      	str	r2, [r4, #4]
 8013bd4:	04d9      	lsls	r1, r3, #19
 8013bd6:	6922      	ldr	r2, [r4, #16]
 8013bd8:	6022      	str	r2, [r4, #0]
 8013bda:	d504      	bpl.n	8013be6 <__sflush_r+0x7e>
 8013bdc:	1c42      	adds	r2, r0, #1
 8013bde:	d101      	bne.n	8013be4 <__sflush_r+0x7c>
 8013be0:	682b      	ldr	r3, [r5, #0]
 8013be2:	b903      	cbnz	r3, 8013be6 <__sflush_r+0x7e>
 8013be4:	6560      	str	r0, [r4, #84]	; 0x54
 8013be6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013be8:	602f      	str	r7, [r5, #0]
 8013bea:	2900      	cmp	r1, #0
 8013bec:	d0c9      	beq.n	8013b82 <__sflush_r+0x1a>
 8013bee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013bf2:	4299      	cmp	r1, r3
 8013bf4:	d002      	beq.n	8013bfc <__sflush_r+0x94>
 8013bf6:	4628      	mov	r0, r5
 8013bf8:	f000 fc94 	bl	8014524 <_free_r>
 8013bfc:	2000      	movs	r0, #0
 8013bfe:	6360      	str	r0, [r4, #52]	; 0x34
 8013c00:	e7c0      	b.n	8013b84 <__sflush_r+0x1c>
 8013c02:	2301      	movs	r3, #1
 8013c04:	4628      	mov	r0, r5
 8013c06:	47b0      	blx	r6
 8013c08:	1c41      	adds	r1, r0, #1
 8013c0a:	d1c8      	bne.n	8013b9e <__sflush_r+0x36>
 8013c0c:	682b      	ldr	r3, [r5, #0]
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	d0c5      	beq.n	8013b9e <__sflush_r+0x36>
 8013c12:	2b1d      	cmp	r3, #29
 8013c14:	d001      	beq.n	8013c1a <__sflush_r+0xb2>
 8013c16:	2b16      	cmp	r3, #22
 8013c18:	d101      	bne.n	8013c1e <__sflush_r+0xb6>
 8013c1a:	602f      	str	r7, [r5, #0]
 8013c1c:	e7b1      	b.n	8013b82 <__sflush_r+0x1a>
 8013c1e:	89a3      	ldrh	r3, [r4, #12]
 8013c20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013c24:	81a3      	strh	r3, [r4, #12]
 8013c26:	e7ad      	b.n	8013b84 <__sflush_r+0x1c>
 8013c28:	690f      	ldr	r7, [r1, #16]
 8013c2a:	2f00      	cmp	r7, #0
 8013c2c:	d0a9      	beq.n	8013b82 <__sflush_r+0x1a>
 8013c2e:	0793      	lsls	r3, r2, #30
 8013c30:	680e      	ldr	r6, [r1, #0]
 8013c32:	bf08      	it	eq
 8013c34:	694b      	ldreq	r3, [r1, #20]
 8013c36:	600f      	str	r7, [r1, #0]
 8013c38:	bf18      	it	ne
 8013c3a:	2300      	movne	r3, #0
 8013c3c:	eba6 0807 	sub.w	r8, r6, r7
 8013c40:	608b      	str	r3, [r1, #8]
 8013c42:	f1b8 0f00 	cmp.w	r8, #0
 8013c46:	dd9c      	ble.n	8013b82 <__sflush_r+0x1a>
 8013c48:	4643      	mov	r3, r8
 8013c4a:	463a      	mov	r2, r7
 8013c4c:	6a21      	ldr	r1, [r4, #32]
 8013c4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013c50:	4628      	mov	r0, r5
 8013c52:	47b0      	blx	r6
 8013c54:	2800      	cmp	r0, #0
 8013c56:	dc06      	bgt.n	8013c66 <__sflush_r+0xfe>
 8013c58:	89a3      	ldrh	r3, [r4, #12]
 8013c5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013c5e:	81a3      	strh	r3, [r4, #12]
 8013c60:	f04f 30ff 	mov.w	r0, #4294967295
 8013c64:	e78e      	b.n	8013b84 <__sflush_r+0x1c>
 8013c66:	4407      	add	r7, r0
 8013c68:	eba8 0800 	sub.w	r8, r8, r0
 8013c6c:	e7e9      	b.n	8013c42 <__sflush_r+0xda>
 8013c6e:	bf00      	nop
 8013c70:	20400001 	.word	0x20400001

08013c74 <_fflush_r>:
 8013c74:	b538      	push	{r3, r4, r5, lr}
 8013c76:	690b      	ldr	r3, [r1, #16]
 8013c78:	4605      	mov	r5, r0
 8013c7a:	460c      	mov	r4, r1
 8013c7c:	b1db      	cbz	r3, 8013cb6 <_fflush_r+0x42>
 8013c7e:	b118      	cbz	r0, 8013c88 <_fflush_r+0x14>
 8013c80:	6983      	ldr	r3, [r0, #24]
 8013c82:	b90b      	cbnz	r3, 8013c88 <_fflush_r+0x14>
 8013c84:	f000 f860 	bl	8013d48 <__sinit>
 8013c88:	4b0c      	ldr	r3, [pc, #48]	; (8013cbc <_fflush_r+0x48>)
 8013c8a:	429c      	cmp	r4, r3
 8013c8c:	d109      	bne.n	8013ca2 <_fflush_r+0x2e>
 8013c8e:	686c      	ldr	r4, [r5, #4]
 8013c90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c94:	b17b      	cbz	r3, 8013cb6 <_fflush_r+0x42>
 8013c96:	4621      	mov	r1, r4
 8013c98:	4628      	mov	r0, r5
 8013c9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013c9e:	f7ff bf63 	b.w	8013b68 <__sflush_r>
 8013ca2:	4b07      	ldr	r3, [pc, #28]	; (8013cc0 <_fflush_r+0x4c>)
 8013ca4:	429c      	cmp	r4, r3
 8013ca6:	d101      	bne.n	8013cac <_fflush_r+0x38>
 8013ca8:	68ac      	ldr	r4, [r5, #8]
 8013caa:	e7f1      	b.n	8013c90 <_fflush_r+0x1c>
 8013cac:	4b05      	ldr	r3, [pc, #20]	; (8013cc4 <_fflush_r+0x50>)
 8013cae:	429c      	cmp	r4, r3
 8013cb0:	bf08      	it	eq
 8013cb2:	68ec      	ldreq	r4, [r5, #12]
 8013cb4:	e7ec      	b.n	8013c90 <_fflush_r+0x1c>
 8013cb6:	2000      	movs	r0, #0
 8013cb8:	bd38      	pop	{r3, r4, r5, pc}
 8013cba:	bf00      	nop
 8013cbc:	08017a88 	.word	0x08017a88
 8013cc0:	08017aa8 	.word	0x08017aa8
 8013cc4:	08017a68 	.word	0x08017a68

08013cc8 <std>:
 8013cc8:	2300      	movs	r3, #0
 8013cca:	b510      	push	{r4, lr}
 8013ccc:	4604      	mov	r4, r0
 8013cce:	e9c0 3300 	strd	r3, r3, [r0]
 8013cd2:	6083      	str	r3, [r0, #8]
 8013cd4:	8181      	strh	r1, [r0, #12]
 8013cd6:	6643      	str	r3, [r0, #100]	; 0x64
 8013cd8:	81c2      	strh	r2, [r0, #14]
 8013cda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013cde:	6183      	str	r3, [r0, #24]
 8013ce0:	4619      	mov	r1, r3
 8013ce2:	2208      	movs	r2, #8
 8013ce4:	305c      	adds	r0, #92	; 0x5c
 8013ce6:	f7fe fb24 	bl	8012332 <memset>
 8013cea:	4b05      	ldr	r3, [pc, #20]	; (8013d00 <std+0x38>)
 8013cec:	6263      	str	r3, [r4, #36]	; 0x24
 8013cee:	4b05      	ldr	r3, [pc, #20]	; (8013d04 <std+0x3c>)
 8013cf0:	62a3      	str	r3, [r4, #40]	; 0x28
 8013cf2:	4b05      	ldr	r3, [pc, #20]	; (8013d08 <std+0x40>)
 8013cf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013cf6:	4b05      	ldr	r3, [pc, #20]	; (8013d0c <std+0x44>)
 8013cf8:	6224      	str	r4, [r4, #32]
 8013cfa:	6323      	str	r3, [r4, #48]	; 0x30
 8013cfc:	bd10      	pop	{r4, pc}
 8013cfe:	bf00      	nop
 8013d00:	08014bb9 	.word	0x08014bb9
 8013d04:	08014bdb 	.word	0x08014bdb
 8013d08:	08014c13 	.word	0x08014c13
 8013d0c:	08014c37 	.word	0x08014c37

08013d10 <_cleanup_r>:
 8013d10:	4901      	ldr	r1, [pc, #4]	; (8013d18 <_cleanup_r+0x8>)
 8013d12:	f000 b885 	b.w	8013e20 <_fwalk_reent>
 8013d16:	bf00      	nop
 8013d18:	08013c75 	.word	0x08013c75

08013d1c <__sfmoreglue>:
 8013d1c:	b570      	push	{r4, r5, r6, lr}
 8013d1e:	1e4a      	subs	r2, r1, #1
 8013d20:	2568      	movs	r5, #104	; 0x68
 8013d22:	4355      	muls	r5, r2
 8013d24:	460e      	mov	r6, r1
 8013d26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013d2a:	f000 fc49 	bl	80145c0 <_malloc_r>
 8013d2e:	4604      	mov	r4, r0
 8013d30:	b140      	cbz	r0, 8013d44 <__sfmoreglue+0x28>
 8013d32:	2100      	movs	r1, #0
 8013d34:	e9c0 1600 	strd	r1, r6, [r0]
 8013d38:	300c      	adds	r0, #12
 8013d3a:	60a0      	str	r0, [r4, #8]
 8013d3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013d40:	f7fe faf7 	bl	8012332 <memset>
 8013d44:	4620      	mov	r0, r4
 8013d46:	bd70      	pop	{r4, r5, r6, pc}

08013d48 <__sinit>:
 8013d48:	6983      	ldr	r3, [r0, #24]
 8013d4a:	b510      	push	{r4, lr}
 8013d4c:	4604      	mov	r4, r0
 8013d4e:	bb33      	cbnz	r3, 8013d9e <__sinit+0x56>
 8013d50:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8013d54:	6503      	str	r3, [r0, #80]	; 0x50
 8013d56:	4b12      	ldr	r3, [pc, #72]	; (8013da0 <__sinit+0x58>)
 8013d58:	4a12      	ldr	r2, [pc, #72]	; (8013da4 <__sinit+0x5c>)
 8013d5a:	681b      	ldr	r3, [r3, #0]
 8013d5c:	6282      	str	r2, [r0, #40]	; 0x28
 8013d5e:	4298      	cmp	r0, r3
 8013d60:	bf04      	itt	eq
 8013d62:	2301      	moveq	r3, #1
 8013d64:	6183      	streq	r3, [r0, #24]
 8013d66:	f000 f81f 	bl	8013da8 <__sfp>
 8013d6a:	6060      	str	r0, [r4, #4]
 8013d6c:	4620      	mov	r0, r4
 8013d6e:	f000 f81b 	bl	8013da8 <__sfp>
 8013d72:	60a0      	str	r0, [r4, #8]
 8013d74:	4620      	mov	r0, r4
 8013d76:	f000 f817 	bl	8013da8 <__sfp>
 8013d7a:	2200      	movs	r2, #0
 8013d7c:	60e0      	str	r0, [r4, #12]
 8013d7e:	2104      	movs	r1, #4
 8013d80:	6860      	ldr	r0, [r4, #4]
 8013d82:	f7ff ffa1 	bl	8013cc8 <std>
 8013d86:	2201      	movs	r2, #1
 8013d88:	2109      	movs	r1, #9
 8013d8a:	68a0      	ldr	r0, [r4, #8]
 8013d8c:	f7ff ff9c 	bl	8013cc8 <std>
 8013d90:	2202      	movs	r2, #2
 8013d92:	2112      	movs	r1, #18
 8013d94:	68e0      	ldr	r0, [r4, #12]
 8013d96:	f7ff ff97 	bl	8013cc8 <std>
 8013d9a:	2301      	movs	r3, #1
 8013d9c:	61a3      	str	r3, [r4, #24]
 8013d9e:	bd10      	pop	{r4, pc}
 8013da0:	08017a20 	.word	0x08017a20
 8013da4:	08013d11 	.word	0x08013d11

08013da8 <__sfp>:
 8013da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013daa:	4b1b      	ldr	r3, [pc, #108]	; (8013e18 <__sfp+0x70>)
 8013dac:	681e      	ldr	r6, [r3, #0]
 8013dae:	69b3      	ldr	r3, [r6, #24]
 8013db0:	4607      	mov	r7, r0
 8013db2:	b913      	cbnz	r3, 8013dba <__sfp+0x12>
 8013db4:	4630      	mov	r0, r6
 8013db6:	f7ff ffc7 	bl	8013d48 <__sinit>
 8013dba:	3648      	adds	r6, #72	; 0x48
 8013dbc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013dc0:	3b01      	subs	r3, #1
 8013dc2:	d503      	bpl.n	8013dcc <__sfp+0x24>
 8013dc4:	6833      	ldr	r3, [r6, #0]
 8013dc6:	b133      	cbz	r3, 8013dd6 <__sfp+0x2e>
 8013dc8:	6836      	ldr	r6, [r6, #0]
 8013dca:	e7f7      	b.n	8013dbc <__sfp+0x14>
 8013dcc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013dd0:	b16d      	cbz	r5, 8013dee <__sfp+0x46>
 8013dd2:	3468      	adds	r4, #104	; 0x68
 8013dd4:	e7f4      	b.n	8013dc0 <__sfp+0x18>
 8013dd6:	2104      	movs	r1, #4
 8013dd8:	4638      	mov	r0, r7
 8013dda:	f7ff ff9f 	bl	8013d1c <__sfmoreglue>
 8013dde:	6030      	str	r0, [r6, #0]
 8013de0:	2800      	cmp	r0, #0
 8013de2:	d1f1      	bne.n	8013dc8 <__sfp+0x20>
 8013de4:	230c      	movs	r3, #12
 8013de6:	603b      	str	r3, [r7, #0]
 8013de8:	4604      	mov	r4, r0
 8013dea:	4620      	mov	r0, r4
 8013dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013dee:	4b0b      	ldr	r3, [pc, #44]	; (8013e1c <__sfp+0x74>)
 8013df0:	6665      	str	r5, [r4, #100]	; 0x64
 8013df2:	e9c4 5500 	strd	r5, r5, [r4]
 8013df6:	60a5      	str	r5, [r4, #8]
 8013df8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8013dfc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013e00:	2208      	movs	r2, #8
 8013e02:	4629      	mov	r1, r5
 8013e04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013e08:	f7fe fa93 	bl	8012332 <memset>
 8013e0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013e10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013e14:	e7e9      	b.n	8013dea <__sfp+0x42>
 8013e16:	bf00      	nop
 8013e18:	08017a20 	.word	0x08017a20
 8013e1c:	ffff0001 	.word	0xffff0001

08013e20 <_fwalk_reent>:
 8013e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013e24:	4680      	mov	r8, r0
 8013e26:	4689      	mov	r9, r1
 8013e28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013e2c:	2600      	movs	r6, #0
 8013e2e:	b914      	cbnz	r4, 8013e36 <_fwalk_reent+0x16>
 8013e30:	4630      	mov	r0, r6
 8013e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e36:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8013e3a:	3f01      	subs	r7, #1
 8013e3c:	d501      	bpl.n	8013e42 <_fwalk_reent+0x22>
 8013e3e:	6824      	ldr	r4, [r4, #0]
 8013e40:	e7f5      	b.n	8013e2e <_fwalk_reent+0xe>
 8013e42:	89ab      	ldrh	r3, [r5, #12]
 8013e44:	2b01      	cmp	r3, #1
 8013e46:	d907      	bls.n	8013e58 <_fwalk_reent+0x38>
 8013e48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013e4c:	3301      	adds	r3, #1
 8013e4e:	d003      	beq.n	8013e58 <_fwalk_reent+0x38>
 8013e50:	4629      	mov	r1, r5
 8013e52:	4640      	mov	r0, r8
 8013e54:	47c8      	blx	r9
 8013e56:	4306      	orrs	r6, r0
 8013e58:	3568      	adds	r5, #104	; 0x68
 8013e5a:	e7ee      	b.n	8013e3a <_fwalk_reent+0x1a>

08013e5c <_localeconv_r>:
 8013e5c:	4b04      	ldr	r3, [pc, #16]	; (8013e70 <_localeconv_r+0x14>)
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	6a18      	ldr	r0, [r3, #32]
 8013e62:	4b04      	ldr	r3, [pc, #16]	; (8013e74 <_localeconv_r+0x18>)
 8013e64:	2800      	cmp	r0, #0
 8013e66:	bf08      	it	eq
 8013e68:	4618      	moveq	r0, r3
 8013e6a:	30f0      	adds	r0, #240	; 0xf0
 8013e6c:	4770      	bx	lr
 8013e6e:	bf00      	nop
 8013e70:	20000024 	.word	0x20000024
 8013e74:	20000088 	.word	0x20000088

08013e78 <__swhatbuf_r>:
 8013e78:	b570      	push	{r4, r5, r6, lr}
 8013e7a:	460e      	mov	r6, r1
 8013e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e80:	2900      	cmp	r1, #0
 8013e82:	b096      	sub	sp, #88	; 0x58
 8013e84:	4614      	mov	r4, r2
 8013e86:	461d      	mov	r5, r3
 8013e88:	da07      	bge.n	8013e9a <__swhatbuf_r+0x22>
 8013e8a:	2300      	movs	r3, #0
 8013e8c:	602b      	str	r3, [r5, #0]
 8013e8e:	89b3      	ldrh	r3, [r6, #12]
 8013e90:	061a      	lsls	r2, r3, #24
 8013e92:	d410      	bmi.n	8013eb6 <__swhatbuf_r+0x3e>
 8013e94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013e98:	e00e      	b.n	8013eb8 <__swhatbuf_r+0x40>
 8013e9a:	466a      	mov	r2, sp
 8013e9c:	f000 fef2 	bl	8014c84 <_fstat_r>
 8013ea0:	2800      	cmp	r0, #0
 8013ea2:	dbf2      	blt.n	8013e8a <__swhatbuf_r+0x12>
 8013ea4:	9a01      	ldr	r2, [sp, #4]
 8013ea6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013eaa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013eae:	425a      	negs	r2, r3
 8013eb0:	415a      	adcs	r2, r3
 8013eb2:	602a      	str	r2, [r5, #0]
 8013eb4:	e7ee      	b.n	8013e94 <__swhatbuf_r+0x1c>
 8013eb6:	2340      	movs	r3, #64	; 0x40
 8013eb8:	2000      	movs	r0, #0
 8013eba:	6023      	str	r3, [r4, #0]
 8013ebc:	b016      	add	sp, #88	; 0x58
 8013ebe:	bd70      	pop	{r4, r5, r6, pc}

08013ec0 <__smakebuf_r>:
 8013ec0:	898b      	ldrh	r3, [r1, #12]
 8013ec2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013ec4:	079d      	lsls	r5, r3, #30
 8013ec6:	4606      	mov	r6, r0
 8013ec8:	460c      	mov	r4, r1
 8013eca:	d507      	bpl.n	8013edc <__smakebuf_r+0x1c>
 8013ecc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013ed0:	6023      	str	r3, [r4, #0]
 8013ed2:	6123      	str	r3, [r4, #16]
 8013ed4:	2301      	movs	r3, #1
 8013ed6:	6163      	str	r3, [r4, #20]
 8013ed8:	b002      	add	sp, #8
 8013eda:	bd70      	pop	{r4, r5, r6, pc}
 8013edc:	ab01      	add	r3, sp, #4
 8013ede:	466a      	mov	r2, sp
 8013ee0:	f7ff ffca 	bl	8013e78 <__swhatbuf_r>
 8013ee4:	9900      	ldr	r1, [sp, #0]
 8013ee6:	4605      	mov	r5, r0
 8013ee8:	4630      	mov	r0, r6
 8013eea:	f000 fb69 	bl	80145c0 <_malloc_r>
 8013eee:	b948      	cbnz	r0, 8013f04 <__smakebuf_r+0x44>
 8013ef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ef4:	059a      	lsls	r2, r3, #22
 8013ef6:	d4ef      	bmi.n	8013ed8 <__smakebuf_r+0x18>
 8013ef8:	f023 0303 	bic.w	r3, r3, #3
 8013efc:	f043 0302 	orr.w	r3, r3, #2
 8013f00:	81a3      	strh	r3, [r4, #12]
 8013f02:	e7e3      	b.n	8013ecc <__smakebuf_r+0xc>
 8013f04:	4b0d      	ldr	r3, [pc, #52]	; (8013f3c <__smakebuf_r+0x7c>)
 8013f06:	62b3      	str	r3, [r6, #40]	; 0x28
 8013f08:	89a3      	ldrh	r3, [r4, #12]
 8013f0a:	6020      	str	r0, [r4, #0]
 8013f0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013f10:	81a3      	strh	r3, [r4, #12]
 8013f12:	9b00      	ldr	r3, [sp, #0]
 8013f14:	6163      	str	r3, [r4, #20]
 8013f16:	9b01      	ldr	r3, [sp, #4]
 8013f18:	6120      	str	r0, [r4, #16]
 8013f1a:	b15b      	cbz	r3, 8013f34 <__smakebuf_r+0x74>
 8013f1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013f20:	4630      	mov	r0, r6
 8013f22:	f000 fec1 	bl	8014ca8 <_isatty_r>
 8013f26:	b128      	cbz	r0, 8013f34 <__smakebuf_r+0x74>
 8013f28:	89a3      	ldrh	r3, [r4, #12]
 8013f2a:	f023 0303 	bic.w	r3, r3, #3
 8013f2e:	f043 0301 	orr.w	r3, r3, #1
 8013f32:	81a3      	strh	r3, [r4, #12]
 8013f34:	89a3      	ldrh	r3, [r4, #12]
 8013f36:	431d      	orrs	r5, r3
 8013f38:	81a5      	strh	r5, [r4, #12]
 8013f3a:	e7cd      	b.n	8013ed8 <__smakebuf_r+0x18>
 8013f3c:	08013d11 	.word	0x08013d11

08013f40 <malloc>:
 8013f40:	4b02      	ldr	r3, [pc, #8]	; (8013f4c <malloc+0xc>)
 8013f42:	4601      	mov	r1, r0
 8013f44:	6818      	ldr	r0, [r3, #0]
 8013f46:	f000 bb3b 	b.w	80145c0 <_malloc_r>
 8013f4a:	bf00      	nop
 8013f4c:	20000024 	.word	0x20000024

08013f50 <_Balloc>:
 8013f50:	b570      	push	{r4, r5, r6, lr}
 8013f52:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013f54:	4604      	mov	r4, r0
 8013f56:	460e      	mov	r6, r1
 8013f58:	b93d      	cbnz	r5, 8013f6a <_Balloc+0x1a>
 8013f5a:	2010      	movs	r0, #16
 8013f5c:	f7ff fff0 	bl	8013f40 <malloc>
 8013f60:	6260      	str	r0, [r4, #36]	; 0x24
 8013f62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013f66:	6005      	str	r5, [r0, #0]
 8013f68:	60c5      	str	r5, [r0, #12]
 8013f6a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013f6c:	68eb      	ldr	r3, [r5, #12]
 8013f6e:	b183      	cbz	r3, 8013f92 <_Balloc+0x42>
 8013f70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013f72:	68db      	ldr	r3, [r3, #12]
 8013f74:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013f78:	b9b8      	cbnz	r0, 8013faa <_Balloc+0x5a>
 8013f7a:	2101      	movs	r1, #1
 8013f7c:	fa01 f506 	lsl.w	r5, r1, r6
 8013f80:	1d6a      	adds	r2, r5, #5
 8013f82:	0092      	lsls	r2, r2, #2
 8013f84:	4620      	mov	r0, r4
 8013f86:	f000 fabf 	bl	8014508 <_calloc_r>
 8013f8a:	b160      	cbz	r0, 8013fa6 <_Balloc+0x56>
 8013f8c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8013f90:	e00e      	b.n	8013fb0 <_Balloc+0x60>
 8013f92:	2221      	movs	r2, #33	; 0x21
 8013f94:	2104      	movs	r1, #4
 8013f96:	4620      	mov	r0, r4
 8013f98:	f000 fab6 	bl	8014508 <_calloc_r>
 8013f9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013f9e:	60e8      	str	r0, [r5, #12]
 8013fa0:	68db      	ldr	r3, [r3, #12]
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d1e4      	bne.n	8013f70 <_Balloc+0x20>
 8013fa6:	2000      	movs	r0, #0
 8013fa8:	bd70      	pop	{r4, r5, r6, pc}
 8013faa:	6802      	ldr	r2, [r0, #0]
 8013fac:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013fb6:	e7f7      	b.n	8013fa8 <_Balloc+0x58>

08013fb8 <_Bfree>:
 8013fb8:	b570      	push	{r4, r5, r6, lr}
 8013fba:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013fbc:	4606      	mov	r6, r0
 8013fbe:	460d      	mov	r5, r1
 8013fc0:	b93c      	cbnz	r4, 8013fd2 <_Bfree+0x1a>
 8013fc2:	2010      	movs	r0, #16
 8013fc4:	f7ff ffbc 	bl	8013f40 <malloc>
 8013fc8:	6270      	str	r0, [r6, #36]	; 0x24
 8013fca:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013fce:	6004      	str	r4, [r0, #0]
 8013fd0:	60c4      	str	r4, [r0, #12]
 8013fd2:	b13d      	cbz	r5, 8013fe4 <_Bfree+0x2c>
 8013fd4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8013fd6:	686a      	ldr	r2, [r5, #4]
 8013fd8:	68db      	ldr	r3, [r3, #12]
 8013fda:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013fde:	6029      	str	r1, [r5, #0]
 8013fe0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8013fe4:	bd70      	pop	{r4, r5, r6, pc}

08013fe6 <__multadd>:
 8013fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fea:	690d      	ldr	r5, [r1, #16]
 8013fec:	461f      	mov	r7, r3
 8013fee:	4606      	mov	r6, r0
 8013ff0:	460c      	mov	r4, r1
 8013ff2:	f101 0c14 	add.w	ip, r1, #20
 8013ff6:	2300      	movs	r3, #0
 8013ff8:	f8dc 0000 	ldr.w	r0, [ip]
 8013ffc:	b281      	uxth	r1, r0
 8013ffe:	fb02 7101 	mla	r1, r2, r1, r7
 8014002:	0c0f      	lsrs	r7, r1, #16
 8014004:	0c00      	lsrs	r0, r0, #16
 8014006:	fb02 7000 	mla	r0, r2, r0, r7
 801400a:	b289      	uxth	r1, r1
 801400c:	3301      	adds	r3, #1
 801400e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8014012:	429d      	cmp	r5, r3
 8014014:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8014018:	f84c 1b04 	str.w	r1, [ip], #4
 801401c:	dcec      	bgt.n	8013ff8 <__multadd+0x12>
 801401e:	b1d7      	cbz	r7, 8014056 <__multadd+0x70>
 8014020:	68a3      	ldr	r3, [r4, #8]
 8014022:	42ab      	cmp	r3, r5
 8014024:	dc12      	bgt.n	801404c <__multadd+0x66>
 8014026:	6861      	ldr	r1, [r4, #4]
 8014028:	4630      	mov	r0, r6
 801402a:	3101      	adds	r1, #1
 801402c:	f7ff ff90 	bl	8013f50 <_Balloc>
 8014030:	6922      	ldr	r2, [r4, #16]
 8014032:	3202      	adds	r2, #2
 8014034:	f104 010c 	add.w	r1, r4, #12
 8014038:	4680      	mov	r8, r0
 801403a:	0092      	lsls	r2, r2, #2
 801403c:	300c      	adds	r0, #12
 801403e:	f7fe f96d 	bl	801231c <memcpy>
 8014042:	4621      	mov	r1, r4
 8014044:	4630      	mov	r0, r6
 8014046:	f7ff ffb7 	bl	8013fb8 <_Bfree>
 801404a:	4644      	mov	r4, r8
 801404c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014050:	3501      	adds	r5, #1
 8014052:	615f      	str	r7, [r3, #20]
 8014054:	6125      	str	r5, [r4, #16]
 8014056:	4620      	mov	r0, r4
 8014058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801405c <__hi0bits>:
 801405c:	0c02      	lsrs	r2, r0, #16
 801405e:	0412      	lsls	r2, r2, #16
 8014060:	4603      	mov	r3, r0
 8014062:	b9b2      	cbnz	r2, 8014092 <__hi0bits+0x36>
 8014064:	0403      	lsls	r3, r0, #16
 8014066:	2010      	movs	r0, #16
 8014068:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801406c:	bf04      	itt	eq
 801406e:	021b      	lsleq	r3, r3, #8
 8014070:	3008      	addeq	r0, #8
 8014072:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8014076:	bf04      	itt	eq
 8014078:	011b      	lsleq	r3, r3, #4
 801407a:	3004      	addeq	r0, #4
 801407c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8014080:	bf04      	itt	eq
 8014082:	009b      	lsleq	r3, r3, #2
 8014084:	3002      	addeq	r0, #2
 8014086:	2b00      	cmp	r3, #0
 8014088:	db06      	blt.n	8014098 <__hi0bits+0x3c>
 801408a:	005b      	lsls	r3, r3, #1
 801408c:	d503      	bpl.n	8014096 <__hi0bits+0x3a>
 801408e:	3001      	adds	r0, #1
 8014090:	4770      	bx	lr
 8014092:	2000      	movs	r0, #0
 8014094:	e7e8      	b.n	8014068 <__hi0bits+0xc>
 8014096:	2020      	movs	r0, #32
 8014098:	4770      	bx	lr

0801409a <__lo0bits>:
 801409a:	6803      	ldr	r3, [r0, #0]
 801409c:	f013 0207 	ands.w	r2, r3, #7
 80140a0:	4601      	mov	r1, r0
 80140a2:	d00b      	beq.n	80140bc <__lo0bits+0x22>
 80140a4:	07da      	lsls	r2, r3, #31
 80140a6:	d423      	bmi.n	80140f0 <__lo0bits+0x56>
 80140a8:	0798      	lsls	r0, r3, #30
 80140aa:	bf49      	itett	mi
 80140ac:	085b      	lsrmi	r3, r3, #1
 80140ae:	089b      	lsrpl	r3, r3, #2
 80140b0:	2001      	movmi	r0, #1
 80140b2:	600b      	strmi	r3, [r1, #0]
 80140b4:	bf5c      	itt	pl
 80140b6:	600b      	strpl	r3, [r1, #0]
 80140b8:	2002      	movpl	r0, #2
 80140ba:	4770      	bx	lr
 80140bc:	b298      	uxth	r0, r3
 80140be:	b9a8      	cbnz	r0, 80140ec <__lo0bits+0x52>
 80140c0:	0c1b      	lsrs	r3, r3, #16
 80140c2:	2010      	movs	r0, #16
 80140c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80140c8:	bf04      	itt	eq
 80140ca:	0a1b      	lsreq	r3, r3, #8
 80140cc:	3008      	addeq	r0, #8
 80140ce:	071a      	lsls	r2, r3, #28
 80140d0:	bf04      	itt	eq
 80140d2:	091b      	lsreq	r3, r3, #4
 80140d4:	3004      	addeq	r0, #4
 80140d6:	079a      	lsls	r2, r3, #30
 80140d8:	bf04      	itt	eq
 80140da:	089b      	lsreq	r3, r3, #2
 80140dc:	3002      	addeq	r0, #2
 80140de:	07da      	lsls	r2, r3, #31
 80140e0:	d402      	bmi.n	80140e8 <__lo0bits+0x4e>
 80140e2:	085b      	lsrs	r3, r3, #1
 80140e4:	d006      	beq.n	80140f4 <__lo0bits+0x5a>
 80140e6:	3001      	adds	r0, #1
 80140e8:	600b      	str	r3, [r1, #0]
 80140ea:	4770      	bx	lr
 80140ec:	4610      	mov	r0, r2
 80140ee:	e7e9      	b.n	80140c4 <__lo0bits+0x2a>
 80140f0:	2000      	movs	r0, #0
 80140f2:	4770      	bx	lr
 80140f4:	2020      	movs	r0, #32
 80140f6:	4770      	bx	lr

080140f8 <__i2b>:
 80140f8:	b510      	push	{r4, lr}
 80140fa:	460c      	mov	r4, r1
 80140fc:	2101      	movs	r1, #1
 80140fe:	f7ff ff27 	bl	8013f50 <_Balloc>
 8014102:	2201      	movs	r2, #1
 8014104:	6144      	str	r4, [r0, #20]
 8014106:	6102      	str	r2, [r0, #16]
 8014108:	bd10      	pop	{r4, pc}

0801410a <__multiply>:
 801410a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801410e:	4614      	mov	r4, r2
 8014110:	690a      	ldr	r2, [r1, #16]
 8014112:	6923      	ldr	r3, [r4, #16]
 8014114:	429a      	cmp	r2, r3
 8014116:	bfb8      	it	lt
 8014118:	460b      	movlt	r3, r1
 801411a:	4688      	mov	r8, r1
 801411c:	bfbc      	itt	lt
 801411e:	46a0      	movlt	r8, r4
 8014120:	461c      	movlt	r4, r3
 8014122:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014126:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801412a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801412e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014132:	eb07 0609 	add.w	r6, r7, r9
 8014136:	42b3      	cmp	r3, r6
 8014138:	bfb8      	it	lt
 801413a:	3101      	addlt	r1, #1
 801413c:	f7ff ff08 	bl	8013f50 <_Balloc>
 8014140:	f100 0514 	add.w	r5, r0, #20
 8014144:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8014148:	462b      	mov	r3, r5
 801414a:	2200      	movs	r2, #0
 801414c:	4573      	cmp	r3, lr
 801414e:	d316      	bcc.n	801417e <__multiply+0x74>
 8014150:	f104 0214 	add.w	r2, r4, #20
 8014154:	f108 0114 	add.w	r1, r8, #20
 8014158:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801415c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8014160:	9300      	str	r3, [sp, #0]
 8014162:	9b00      	ldr	r3, [sp, #0]
 8014164:	9201      	str	r2, [sp, #4]
 8014166:	4293      	cmp	r3, r2
 8014168:	d80c      	bhi.n	8014184 <__multiply+0x7a>
 801416a:	2e00      	cmp	r6, #0
 801416c:	dd03      	ble.n	8014176 <__multiply+0x6c>
 801416e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014172:	2b00      	cmp	r3, #0
 8014174:	d05d      	beq.n	8014232 <__multiply+0x128>
 8014176:	6106      	str	r6, [r0, #16]
 8014178:	b003      	add	sp, #12
 801417a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801417e:	f843 2b04 	str.w	r2, [r3], #4
 8014182:	e7e3      	b.n	801414c <__multiply+0x42>
 8014184:	f8b2 b000 	ldrh.w	fp, [r2]
 8014188:	f1bb 0f00 	cmp.w	fp, #0
 801418c:	d023      	beq.n	80141d6 <__multiply+0xcc>
 801418e:	4689      	mov	r9, r1
 8014190:	46ac      	mov	ip, r5
 8014192:	f04f 0800 	mov.w	r8, #0
 8014196:	f859 4b04 	ldr.w	r4, [r9], #4
 801419a:	f8dc a000 	ldr.w	sl, [ip]
 801419e:	b2a3      	uxth	r3, r4
 80141a0:	fa1f fa8a 	uxth.w	sl, sl
 80141a4:	fb0b a303 	mla	r3, fp, r3, sl
 80141a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80141ac:	f8dc 4000 	ldr.w	r4, [ip]
 80141b0:	4443      	add	r3, r8
 80141b2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80141b6:	fb0b 840a 	mla	r4, fp, sl, r8
 80141ba:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80141be:	46e2      	mov	sl, ip
 80141c0:	b29b      	uxth	r3, r3
 80141c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80141c6:	454f      	cmp	r7, r9
 80141c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80141cc:	f84a 3b04 	str.w	r3, [sl], #4
 80141d0:	d82b      	bhi.n	801422a <__multiply+0x120>
 80141d2:	f8cc 8004 	str.w	r8, [ip, #4]
 80141d6:	9b01      	ldr	r3, [sp, #4]
 80141d8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80141dc:	3204      	adds	r2, #4
 80141de:	f1ba 0f00 	cmp.w	sl, #0
 80141e2:	d020      	beq.n	8014226 <__multiply+0x11c>
 80141e4:	682b      	ldr	r3, [r5, #0]
 80141e6:	4689      	mov	r9, r1
 80141e8:	46a8      	mov	r8, r5
 80141ea:	f04f 0b00 	mov.w	fp, #0
 80141ee:	f8b9 c000 	ldrh.w	ip, [r9]
 80141f2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80141f6:	fb0a 440c 	mla	r4, sl, ip, r4
 80141fa:	445c      	add	r4, fp
 80141fc:	46c4      	mov	ip, r8
 80141fe:	b29b      	uxth	r3, r3
 8014200:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014204:	f84c 3b04 	str.w	r3, [ip], #4
 8014208:	f859 3b04 	ldr.w	r3, [r9], #4
 801420c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8014210:	0c1b      	lsrs	r3, r3, #16
 8014212:	fb0a b303 	mla	r3, sl, r3, fp
 8014216:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801421a:	454f      	cmp	r7, r9
 801421c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8014220:	d805      	bhi.n	801422e <__multiply+0x124>
 8014222:	f8c8 3004 	str.w	r3, [r8, #4]
 8014226:	3504      	adds	r5, #4
 8014228:	e79b      	b.n	8014162 <__multiply+0x58>
 801422a:	46d4      	mov	ip, sl
 801422c:	e7b3      	b.n	8014196 <__multiply+0x8c>
 801422e:	46e0      	mov	r8, ip
 8014230:	e7dd      	b.n	80141ee <__multiply+0xe4>
 8014232:	3e01      	subs	r6, #1
 8014234:	e799      	b.n	801416a <__multiply+0x60>
	...

08014238 <__pow5mult>:
 8014238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801423c:	4615      	mov	r5, r2
 801423e:	f012 0203 	ands.w	r2, r2, #3
 8014242:	4606      	mov	r6, r0
 8014244:	460f      	mov	r7, r1
 8014246:	d007      	beq.n	8014258 <__pow5mult+0x20>
 8014248:	3a01      	subs	r2, #1
 801424a:	4c21      	ldr	r4, [pc, #132]	; (80142d0 <__pow5mult+0x98>)
 801424c:	2300      	movs	r3, #0
 801424e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014252:	f7ff fec8 	bl	8013fe6 <__multadd>
 8014256:	4607      	mov	r7, r0
 8014258:	10ad      	asrs	r5, r5, #2
 801425a:	d035      	beq.n	80142c8 <__pow5mult+0x90>
 801425c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801425e:	b93c      	cbnz	r4, 8014270 <__pow5mult+0x38>
 8014260:	2010      	movs	r0, #16
 8014262:	f7ff fe6d 	bl	8013f40 <malloc>
 8014266:	6270      	str	r0, [r6, #36]	; 0x24
 8014268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801426c:	6004      	str	r4, [r0, #0]
 801426e:	60c4      	str	r4, [r0, #12]
 8014270:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014278:	b94c      	cbnz	r4, 801428e <__pow5mult+0x56>
 801427a:	f240 2171 	movw	r1, #625	; 0x271
 801427e:	4630      	mov	r0, r6
 8014280:	f7ff ff3a 	bl	80140f8 <__i2b>
 8014284:	2300      	movs	r3, #0
 8014286:	f8c8 0008 	str.w	r0, [r8, #8]
 801428a:	4604      	mov	r4, r0
 801428c:	6003      	str	r3, [r0, #0]
 801428e:	f04f 0800 	mov.w	r8, #0
 8014292:	07eb      	lsls	r3, r5, #31
 8014294:	d50a      	bpl.n	80142ac <__pow5mult+0x74>
 8014296:	4639      	mov	r1, r7
 8014298:	4622      	mov	r2, r4
 801429a:	4630      	mov	r0, r6
 801429c:	f7ff ff35 	bl	801410a <__multiply>
 80142a0:	4639      	mov	r1, r7
 80142a2:	4681      	mov	r9, r0
 80142a4:	4630      	mov	r0, r6
 80142a6:	f7ff fe87 	bl	8013fb8 <_Bfree>
 80142aa:	464f      	mov	r7, r9
 80142ac:	106d      	asrs	r5, r5, #1
 80142ae:	d00b      	beq.n	80142c8 <__pow5mult+0x90>
 80142b0:	6820      	ldr	r0, [r4, #0]
 80142b2:	b938      	cbnz	r0, 80142c4 <__pow5mult+0x8c>
 80142b4:	4622      	mov	r2, r4
 80142b6:	4621      	mov	r1, r4
 80142b8:	4630      	mov	r0, r6
 80142ba:	f7ff ff26 	bl	801410a <__multiply>
 80142be:	6020      	str	r0, [r4, #0]
 80142c0:	f8c0 8000 	str.w	r8, [r0]
 80142c4:	4604      	mov	r4, r0
 80142c6:	e7e4      	b.n	8014292 <__pow5mult+0x5a>
 80142c8:	4638      	mov	r0, r7
 80142ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80142ce:	bf00      	nop
 80142d0:	08017bb8 	.word	0x08017bb8

080142d4 <__lshift>:
 80142d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80142d8:	460c      	mov	r4, r1
 80142da:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80142de:	6923      	ldr	r3, [r4, #16]
 80142e0:	6849      	ldr	r1, [r1, #4]
 80142e2:	eb0a 0903 	add.w	r9, sl, r3
 80142e6:	68a3      	ldr	r3, [r4, #8]
 80142e8:	4607      	mov	r7, r0
 80142ea:	4616      	mov	r6, r2
 80142ec:	f109 0501 	add.w	r5, r9, #1
 80142f0:	42ab      	cmp	r3, r5
 80142f2:	db32      	blt.n	801435a <__lshift+0x86>
 80142f4:	4638      	mov	r0, r7
 80142f6:	f7ff fe2b 	bl	8013f50 <_Balloc>
 80142fa:	2300      	movs	r3, #0
 80142fc:	4680      	mov	r8, r0
 80142fe:	f100 0114 	add.w	r1, r0, #20
 8014302:	461a      	mov	r2, r3
 8014304:	4553      	cmp	r3, sl
 8014306:	db2b      	blt.n	8014360 <__lshift+0x8c>
 8014308:	6920      	ldr	r0, [r4, #16]
 801430a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801430e:	f104 0314 	add.w	r3, r4, #20
 8014312:	f016 021f 	ands.w	r2, r6, #31
 8014316:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801431a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801431e:	d025      	beq.n	801436c <__lshift+0x98>
 8014320:	f1c2 0e20 	rsb	lr, r2, #32
 8014324:	2000      	movs	r0, #0
 8014326:	681e      	ldr	r6, [r3, #0]
 8014328:	468a      	mov	sl, r1
 801432a:	4096      	lsls	r6, r2
 801432c:	4330      	orrs	r0, r6
 801432e:	f84a 0b04 	str.w	r0, [sl], #4
 8014332:	f853 0b04 	ldr.w	r0, [r3], #4
 8014336:	459c      	cmp	ip, r3
 8014338:	fa20 f00e 	lsr.w	r0, r0, lr
 801433c:	d814      	bhi.n	8014368 <__lshift+0x94>
 801433e:	6048      	str	r0, [r1, #4]
 8014340:	b108      	cbz	r0, 8014346 <__lshift+0x72>
 8014342:	f109 0502 	add.w	r5, r9, #2
 8014346:	3d01      	subs	r5, #1
 8014348:	4638      	mov	r0, r7
 801434a:	f8c8 5010 	str.w	r5, [r8, #16]
 801434e:	4621      	mov	r1, r4
 8014350:	f7ff fe32 	bl	8013fb8 <_Bfree>
 8014354:	4640      	mov	r0, r8
 8014356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801435a:	3101      	adds	r1, #1
 801435c:	005b      	lsls	r3, r3, #1
 801435e:	e7c7      	b.n	80142f0 <__lshift+0x1c>
 8014360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8014364:	3301      	adds	r3, #1
 8014366:	e7cd      	b.n	8014304 <__lshift+0x30>
 8014368:	4651      	mov	r1, sl
 801436a:	e7dc      	b.n	8014326 <__lshift+0x52>
 801436c:	3904      	subs	r1, #4
 801436e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014372:	f841 2f04 	str.w	r2, [r1, #4]!
 8014376:	459c      	cmp	ip, r3
 8014378:	d8f9      	bhi.n	801436e <__lshift+0x9a>
 801437a:	e7e4      	b.n	8014346 <__lshift+0x72>

0801437c <__mcmp>:
 801437c:	6903      	ldr	r3, [r0, #16]
 801437e:	690a      	ldr	r2, [r1, #16]
 8014380:	1a9b      	subs	r3, r3, r2
 8014382:	b530      	push	{r4, r5, lr}
 8014384:	d10c      	bne.n	80143a0 <__mcmp+0x24>
 8014386:	0092      	lsls	r2, r2, #2
 8014388:	3014      	adds	r0, #20
 801438a:	3114      	adds	r1, #20
 801438c:	1884      	adds	r4, r0, r2
 801438e:	4411      	add	r1, r2
 8014390:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014394:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014398:	4295      	cmp	r5, r2
 801439a:	d003      	beq.n	80143a4 <__mcmp+0x28>
 801439c:	d305      	bcc.n	80143aa <__mcmp+0x2e>
 801439e:	2301      	movs	r3, #1
 80143a0:	4618      	mov	r0, r3
 80143a2:	bd30      	pop	{r4, r5, pc}
 80143a4:	42a0      	cmp	r0, r4
 80143a6:	d3f3      	bcc.n	8014390 <__mcmp+0x14>
 80143a8:	e7fa      	b.n	80143a0 <__mcmp+0x24>
 80143aa:	f04f 33ff 	mov.w	r3, #4294967295
 80143ae:	e7f7      	b.n	80143a0 <__mcmp+0x24>

080143b0 <__mdiff>:
 80143b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80143b4:	460d      	mov	r5, r1
 80143b6:	4607      	mov	r7, r0
 80143b8:	4611      	mov	r1, r2
 80143ba:	4628      	mov	r0, r5
 80143bc:	4614      	mov	r4, r2
 80143be:	f7ff ffdd 	bl	801437c <__mcmp>
 80143c2:	1e06      	subs	r6, r0, #0
 80143c4:	d108      	bne.n	80143d8 <__mdiff+0x28>
 80143c6:	4631      	mov	r1, r6
 80143c8:	4638      	mov	r0, r7
 80143ca:	f7ff fdc1 	bl	8013f50 <_Balloc>
 80143ce:	2301      	movs	r3, #1
 80143d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80143d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143d8:	bfa4      	itt	ge
 80143da:	4623      	movge	r3, r4
 80143dc:	462c      	movge	r4, r5
 80143de:	4638      	mov	r0, r7
 80143e0:	6861      	ldr	r1, [r4, #4]
 80143e2:	bfa6      	itte	ge
 80143e4:	461d      	movge	r5, r3
 80143e6:	2600      	movge	r6, #0
 80143e8:	2601      	movlt	r6, #1
 80143ea:	f7ff fdb1 	bl	8013f50 <_Balloc>
 80143ee:	692b      	ldr	r3, [r5, #16]
 80143f0:	60c6      	str	r6, [r0, #12]
 80143f2:	6926      	ldr	r6, [r4, #16]
 80143f4:	f105 0914 	add.w	r9, r5, #20
 80143f8:	f104 0214 	add.w	r2, r4, #20
 80143fc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8014400:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8014404:	f100 0514 	add.w	r5, r0, #20
 8014408:	f04f 0e00 	mov.w	lr, #0
 801440c:	f852 ab04 	ldr.w	sl, [r2], #4
 8014410:	f859 4b04 	ldr.w	r4, [r9], #4
 8014414:	fa1e f18a 	uxtah	r1, lr, sl
 8014418:	b2a3      	uxth	r3, r4
 801441a:	1ac9      	subs	r1, r1, r3
 801441c:	0c23      	lsrs	r3, r4, #16
 801441e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8014422:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8014426:	b289      	uxth	r1, r1
 8014428:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801442c:	45c8      	cmp	r8, r9
 801442e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8014432:	4694      	mov	ip, r2
 8014434:	f845 3b04 	str.w	r3, [r5], #4
 8014438:	d8e8      	bhi.n	801440c <__mdiff+0x5c>
 801443a:	45bc      	cmp	ip, r7
 801443c:	d304      	bcc.n	8014448 <__mdiff+0x98>
 801443e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8014442:	b183      	cbz	r3, 8014466 <__mdiff+0xb6>
 8014444:	6106      	str	r6, [r0, #16]
 8014446:	e7c5      	b.n	80143d4 <__mdiff+0x24>
 8014448:	f85c 1b04 	ldr.w	r1, [ip], #4
 801444c:	fa1e f381 	uxtah	r3, lr, r1
 8014450:	141a      	asrs	r2, r3, #16
 8014452:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014456:	b29b      	uxth	r3, r3
 8014458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801445c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8014460:	f845 3b04 	str.w	r3, [r5], #4
 8014464:	e7e9      	b.n	801443a <__mdiff+0x8a>
 8014466:	3e01      	subs	r6, #1
 8014468:	e7e9      	b.n	801443e <__mdiff+0x8e>

0801446a <__d2b>:
 801446a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801446e:	460e      	mov	r6, r1
 8014470:	2101      	movs	r1, #1
 8014472:	ec59 8b10 	vmov	r8, r9, d0
 8014476:	4615      	mov	r5, r2
 8014478:	f7ff fd6a 	bl	8013f50 <_Balloc>
 801447c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8014480:	4607      	mov	r7, r0
 8014482:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014486:	bb34      	cbnz	r4, 80144d6 <__d2b+0x6c>
 8014488:	9301      	str	r3, [sp, #4]
 801448a:	f1b8 0300 	subs.w	r3, r8, #0
 801448e:	d027      	beq.n	80144e0 <__d2b+0x76>
 8014490:	a802      	add	r0, sp, #8
 8014492:	f840 3d08 	str.w	r3, [r0, #-8]!
 8014496:	f7ff fe00 	bl	801409a <__lo0bits>
 801449a:	9900      	ldr	r1, [sp, #0]
 801449c:	b1f0      	cbz	r0, 80144dc <__d2b+0x72>
 801449e:	9a01      	ldr	r2, [sp, #4]
 80144a0:	f1c0 0320 	rsb	r3, r0, #32
 80144a4:	fa02 f303 	lsl.w	r3, r2, r3
 80144a8:	430b      	orrs	r3, r1
 80144aa:	40c2      	lsrs	r2, r0
 80144ac:	617b      	str	r3, [r7, #20]
 80144ae:	9201      	str	r2, [sp, #4]
 80144b0:	9b01      	ldr	r3, [sp, #4]
 80144b2:	61bb      	str	r3, [r7, #24]
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	bf14      	ite	ne
 80144b8:	2102      	movne	r1, #2
 80144ba:	2101      	moveq	r1, #1
 80144bc:	6139      	str	r1, [r7, #16]
 80144be:	b1c4      	cbz	r4, 80144f2 <__d2b+0x88>
 80144c0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80144c4:	4404      	add	r4, r0
 80144c6:	6034      	str	r4, [r6, #0]
 80144c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80144cc:	6028      	str	r0, [r5, #0]
 80144ce:	4638      	mov	r0, r7
 80144d0:	b003      	add	sp, #12
 80144d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80144d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80144da:	e7d5      	b.n	8014488 <__d2b+0x1e>
 80144dc:	6179      	str	r1, [r7, #20]
 80144de:	e7e7      	b.n	80144b0 <__d2b+0x46>
 80144e0:	a801      	add	r0, sp, #4
 80144e2:	f7ff fdda 	bl	801409a <__lo0bits>
 80144e6:	9b01      	ldr	r3, [sp, #4]
 80144e8:	617b      	str	r3, [r7, #20]
 80144ea:	2101      	movs	r1, #1
 80144ec:	6139      	str	r1, [r7, #16]
 80144ee:	3020      	adds	r0, #32
 80144f0:	e7e5      	b.n	80144be <__d2b+0x54>
 80144f2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80144f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80144fa:	6030      	str	r0, [r6, #0]
 80144fc:	6918      	ldr	r0, [r3, #16]
 80144fe:	f7ff fdad 	bl	801405c <__hi0bits>
 8014502:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8014506:	e7e1      	b.n	80144cc <__d2b+0x62>

08014508 <_calloc_r>:
 8014508:	b538      	push	{r3, r4, r5, lr}
 801450a:	fb02 f401 	mul.w	r4, r2, r1
 801450e:	4621      	mov	r1, r4
 8014510:	f000 f856 	bl	80145c0 <_malloc_r>
 8014514:	4605      	mov	r5, r0
 8014516:	b118      	cbz	r0, 8014520 <_calloc_r+0x18>
 8014518:	4622      	mov	r2, r4
 801451a:	2100      	movs	r1, #0
 801451c:	f7fd ff09 	bl	8012332 <memset>
 8014520:	4628      	mov	r0, r5
 8014522:	bd38      	pop	{r3, r4, r5, pc}

08014524 <_free_r>:
 8014524:	b538      	push	{r3, r4, r5, lr}
 8014526:	4605      	mov	r5, r0
 8014528:	2900      	cmp	r1, #0
 801452a:	d045      	beq.n	80145b8 <_free_r+0x94>
 801452c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014530:	1f0c      	subs	r4, r1, #4
 8014532:	2b00      	cmp	r3, #0
 8014534:	bfb8      	it	lt
 8014536:	18e4      	addlt	r4, r4, r3
 8014538:	f000 fc03 	bl	8014d42 <__malloc_lock>
 801453c:	4a1f      	ldr	r2, [pc, #124]	; (80145bc <_free_r+0x98>)
 801453e:	6813      	ldr	r3, [r2, #0]
 8014540:	4610      	mov	r0, r2
 8014542:	b933      	cbnz	r3, 8014552 <_free_r+0x2e>
 8014544:	6063      	str	r3, [r4, #4]
 8014546:	6014      	str	r4, [r2, #0]
 8014548:	4628      	mov	r0, r5
 801454a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801454e:	f000 bbf9 	b.w	8014d44 <__malloc_unlock>
 8014552:	42a3      	cmp	r3, r4
 8014554:	d90c      	bls.n	8014570 <_free_r+0x4c>
 8014556:	6821      	ldr	r1, [r4, #0]
 8014558:	1862      	adds	r2, r4, r1
 801455a:	4293      	cmp	r3, r2
 801455c:	bf04      	itt	eq
 801455e:	681a      	ldreq	r2, [r3, #0]
 8014560:	685b      	ldreq	r3, [r3, #4]
 8014562:	6063      	str	r3, [r4, #4]
 8014564:	bf04      	itt	eq
 8014566:	1852      	addeq	r2, r2, r1
 8014568:	6022      	streq	r2, [r4, #0]
 801456a:	6004      	str	r4, [r0, #0]
 801456c:	e7ec      	b.n	8014548 <_free_r+0x24>
 801456e:	4613      	mov	r3, r2
 8014570:	685a      	ldr	r2, [r3, #4]
 8014572:	b10a      	cbz	r2, 8014578 <_free_r+0x54>
 8014574:	42a2      	cmp	r2, r4
 8014576:	d9fa      	bls.n	801456e <_free_r+0x4a>
 8014578:	6819      	ldr	r1, [r3, #0]
 801457a:	1858      	adds	r0, r3, r1
 801457c:	42a0      	cmp	r0, r4
 801457e:	d10b      	bne.n	8014598 <_free_r+0x74>
 8014580:	6820      	ldr	r0, [r4, #0]
 8014582:	4401      	add	r1, r0
 8014584:	1858      	adds	r0, r3, r1
 8014586:	4282      	cmp	r2, r0
 8014588:	6019      	str	r1, [r3, #0]
 801458a:	d1dd      	bne.n	8014548 <_free_r+0x24>
 801458c:	6810      	ldr	r0, [r2, #0]
 801458e:	6852      	ldr	r2, [r2, #4]
 8014590:	605a      	str	r2, [r3, #4]
 8014592:	4401      	add	r1, r0
 8014594:	6019      	str	r1, [r3, #0]
 8014596:	e7d7      	b.n	8014548 <_free_r+0x24>
 8014598:	d902      	bls.n	80145a0 <_free_r+0x7c>
 801459a:	230c      	movs	r3, #12
 801459c:	602b      	str	r3, [r5, #0]
 801459e:	e7d3      	b.n	8014548 <_free_r+0x24>
 80145a0:	6820      	ldr	r0, [r4, #0]
 80145a2:	1821      	adds	r1, r4, r0
 80145a4:	428a      	cmp	r2, r1
 80145a6:	bf04      	itt	eq
 80145a8:	6811      	ldreq	r1, [r2, #0]
 80145aa:	6852      	ldreq	r2, [r2, #4]
 80145ac:	6062      	str	r2, [r4, #4]
 80145ae:	bf04      	itt	eq
 80145b0:	1809      	addeq	r1, r1, r0
 80145b2:	6021      	streq	r1, [r4, #0]
 80145b4:	605c      	str	r4, [r3, #4]
 80145b6:	e7c7      	b.n	8014548 <_free_r+0x24>
 80145b8:	bd38      	pop	{r3, r4, r5, pc}
 80145ba:	bf00      	nop
 80145bc:	2000777c 	.word	0x2000777c

080145c0 <_malloc_r>:
 80145c0:	b570      	push	{r4, r5, r6, lr}
 80145c2:	1ccd      	adds	r5, r1, #3
 80145c4:	f025 0503 	bic.w	r5, r5, #3
 80145c8:	3508      	adds	r5, #8
 80145ca:	2d0c      	cmp	r5, #12
 80145cc:	bf38      	it	cc
 80145ce:	250c      	movcc	r5, #12
 80145d0:	2d00      	cmp	r5, #0
 80145d2:	4606      	mov	r6, r0
 80145d4:	db01      	blt.n	80145da <_malloc_r+0x1a>
 80145d6:	42a9      	cmp	r1, r5
 80145d8:	d903      	bls.n	80145e2 <_malloc_r+0x22>
 80145da:	230c      	movs	r3, #12
 80145dc:	6033      	str	r3, [r6, #0]
 80145de:	2000      	movs	r0, #0
 80145e0:	bd70      	pop	{r4, r5, r6, pc}
 80145e2:	f000 fbae 	bl	8014d42 <__malloc_lock>
 80145e6:	4a21      	ldr	r2, [pc, #132]	; (801466c <_malloc_r+0xac>)
 80145e8:	6814      	ldr	r4, [r2, #0]
 80145ea:	4621      	mov	r1, r4
 80145ec:	b991      	cbnz	r1, 8014614 <_malloc_r+0x54>
 80145ee:	4c20      	ldr	r4, [pc, #128]	; (8014670 <_malloc_r+0xb0>)
 80145f0:	6823      	ldr	r3, [r4, #0]
 80145f2:	b91b      	cbnz	r3, 80145fc <_malloc_r+0x3c>
 80145f4:	4630      	mov	r0, r6
 80145f6:	f000 facf 	bl	8014b98 <_sbrk_r>
 80145fa:	6020      	str	r0, [r4, #0]
 80145fc:	4629      	mov	r1, r5
 80145fe:	4630      	mov	r0, r6
 8014600:	f000 faca 	bl	8014b98 <_sbrk_r>
 8014604:	1c43      	adds	r3, r0, #1
 8014606:	d124      	bne.n	8014652 <_malloc_r+0x92>
 8014608:	230c      	movs	r3, #12
 801460a:	6033      	str	r3, [r6, #0]
 801460c:	4630      	mov	r0, r6
 801460e:	f000 fb99 	bl	8014d44 <__malloc_unlock>
 8014612:	e7e4      	b.n	80145de <_malloc_r+0x1e>
 8014614:	680b      	ldr	r3, [r1, #0]
 8014616:	1b5b      	subs	r3, r3, r5
 8014618:	d418      	bmi.n	801464c <_malloc_r+0x8c>
 801461a:	2b0b      	cmp	r3, #11
 801461c:	d90f      	bls.n	801463e <_malloc_r+0x7e>
 801461e:	600b      	str	r3, [r1, #0]
 8014620:	50cd      	str	r5, [r1, r3]
 8014622:	18cc      	adds	r4, r1, r3
 8014624:	4630      	mov	r0, r6
 8014626:	f000 fb8d 	bl	8014d44 <__malloc_unlock>
 801462a:	f104 000b 	add.w	r0, r4, #11
 801462e:	1d23      	adds	r3, r4, #4
 8014630:	f020 0007 	bic.w	r0, r0, #7
 8014634:	1ac3      	subs	r3, r0, r3
 8014636:	d0d3      	beq.n	80145e0 <_malloc_r+0x20>
 8014638:	425a      	negs	r2, r3
 801463a:	50e2      	str	r2, [r4, r3]
 801463c:	e7d0      	b.n	80145e0 <_malloc_r+0x20>
 801463e:	428c      	cmp	r4, r1
 8014640:	684b      	ldr	r3, [r1, #4]
 8014642:	bf16      	itet	ne
 8014644:	6063      	strne	r3, [r4, #4]
 8014646:	6013      	streq	r3, [r2, #0]
 8014648:	460c      	movne	r4, r1
 801464a:	e7eb      	b.n	8014624 <_malloc_r+0x64>
 801464c:	460c      	mov	r4, r1
 801464e:	6849      	ldr	r1, [r1, #4]
 8014650:	e7cc      	b.n	80145ec <_malloc_r+0x2c>
 8014652:	1cc4      	adds	r4, r0, #3
 8014654:	f024 0403 	bic.w	r4, r4, #3
 8014658:	42a0      	cmp	r0, r4
 801465a:	d005      	beq.n	8014668 <_malloc_r+0xa8>
 801465c:	1a21      	subs	r1, r4, r0
 801465e:	4630      	mov	r0, r6
 8014660:	f000 fa9a 	bl	8014b98 <_sbrk_r>
 8014664:	3001      	adds	r0, #1
 8014666:	d0cf      	beq.n	8014608 <_malloc_r+0x48>
 8014668:	6025      	str	r5, [r4, #0]
 801466a:	e7db      	b.n	8014624 <_malloc_r+0x64>
 801466c:	2000777c 	.word	0x2000777c
 8014670:	20007780 	.word	0x20007780

08014674 <__ssputs_r>:
 8014674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014678:	688e      	ldr	r6, [r1, #8]
 801467a:	429e      	cmp	r6, r3
 801467c:	4682      	mov	sl, r0
 801467e:	460c      	mov	r4, r1
 8014680:	4690      	mov	r8, r2
 8014682:	4699      	mov	r9, r3
 8014684:	d837      	bhi.n	80146f6 <__ssputs_r+0x82>
 8014686:	898a      	ldrh	r2, [r1, #12]
 8014688:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801468c:	d031      	beq.n	80146f2 <__ssputs_r+0x7e>
 801468e:	6825      	ldr	r5, [r4, #0]
 8014690:	6909      	ldr	r1, [r1, #16]
 8014692:	1a6f      	subs	r7, r5, r1
 8014694:	6965      	ldr	r5, [r4, #20]
 8014696:	2302      	movs	r3, #2
 8014698:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801469c:	fb95 f5f3 	sdiv	r5, r5, r3
 80146a0:	f109 0301 	add.w	r3, r9, #1
 80146a4:	443b      	add	r3, r7
 80146a6:	429d      	cmp	r5, r3
 80146a8:	bf38      	it	cc
 80146aa:	461d      	movcc	r5, r3
 80146ac:	0553      	lsls	r3, r2, #21
 80146ae:	d530      	bpl.n	8014712 <__ssputs_r+0x9e>
 80146b0:	4629      	mov	r1, r5
 80146b2:	f7ff ff85 	bl	80145c0 <_malloc_r>
 80146b6:	4606      	mov	r6, r0
 80146b8:	b950      	cbnz	r0, 80146d0 <__ssputs_r+0x5c>
 80146ba:	230c      	movs	r3, #12
 80146bc:	f8ca 3000 	str.w	r3, [sl]
 80146c0:	89a3      	ldrh	r3, [r4, #12]
 80146c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146c6:	81a3      	strh	r3, [r4, #12]
 80146c8:	f04f 30ff 	mov.w	r0, #4294967295
 80146cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146d0:	463a      	mov	r2, r7
 80146d2:	6921      	ldr	r1, [r4, #16]
 80146d4:	f7fd fe22 	bl	801231c <memcpy>
 80146d8:	89a3      	ldrh	r3, [r4, #12]
 80146da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80146de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80146e2:	81a3      	strh	r3, [r4, #12]
 80146e4:	6126      	str	r6, [r4, #16]
 80146e6:	6165      	str	r5, [r4, #20]
 80146e8:	443e      	add	r6, r7
 80146ea:	1bed      	subs	r5, r5, r7
 80146ec:	6026      	str	r6, [r4, #0]
 80146ee:	60a5      	str	r5, [r4, #8]
 80146f0:	464e      	mov	r6, r9
 80146f2:	454e      	cmp	r6, r9
 80146f4:	d900      	bls.n	80146f8 <__ssputs_r+0x84>
 80146f6:	464e      	mov	r6, r9
 80146f8:	4632      	mov	r2, r6
 80146fa:	4641      	mov	r1, r8
 80146fc:	6820      	ldr	r0, [r4, #0]
 80146fe:	f000 fb07 	bl	8014d10 <memmove>
 8014702:	68a3      	ldr	r3, [r4, #8]
 8014704:	1b9b      	subs	r3, r3, r6
 8014706:	60a3      	str	r3, [r4, #8]
 8014708:	6823      	ldr	r3, [r4, #0]
 801470a:	441e      	add	r6, r3
 801470c:	6026      	str	r6, [r4, #0]
 801470e:	2000      	movs	r0, #0
 8014710:	e7dc      	b.n	80146cc <__ssputs_r+0x58>
 8014712:	462a      	mov	r2, r5
 8014714:	f000 fb17 	bl	8014d46 <_realloc_r>
 8014718:	4606      	mov	r6, r0
 801471a:	2800      	cmp	r0, #0
 801471c:	d1e2      	bne.n	80146e4 <__ssputs_r+0x70>
 801471e:	6921      	ldr	r1, [r4, #16]
 8014720:	4650      	mov	r0, sl
 8014722:	f7ff feff 	bl	8014524 <_free_r>
 8014726:	e7c8      	b.n	80146ba <__ssputs_r+0x46>

08014728 <_svfiprintf_r>:
 8014728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801472c:	461d      	mov	r5, r3
 801472e:	898b      	ldrh	r3, [r1, #12]
 8014730:	061f      	lsls	r7, r3, #24
 8014732:	b09d      	sub	sp, #116	; 0x74
 8014734:	4680      	mov	r8, r0
 8014736:	460c      	mov	r4, r1
 8014738:	4616      	mov	r6, r2
 801473a:	d50f      	bpl.n	801475c <_svfiprintf_r+0x34>
 801473c:	690b      	ldr	r3, [r1, #16]
 801473e:	b96b      	cbnz	r3, 801475c <_svfiprintf_r+0x34>
 8014740:	2140      	movs	r1, #64	; 0x40
 8014742:	f7ff ff3d 	bl	80145c0 <_malloc_r>
 8014746:	6020      	str	r0, [r4, #0]
 8014748:	6120      	str	r0, [r4, #16]
 801474a:	b928      	cbnz	r0, 8014758 <_svfiprintf_r+0x30>
 801474c:	230c      	movs	r3, #12
 801474e:	f8c8 3000 	str.w	r3, [r8]
 8014752:	f04f 30ff 	mov.w	r0, #4294967295
 8014756:	e0c8      	b.n	80148ea <_svfiprintf_r+0x1c2>
 8014758:	2340      	movs	r3, #64	; 0x40
 801475a:	6163      	str	r3, [r4, #20]
 801475c:	2300      	movs	r3, #0
 801475e:	9309      	str	r3, [sp, #36]	; 0x24
 8014760:	2320      	movs	r3, #32
 8014762:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014766:	2330      	movs	r3, #48	; 0x30
 8014768:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801476c:	9503      	str	r5, [sp, #12]
 801476e:	f04f 0b01 	mov.w	fp, #1
 8014772:	4637      	mov	r7, r6
 8014774:	463d      	mov	r5, r7
 8014776:	f815 3b01 	ldrb.w	r3, [r5], #1
 801477a:	b10b      	cbz	r3, 8014780 <_svfiprintf_r+0x58>
 801477c:	2b25      	cmp	r3, #37	; 0x25
 801477e:	d13e      	bne.n	80147fe <_svfiprintf_r+0xd6>
 8014780:	ebb7 0a06 	subs.w	sl, r7, r6
 8014784:	d00b      	beq.n	801479e <_svfiprintf_r+0x76>
 8014786:	4653      	mov	r3, sl
 8014788:	4632      	mov	r2, r6
 801478a:	4621      	mov	r1, r4
 801478c:	4640      	mov	r0, r8
 801478e:	f7ff ff71 	bl	8014674 <__ssputs_r>
 8014792:	3001      	adds	r0, #1
 8014794:	f000 80a4 	beq.w	80148e0 <_svfiprintf_r+0x1b8>
 8014798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801479a:	4453      	add	r3, sl
 801479c:	9309      	str	r3, [sp, #36]	; 0x24
 801479e:	783b      	ldrb	r3, [r7, #0]
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	f000 809d 	beq.w	80148e0 <_svfiprintf_r+0x1b8>
 80147a6:	2300      	movs	r3, #0
 80147a8:	f04f 32ff 	mov.w	r2, #4294967295
 80147ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80147b0:	9304      	str	r3, [sp, #16]
 80147b2:	9307      	str	r3, [sp, #28]
 80147b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80147b8:	931a      	str	r3, [sp, #104]	; 0x68
 80147ba:	462f      	mov	r7, r5
 80147bc:	2205      	movs	r2, #5
 80147be:	f817 1b01 	ldrb.w	r1, [r7], #1
 80147c2:	4850      	ldr	r0, [pc, #320]	; (8014904 <_svfiprintf_r+0x1dc>)
 80147c4:	f7eb fce4 	bl	8000190 <memchr>
 80147c8:	9b04      	ldr	r3, [sp, #16]
 80147ca:	b9d0      	cbnz	r0, 8014802 <_svfiprintf_r+0xda>
 80147cc:	06d9      	lsls	r1, r3, #27
 80147ce:	bf44      	itt	mi
 80147d0:	2220      	movmi	r2, #32
 80147d2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80147d6:	071a      	lsls	r2, r3, #28
 80147d8:	bf44      	itt	mi
 80147da:	222b      	movmi	r2, #43	; 0x2b
 80147dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80147e0:	782a      	ldrb	r2, [r5, #0]
 80147e2:	2a2a      	cmp	r2, #42	; 0x2a
 80147e4:	d015      	beq.n	8014812 <_svfiprintf_r+0xea>
 80147e6:	9a07      	ldr	r2, [sp, #28]
 80147e8:	462f      	mov	r7, r5
 80147ea:	2000      	movs	r0, #0
 80147ec:	250a      	movs	r5, #10
 80147ee:	4639      	mov	r1, r7
 80147f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80147f4:	3b30      	subs	r3, #48	; 0x30
 80147f6:	2b09      	cmp	r3, #9
 80147f8:	d94d      	bls.n	8014896 <_svfiprintf_r+0x16e>
 80147fa:	b1b8      	cbz	r0, 801482c <_svfiprintf_r+0x104>
 80147fc:	e00f      	b.n	801481e <_svfiprintf_r+0xf6>
 80147fe:	462f      	mov	r7, r5
 8014800:	e7b8      	b.n	8014774 <_svfiprintf_r+0x4c>
 8014802:	4a40      	ldr	r2, [pc, #256]	; (8014904 <_svfiprintf_r+0x1dc>)
 8014804:	1a80      	subs	r0, r0, r2
 8014806:	fa0b f000 	lsl.w	r0, fp, r0
 801480a:	4318      	orrs	r0, r3
 801480c:	9004      	str	r0, [sp, #16]
 801480e:	463d      	mov	r5, r7
 8014810:	e7d3      	b.n	80147ba <_svfiprintf_r+0x92>
 8014812:	9a03      	ldr	r2, [sp, #12]
 8014814:	1d11      	adds	r1, r2, #4
 8014816:	6812      	ldr	r2, [r2, #0]
 8014818:	9103      	str	r1, [sp, #12]
 801481a:	2a00      	cmp	r2, #0
 801481c:	db01      	blt.n	8014822 <_svfiprintf_r+0xfa>
 801481e:	9207      	str	r2, [sp, #28]
 8014820:	e004      	b.n	801482c <_svfiprintf_r+0x104>
 8014822:	4252      	negs	r2, r2
 8014824:	f043 0302 	orr.w	r3, r3, #2
 8014828:	9207      	str	r2, [sp, #28]
 801482a:	9304      	str	r3, [sp, #16]
 801482c:	783b      	ldrb	r3, [r7, #0]
 801482e:	2b2e      	cmp	r3, #46	; 0x2e
 8014830:	d10c      	bne.n	801484c <_svfiprintf_r+0x124>
 8014832:	787b      	ldrb	r3, [r7, #1]
 8014834:	2b2a      	cmp	r3, #42	; 0x2a
 8014836:	d133      	bne.n	80148a0 <_svfiprintf_r+0x178>
 8014838:	9b03      	ldr	r3, [sp, #12]
 801483a:	1d1a      	adds	r2, r3, #4
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	9203      	str	r2, [sp, #12]
 8014840:	2b00      	cmp	r3, #0
 8014842:	bfb8      	it	lt
 8014844:	f04f 33ff 	movlt.w	r3, #4294967295
 8014848:	3702      	adds	r7, #2
 801484a:	9305      	str	r3, [sp, #20]
 801484c:	4d2e      	ldr	r5, [pc, #184]	; (8014908 <_svfiprintf_r+0x1e0>)
 801484e:	7839      	ldrb	r1, [r7, #0]
 8014850:	2203      	movs	r2, #3
 8014852:	4628      	mov	r0, r5
 8014854:	f7eb fc9c 	bl	8000190 <memchr>
 8014858:	b138      	cbz	r0, 801486a <_svfiprintf_r+0x142>
 801485a:	2340      	movs	r3, #64	; 0x40
 801485c:	1b40      	subs	r0, r0, r5
 801485e:	fa03 f000 	lsl.w	r0, r3, r0
 8014862:	9b04      	ldr	r3, [sp, #16]
 8014864:	4303      	orrs	r3, r0
 8014866:	3701      	adds	r7, #1
 8014868:	9304      	str	r3, [sp, #16]
 801486a:	7839      	ldrb	r1, [r7, #0]
 801486c:	4827      	ldr	r0, [pc, #156]	; (801490c <_svfiprintf_r+0x1e4>)
 801486e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014872:	2206      	movs	r2, #6
 8014874:	1c7e      	adds	r6, r7, #1
 8014876:	f7eb fc8b 	bl	8000190 <memchr>
 801487a:	2800      	cmp	r0, #0
 801487c:	d038      	beq.n	80148f0 <_svfiprintf_r+0x1c8>
 801487e:	4b24      	ldr	r3, [pc, #144]	; (8014910 <_svfiprintf_r+0x1e8>)
 8014880:	bb13      	cbnz	r3, 80148c8 <_svfiprintf_r+0x1a0>
 8014882:	9b03      	ldr	r3, [sp, #12]
 8014884:	3307      	adds	r3, #7
 8014886:	f023 0307 	bic.w	r3, r3, #7
 801488a:	3308      	adds	r3, #8
 801488c:	9303      	str	r3, [sp, #12]
 801488e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014890:	444b      	add	r3, r9
 8014892:	9309      	str	r3, [sp, #36]	; 0x24
 8014894:	e76d      	b.n	8014772 <_svfiprintf_r+0x4a>
 8014896:	fb05 3202 	mla	r2, r5, r2, r3
 801489a:	2001      	movs	r0, #1
 801489c:	460f      	mov	r7, r1
 801489e:	e7a6      	b.n	80147ee <_svfiprintf_r+0xc6>
 80148a0:	2300      	movs	r3, #0
 80148a2:	3701      	adds	r7, #1
 80148a4:	9305      	str	r3, [sp, #20]
 80148a6:	4619      	mov	r1, r3
 80148a8:	250a      	movs	r5, #10
 80148aa:	4638      	mov	r0, r7
 80148ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80148b0:	3a30      	subs	r2, #48	; 0x30
 80148b2:	2a09      	cmp	r2, #9
 80148b4:	d903      	bls.n	80148be <_svfiprintf_r+0x196>
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d0c8      	beq.n	801484c <_svfiprintf_r+0x124>
 80148ba:	9105      	str	r1, [sp, #20]
 80148bc:	e7c6      	b.n	801484c <_svfiprintf_r+0x124>
 80148be:	fb05 2101 	mla	r1, r5, r1, r2
 80148c2:	2301      	movs	r3, #1
 80148c4:	4607      	mov	r7, r0
 80148c6:	e7f0      	b.n	80148aa <_svfiprintf_r+0x182>
 80148c8:	ab03      	add	r3, sp, #12
 80148ca:	9300      	str	r3, [sp, #0]
 80148cc:	4622      	mov	r2, r4
 80148ce:	4b11      	ldr	r3, [pc, #68]	; (8014914 <_svfiprintf_r+0x1ec>)
 80148d0:	a904      	add	r1, sp, #16
 80148d2:	4640      	mov	r0, r8
 80148d4:	f7fd fdca 	bl	801246c <_printf_float>
 80148d8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80148dc:	4681      	mov	r9, r0
 80148de:	d1d6      	bne.n	801488e <_svfiprintf_r+0x166>
 80148e0:	89a3      	ldrh	r3, [r4, #12]
 80148e2:	065b      	lsls	r3, r3, #25
 80148e4:	f53f af35 	bmi.w	8014752 <_svfiprintf_r+0x2a>
 80148e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80148ea:	b01d      	add	sp, #116	; 0x74
 80148ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148f0:	ab03      	add	r3, sp, #12
 80148f2:	9300      	str	r3, [sp, #0]
 80148f4:	4622      	mov	r2, r4
 80148f6:	4b07      	ldr	r3, [pc, #28]	; (8014914 <_svfiprintf_r+0x1ec>)
 80148f8:	a904      	add	r1, sp, #16
 80148fa:	4640      	mov	r0, r8
 80148fc:	f7fe f86c 	bl	80129d8 <_printf_i>
 8014900:	e7ea      	b.n	80148d8 <_svfiprintf_r+0x1b0>
 8014902:	bf00      	nop
 8014904:	08017bc4 	.word	0x08017bc4
 8014908:	08017bca 	.word	0x08017bca
 801490c:	08017bce 	.word	0x08017bce
 8014910:	0801246d 	.word	0x0801246d
 8014914:	08014675 	.word	0x08014675

08014918 <__sfputc_r>:
 8014918:	6893      	ldr	r3, [r2, #8]
 801491a:	3b01      	subs	r3, #1
 801491c:	2b00      	cmp	r3, #0
 801491e:	b410      	push	{r4}
 8014920:	6093      	str	r3, [r2, #8]
 8014922:	da08      	bge.n	8014936 <__sfputc_r+0x1e>
 8014924:	6994      	ldr	r4, [r2, #24]
 8014926:	42a3      	cmp	r3, r4
 8014928:	db01      	blt.n	801492e <__sfputc_r+0x16>
 801492a:	290a      	cmp	r1, #10
 801492c:	d103      	bne.n	8014936 <__sfputc_r+0x1e>
 801492e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014932:	f7fe ba15 	b.w	8012d60 <__swbuf_r>
 8014936:	6813      	ldr	r3, [r2, #0]
 8014938:	1c58      	adds	r0, r3, #1
 801493a:	6010      	str	r0, [r2, #0]
 801493c:	7019      	strb	r1, [r3, #0]
 801493e:	4608      	mov	r0, r1
 8014940:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014944:	4770      	bx	lr

08014946 <__sfputs_r>:
 8014946:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014948:	4606      	mov	r6, r0
 801494a:	460f      	mov	r7, r1
 801494c:	4614      	mov	r4, r2
 801494e:	18d5      	adds	r5, r2, r3
 8014950:	42ac      	cmp	r4, r5
 8014952:	d101      	bne.n	8014958 <__sfputs_r+0x12>
 8014954:	2000      	movs	r0, #0
 8014956:	e007      	b.n	8014968 <__sfputs_r+0x22>
 8014958:	463a      	mov	r2, r7
 801495a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801495e:	4630      	mov	r0, r6
 8014960:	f7ff ffda 	bl	8014918 <__sfputc_r>
 8014964:	1c43      	adds	r3, r0, #1
 8014966:	d1f3      	bne.n	8014950 <__sfputs_r+0xa>
 8014968:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801496c <_vfiprintf_r>:
 801496c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014970:	460c      	mov	r4, r1
 8014972:	b09d      	sub	sp, #116	; 0x74
 8014974:	4617      	mov	r7, r2
 8014976:	461d      	mov	r5, r3
 8014978:	4606      	mov	r6, r0
 801497a:	b118      	cbz	r0, 8014984 <_vfiprintf_r+0x18>
 801497c:	6983      	ldr	r3, [r0, #24]
 801497e:	b90b      	cbnz	r3, 8014984 <_vfiprintf_r+0x18>
 8014980:	f7ff f9e2 	bl	8013d48 <__sinit>
 8014984:	4b7c      	ldr	r3, [pc, #496]	; (8014b78 <_vfiprintf_r+0x20c>)
 8014986:	429c      	cmp	r4, r3
 8014988:	d158      	bne.n	8014a3c <_vfiprintf_r+0xd0>
 801498a:	6874      	ldr	r4, [r6, #4]
 801498c:	89a3      	ldrh	r3, [r4, #12]
 801498e:	0718      	lsls	r0, r3, #28
 8014990:	d55e      	bpl.n	8014a50 <_vfiprintf_r+0xe4>
 8014992:	6923      	ldr	r3, [r4, #16]
 8014994:	2b00      	cmp	r3, #0
 8014996:	d05b      	beq.n	8014a50 <_vfiprintf_r+0xe4>
 8014998:	2300      	movs	r3, #0
 801499a:	9309      	str	r3, [sp, #36]	; 0x24
 801499c:	2320      	movs	r3, #32
 801499e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80149a2:	2330      	movs	r3, #48	; 0x30
 80149a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80149a8:	9503      	str	r5, [sp, #12]
 80149aa:	f04f 0b01 	mov.w	fp, #1
 80149ae:	46b8      	mov	r8, r7
 80149b0:	4645      	mov	r5, r8
 80149b2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80149b6:	b10b      	cbz	r3, 80149bc <_vfiprintf_r+0x50>
 80149b8:	2b25      	cmp	r3, #37	; 0x25
 80149ba:	d154      	bne.n	8014a66 <_vfiprintf_r+0xfa>
 80149bc:	ebb8 0a07 	subs.w	sl, r8, r7
 80149c0:	d00b      	beq.n	80149da <_vfiprintf_r+0x6e>
 80149c2:	4653      	mov	r3, sl
 80149c4:	463a      	mov	r2, r7
 80149c6:	4621      	mov	r1, r4
 80149c8:	4630      	mov	r0, r6
 80149ca:	f7ff ffbc 	bl	8014946 <__sfputs_r>
 80149ce:	3001      	adds	r0, #1
 80149d0:	f000 80c2 	beq.w	8014b58 <_vfiprintf_r+0x1ec>
 80149d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149d6:	4453      	add	r3, sl
 80149d8:	9309      	str	r3, [sp, #36]	; 0x24
 80149da:	f898 3000 	ldrb.w	r3, [r8]
 80149de:	2b00      	cmp	r3, #0
 80149e0:	f000 80ba 	beq.w	8014b58 <_vfiprintf_r+0x1ec>
 80149e4:	2300      	movs	r3, #0
 80149e6:	f04f 32ff 	mov.w	r2, #4294967295
 80149ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80149ee:	9304      	str	r3, [sp, #16]
 80149f0:	9307      	str	r3, [sp, #28]
 80149f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80149f6:	931a      	str	r3, [sp, #104]	; 0x68
 80149f8:	46a8      	mov	r8, r5
 80149fa:	2205      	movs	r2, #5
 80149fc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014a00:	485e      	ldr	r0, [pc, #376]	; (8014b7c <_vfiprintf_r+0x210>)
 8014a02:	f7eb fbc5 	bl	8000190 <memchr>
 8014a06:	9b04      	ldr	r3, [sp, #16]
 8014a08:	bb78      	cbnz	r0, 8014a6a <_vfiprintf_r+0xfe>
 8014a0a:	06d9      	lsls	r1, r3, #27
 8014a0c:	bf44      	itt	mi
 8014a0e:	2220      	movmi	r2, #32
 8014a10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014a14:	071a      	lsls	r2, r3, #28
 8014a16:	bf44      	itt	mi
 8014a18:	222b      	movmi	r2, #43	; 0x2b
 8014a1a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014a1e:	782a      	ldrb	r2, [r5, #0]
 8014a20:	2a2a      	cmp	r2, #42	; 0x2a
 8014a22:	d02a      	beq.n	8014a7a <_vfiprintf_r+0x10e>
 8014a24:	9a07      	ldr	r2, [sp, #28]
 8014a26:	46a8      	mov	r8, r5
 8014a28:	2000      	movs	r0, #0
 8014a2a:	250a      	movs	r5, #10
 8014a2c:	4641      	mov	r1, r8
 8014a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014a32:	3b30      	subs	r3, #48	; 0x30
 8014a34:	2b09      	cmp	r3, #9
 8014a36:	d969      	bls.n	8014b0c <_vfiprintf_r+0x1a0>
 8014a38:	b360      	cbz	r0, 8014a94 <_vfiprintf_r+0x128>
 8014a3a:	e024      	b.n	8014a86 <_vfiprintf_r+0x11a>
 8014a3c:	4b50      	ldr	r3, [pc, #320]	; (8014b80 <_vfiprintf_r+0x214>)
 8014a3e:	429c      	cmp	r4, r3
 8014a40:	d101      	bne.n	8014a46 <_vfiprintf_r+0xda>
 8014a42:	68b4      	ldr	r4, [r6, #8]
 8014a44:	e7a2      	b.n	801498c <_vfiprintf_r+0x20>
 8014a46:	4b4f      	ldr	r3, [pc, #316]	; (8014b84 <_vfiprintf_r+0x218>)
 8014a48:	429c      	cmp	r4, r3
 8014a4a:	bf08      	it	eq
 8014a4c:	68f4      	ldreq	r4, [r6, #12]
 8014a4e:	e79d      	b.n	801498c <_vfiprintf_r+0x20>
 8014a50:	4621      	mov	r1, r4
 8014a52:	4630      	mov	r0, r6
 8014a54:	f7fe f9d6 	bl	8012e04 <__swsetup_r>
 8014a58:	2800      	cmp	r0, #0
 8014a5a:	d09d      	beq.n	8014998 <_vfiprintf_r+0x2c>
 8014a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8014a60:	b01d      	add	sp, #116	; 0x74
 8014a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a66:	46a8      	mov	r8, r5
 8014a68:	e7a2      	b.n	80149b0 <_vfiprintf_r+0x44>
 8014a6a:	4a44      	ldr	r2, [pc, #272]	; (8014b7c <_vfiprintf_r+0x210>)
 8014a6c:	1a80      	subs	r0, r0, r2
 8014a6e:	fa0b f000 	lsl.w	r0, fp, r0
 8014a72:	4318      	orrs	r0, r3
 8014a74:	9004      	str	r0, [sp, #16]
 8014a76:	4645      	mov	r5, r8
 8014a78:	e7be      	b.n	80149f8 <_vfiprintf_r+0x8c>
 8014a7a:	9a03      	ldr	r2, [sp, #12]
 8014a7c:	1d11      	adds	r1, r2, #4
 8014a7e:	6812      	ldr	r2, [r2, #0]
 8014a80:	9103      	str	r1, [sp, #12]
 8014a82:	2a00      	cmp	r2, #0
 8014a84:	db01      	blt.n	8014a8a <_vfiprintf_r+0x11e>
 8014a86:	9207      	str	r2, [sp, #28]
 8014a88:	e004      	b.n	8014a94 <_vfiprintf_r+0x128>
 8014a8a:	4252      	negs	r2, r2
 8014a8c:	f043 0302 	orr.w	r3, r3, #2
 8014a90:	9207      	str	r2, [sp, #28]
 8014a92:	9304      	str	r3, [sp, #16]
 8014a94:	f898 3000 	ldrb.w	r3, [r8]
 8014a98:	2b2e      	cmp	r3, #46	; 0x2e
 8014a9a:	d10e      	bne.n	8014aba <_vfiprintf_r+0x14e>
 8014a9c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014aa0:	2b2a      	cmp	r3, #42	; 0x2a
 8014aa2:	d138      	bne.n	8014b16 <_vfiprintf_r+0x1aa>
 8014aa4:	9b03      	ldr	r3, [sp, #12]
 8014aa6:	1d1a      	adds	r2, r3, #4
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	9203      	str	r2, [sp, #12]
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	bfb8      	it	lt
 8014ab0:	f04f 33ff 	movlt.w	r3, #4294967295
 8014ab4:	f108 0802 	add.w	r8, r8, #2
 8014ab8:	9305      	str	r3, [sp, #20]
 8014aba:	4d33      	ldr	r5, [pc, #204]	; (8014b88 <_vfiprintf_r+0x21c>)
 8014abc:	f898 1000 	ldrb.w	r1, [r8]
 8014ac0:	2203      	movs	r2, #3
 8014ac2:	4628      	mov	r0, r5
 8014ac4:	f7eb fb64 	bl	8000190 <memchr>
 8014ac8:	b140      	cbz	r0, 8014adc <_vfiprintf_r+0x170>
 8014aca:	2340      	movs	r3, #64	; 0x40
 8014acc:	1b40      	subs	r0, r0, r5
 8014ace:	fa03 f000 	lsl.w	r0, r3, r0
 8014ad2:	9b04      	ldr	r3, [sp, #16]
 8014ad4:	4303      	orrs	r3, r0
 8014ad6:	f108 0801 	add.w	r8, r8, #1
 8014ada:	9304      	str	r3, [sp, #16]
 8014adc:	f898 1000 	ldrb.w	r1, [r8]
 8014ae0:	482a      	ldr	r0, [pc, #168]	; (8014b8c <_vfiprintf_r+0x220>)
 8014ae2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014ae6:	2206      	movs	r2, #6
 8014ae8:	f108 0701 	add.w	r7, r8, #1
 8014aec:	f7eb fb50 	bl	8000190 <memchr>
 8014af0:	2800      	cmp	r0, #0
 8014af2:	d037      	beq.n	8014b64 <_vfiprintf_r+0x1f8>
 8014af4:	4b26      	ldr	r3, [pc, #152]	; (8014b90 <_vfiprintf_r+0x224>)
 8014af6:	bb1b      	cbnz	r3, 8014b40 <_vfiprintf_r+0x1d4>
 8014af8:	9b03      	ldr	r3, [sp, #12]
 8014afa:	3307      	adds	r3, #7
 8014afc:	f023 0307 	bic.w	r3, r3, #7
 8014b00:	3308      	adds	r3, #8
 8014b02:	9303      	str	r3, [sp, #12]
 8014b04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b06:	444b      	add	r3, r9
 8014b08:	9309      	str	r3, [sp, #36]	; 0x24
 8014b0a:	e750      	b.n	80149ae <_vfiprintf_r+0x42>
 8014b0c:	fb05 3202 	mla	r2, r5, r2, r3
 8014b10:	2001      	movs	r0, #1
 8014b12:	4688      	mov	r8, r1
 8014b14:	e78a      	b.n	8014a2c <_vfiprintf_r+0xc0>
 8014b16:	2300      	movs	r3, #0
 8014b18:	f108 0801 	add.w	r8, r8, #1
 8014b1c:	9305      	str	r3, [sp, #20]
 8014b1e:	4619      	mov	r1, r3
 8014b20:	250a      	movs	r5, #10
 8014b22:	4640      	mov	r0, r8
 8014b24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014b28:	3a30      	subs	r2, #48	; 0x30
 8014b2a:	2a09      	cmp	r2, #9
 8014b2c:	d903      	bls.n	8014b36 <_vfiprintf_r+0x1ca>
 8014b2e:	2b00      	cmp	r3, #0
 8014b30:	d0c3      	beq.n	8014aba <_vfiprintf_r+0x14e>
 8014b32:	9105      	str	r1, [sp, #20]
 8014b34:	e7c1      	b.n	8014aba <_vfiprintf_r+0x14e>
 8014b36:	fb05 2101 	mla	r1, r5, r1, r2
 8014b3a:	2301      	movs	r3, #1
 8014b3c:	4680      	mov	r8, r0
 8014b3e:	e7f0      	b.n	8014b22 <_vfiprintf_r+0x1b6>
 8014b40:	ab03      	add	r3, sp, #12
 8014b42:	9300      	str	r3, [sp, #0]
 8014b44:	4622      	mov	r2, r4
 8014b46:	4b13      	ldr	r3, [pc, #76]	; (8014b94 <_vfiprintf_r+0x228>)
 8014b48:	a904      	add	r1, sp, #16
 8014b4a:	4630      	mov	r0, r6
 8014b4c:	f7fd fc8e 	bl	801246c <_printf_float>
 8014b50:	f1b0 3fff 	cmp.w	r0, #4294967295
 8014b54:	4681      	mov	r9, r0
 8014b56:	d1d5      	bne.n	8014b04 <_vfiprintf_r+0x198>
 8014b58:	89a3      	ldrh	r3, [r4, #12]
 8014b5a:	065b      	lsls	r3, r3, #25
 8014b5c:	f53f af7e 	bmi.w	8014a5c <_vfiprintf_r+0xf0>
 8014b60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014b62:	e77d      	b.n	8014a60 <_vfiprintf_r+0xf4>
 8014b64:	ab03      	add	r3, sp, #12
 8014b66:	9300      	str	r3, [sp, #0]
 8014b68:	4622      	mov	r2, r4
 8014b6a:	4b0a      	ldr	r3, [pc, #40]	; (8014b94 <_vfiprintf_r+0x228>)
 8014b6c:	a904      	add	r1, sp, #16
 8014b6e:	4630      	mov	r0, r6
 8014b70:	f7fd ff32 	bl	80129d8 <_printf_i>
 8014b74:	e7ec      	b.n	8014b50 <_vfiprintf_r+0x1e4>
 8014b76:	bf00      	nop
 8014b78:	08017a88 	.word	0x08017a88
 8014b7c:	08017bc4 	.word	0x08017bc4
 8014b80:	08017aa8 	.word	0x08017aa8
 8014b84:	08017a68 	.word	0x08017a68
 8014b88:	08017bca 	.word	0x08017bca
 8014b8c:	08017bce 	.word	0x08017bce
 8014b90:	0801246d 	.word	0x0801246d
 8014b94:	08014947 	.word	0x08014947

08014b98 <_sbrk_r>:
 8014b98:	b538      	push	{r3, r4, r5, lr}
 8014b9a:	4c06      	ldr	r4, [pc, #24]	; (8014bb4 <_sbrk_r+0x1c>)
 8014b9c:	2300      	movs	r3, #0
 8014b9e:	4605      	mov	r5, r0
 8014ba0:	4608      	mov	r0, r1
 8014ba2:	6023      	str	r3, [r4, #0]
 8014ba4:	f7f0 fe36 	bl	8005814 <_sbrk>
 8014ba8:	1c43      	adds	r3, r0, #1
 8014baa:	d102      	bne.n	8014bb2 <_sbrk_r+0x1a>
 8014bac:	6823      	ldr	r3, [r4, #0]
 8014bae:	b103      	cbz	r3, 8014bb2 <_sbrk_r+0x1a>
 8014bb0:	602b      	str	r3, [r5, #0]
 8014bb2:	bd38      	pop	{r3, r4, r5, pc}
 8014bb4:	20007b00 	.word	0x20007b00

08014bb8 <__sread>:
 8014bb8:	b510      	push	{r4, lr}
 8014bba:	460c      	mov	r4, r1
 8014bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014bc0:	f000 f8e8 	bl	8014d94 <_read_r>
 8014bc4:	2800      	cmp	r0, #0
 8014bc6:	bfab      	itete	ge
 8014bc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014bca:	89a3      	ldrhlt	r3, [r4, #12]
 8014bcc:	181b      	addge	r3, r3, r0
 8014bce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014bd2:	bfac      	ite	ge
 8014bd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8014bd6:	81a3      	strhlt	r3, [r4, #12]
 8014bd8:	bd10      	pop	{r4, pc}

08014bda <__swrite>:
 8014bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014bde:	461f      	mov	r7, r3
 8014be0:	898b      	ldrh	r3, [r1, #12]
 8014be2:	05db      	lsls	r3, r3, #23
 8014be4:	4605      	mov	r5, r0
 8014be6:	460c      	mov	r4, r1
 8014be8:	4616      	mov	r6, r2
 8014bea:	d505      	bpl.n	8014bf8 <__swrite+0x1e>
 8014bec:	2302      	movs	r3, #2
 8014bee:	2200      	movs	r2, #0
 8014bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014bf4:	f000 f868 	bl	8014cc8 <_lseek_r>
 8014bf8:	89a3      	ldrh	r3, [r4, #12]
 8014bfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014bfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014c02:	81a3      	strh	r3, [r4, #12]
 8014c04:	4632      	mov	r2, r6
 8014c06:	463b      	mov	r3, r7
 8014c08:	4628      	mov	r0, r5
 8014c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014c0e:	f000 b817 	b.w	8014c40 <_write_r>

08014c12 <__sseek>:
 8014c12:	b510      	push	{r4, lr}
 8014c14:	460c      	mov	r4, r1
 8014c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c1a:	f000 f855 	bl	8014cc8 <_lseek_r>
 8014c1e:	1c43      	adds	r3, r0, #1
 8014c20:	89a3      	ldrh	r3, [r4, #12]
 8014c22:	bf15      	itete	ne
 8014c24:	6560      	strne	r0, [r4, #84]	; 0x54
 8014c26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014c2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014c2e:	81a3      	strheq	r3, [r4, #12]
 8014c30:	bf18      	it	ne
 8014c32:	81a3      	strhne	r3, [r4, #12]
 8014c34:	bd10      	pop	{r4, pc}

08014c36 <__sclose>:
 8014c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c3a:	f000 b813 	b.w	8014c64 <_close_r>
	...

08014c40 <_write_r>:
 8014c40:	b538      	push	{r3, r4, r5, lr}
 8014c42:	4c07      	ldr	r4, [pc, #28]	; (8014c60 <_write_r+0x20>)
 8014c44:	4605      	mov	r5, r0
 8014c46:	4608      	mov	r0, r1
 8014c48:	4611      	mov	r1, r2
 8014c4a:	2200      	movs	r2, #0
 8014c4c:	6022      	str	r2, [r4, #0]
 8014c4e:	461a      	mov	r2, r3
 8014c50:	f7f8 fc00 	bl	800d454 <_write>
 8014c54:	1c43      	adds	r3, r0, #1
 8014c56:	d102      	bne.n	8014c5e <_write_r+0x1e>
 8014c58:	6823      	ldr	r3, [r4, #0]
 8014c5a:	b103      	cbz	r3, 8014c5e <_write_r+0x1e>
 8014c5c:	602b      	str	r3, [r5, #0]
 8014c5e:	bd38      	pop	{r3, r4, r5, pc}
 8014c60:	20007b00 	.word	0x20007b00

08014c64 <_close_r>:
 8014c64:	b538      	push	{r3, r4, r5, lr}
 8014c66:	4c06      	ldr	r4, [pc, #24]	; (8014c80 <_close_r+0x1c>)
 8014c68:	2300      	movs	r3, #0
 8014c6a:	4605      	mov	r5, r0
 8014c6c:	4608      	mov	r0, r1
 8014c6e:	6023      	str	r3, [r4, #0]
 8014c70:	f7f0 fd9b 	bl	80057aa <_close>
 8014c74:	1c43      	adds	r3, r0, #1
 8014c76:	d102      	bne.n	8014c7e <_close_r+0x1a>
 8014c78:	6823      	ldr	r3, [r4, #0]
 8014c7a:	b103      	cbz	r3, 8014c7e <_close_r+0x1a>
 8014c7c:	602b      	str	r3, [r5, #0]
 8014c7e:	bd38      	pop	{r3, r4, r5, pc}
 8014c80:	20007b00 	.word	0x20007b00

08014c84 <_fstat_r>:
 8014c84:	b538      	push	{r3, r4, r5, lr}
 8014c86:	4c07      	ldr	r4, [pc, #28]	; (8014ca4 <_fstat_r+0x20>)
 8014c88:	2300      	movs	r3, #0
 8014c8a:	4605      	mov	r5, r0
 8014c8c:	4608      	mov	r0, r1
 8014c8e:	4611      	mov	r1, r2
 8014c90:	6023      	str	r3, [r4, #0]
 8014c92:	f7f0 fd96 	bl	80057c2 <_fstat>
 8014c96:	1c43      	adds	r3, r0, #1
 8014c98:	d102      	bne.n	8014ca0 <_fstat_r+0x1c>
 8014c9a:	6823      	ldr	r3, [r4, #0]
 8014c9c:	b103      	cbz	r3, 8014ca0 <_fstat_r+0x1c>
 8014c9e:	602b      	str	r3, [r5, #0]
 8014ca0:	bd38      	pop	{r3, r4, r5, pc}
 8014ca2:	bf00      	nop
 8014ca4:	20007b00 	.word	0x20007b00

08014ca8 <_isatty_r>:
 8014ca8:	b538      	push	{r3, r4, r5, lr}
 8014caa:	4c06      	ldr	r4, [pc, #24]	; (8014cc4 <_isatty_r+0x1c>)
 8014cac:	2300      	movs	r3, #0
 8014cae:	4605      	mov	r5, r0
 8014cb0:	4608      	mov	r0, r1
 8014cb2:	6023      	str	r3, [r4, #0]
 8014cb4:	f7f0 fd95 	bl	80057e2 <_isatty>
 8014cb8:	1c43      	adds	r3, r0, #1
 8014cba:	d102      	bne.n	8014cc2 <_isatty_r+0x1a>
 8014cbc:	6823      	ldr	r3, [r4, #0]
 8014cbe:	b103      	cbz	r3, 8014cc2 <_isatty_r+0x1a>
 8014cc0:	602b      	str	r3, [r5, #0]
 8014cc2:	bd38      	pop	{r3, r4, r5, pc}
 8014cc4:	20007b00 	.word	0x20007b00

08014cc8 <_lseek_r>:
 8014cc8:	b538      	push	{r3, r4, r5, lr}
 8014cca:	4c07      	ldr	r4, [pc, #28]	; (8014ce8 <_lseek_r+0x20>)
 8014ccc:	4605      	mov	r5, r0
 8014cce:	4608      	mov	r0, r1
 8014cd0:	4611      	mov	r1, r2
 8014cd2:	2200      	movs	r2, #0
 8014cd4:	6022      	str	r2, [r4, #0]
 8014cd6:	461a      	mov	r2, r3
 8014cd8:	f7f0 fd8e 	bl	80057f8 <_lseek>
 8014cdc:	1c43      	adds	r3, r0, #1
 8014cde:	d102      	bne.n	8014ce6 <_lseek_r+0x1e>
 8014ce0:	6823      	ldr	r3, [r4, #0]
 8014ce2:	b103      	cbz	r3, 8014ce6 <_lseek_r+0x1e>
 8014ce4:	602b      	str	r3, [r5, #0]
 8014ce6:	bd38      	pop	{r3, r4, r5, pc}
 8014ce8:	20007b00 	.word	0x20007b00

08014cec <__ascii_mbtowc>:
 8014cec:	b082      	sub	sp, #8
 8014cee:	b901      	cbnz	r1, 8014cf2 <__ascii_mbtowc+0x6>
 8014cf0:	a901      	add	r1, sp, #4
 8014cf2:	b142      	cbz	r2, 8014d06 <__ascii_mbtowc+0x1a>
 8014cf4:	b14b      	cbz	r3, 8014d0a <__ascii_mbtowc+0x1e>
 8014cf6:	7813      	ldrb	r3, [r2, #0]
 8014cf8:	600b      	str	r3, [r1, #0]
 8014cfa:	7812      	ldrb	r2, [r2, #0]
 8014cfc:	1c10      	adds	r0, r2, #0
 8014cfe:	bf18      	it	ne
 8014d00:	2001      	movne	r0, #1
 8014d02:	b002      	add	sp, #8
 8014d04:	4770      	bx	lr
 8014d06:	4610      	mov	r0, r2
 8014d08:	e7fb      	b.n	8014d02 <__ascii_mbtowc+0x16>
 8014d0a:	f06f 0001 	mvn.w	r0, #1
 8014d0e:	e7f8      	b.n	8014d02 <__ascii_mbtowc+0x16>

08014d10 <memmove>:
 8014d10:	4288      	cmp	r0, r1
 8014d12:	b510      	push	{r4, lr}
 8014d14:	eb01 0302 	add.w	r3, r1, r2
 8014d18:	d807      	bhi.n	8014d2a <memmove+0x1a>
 8014d1a:	1e42      	subs	r2, r0, #1
 8014d1c:	4299      	cmp	r1, r3
 8014d1e:	d00a      	beq.n	8014d36 <memmove+0x26>
 8014d20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014d24:	f802 4f01 	strb.w	r4, [r2, #1]!
 8014d28:	e7f8      	b.n	8014d1c <memmove+0xc>
 8014d2a:	4283      	cmp	r3, r0
 8014d2c:	d9f5      	bls.n	8014d1a <memmove+0xa>
 8014d2e:	1881      	adds	r1, r0, r2
 8014d30:	1ad2      	subs	r2, r2, r3
 8014d32:	42d3      	cmn	r3, r2
 8014d34:	d100      	bne.n	8014d38 <memmove+0x28>
 8014d36:	bd10      	pop	{r4, pc}
 8014d38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014d3c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8014d40:	e7f7      	b.n	8014d32 <memmove+0x22>

08014d42 <__malloc_lock>:
 8014d42:	4770      	bx	lr

08014d44 <__malloc_unlock>:
 8014d44:	4770      	bx	lr

08014d46 <_realloc_r>:
 8014d46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d48:	4607      	mov	r7, r0
 8014d4a:	4614      	mov	r4, r2
 8014d4c:	460e      	mov	r6, r1
 8014d4e:	b921      	cbnz	r1, 8014d5a <_realloc_r+0x14>
 8014d50:	4611      	mov	r1, r2
 8014d52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014d56:	f7ff bc33 	b.w	80145c0 <_malloc_r>
 8014d5a:	b922      	cbnz	r2, 8014d66 <_realloc_r+0x20>
 8014d5c:	f7ff fbe2 	bl	8014524 <_free_r>
 8014d60:	4625      	mov	r5, r4
 8014d62:	4628      	mov	r0, r5
 8014d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d66:	f000 f834 	bl	8014dd2 <_malloc_usable_size_r>
 8014d6a:	42a0      	cmp	r0, r4
 8014d6c:	d20f      	bcs.n	8014d8e <_realloc_r+0x48>
 8014d6e:	4621      	mov	r1, r4
 8014d70:	4638      	mov	r0, r7
 8014d72:	f7ff fc25 	bl	80145c0 <_malloc_r>
 8014d76:	4605      	mov	r5, r0
 8014d78:	2800      	cmp	r0, #0
 8014d7a:	d0f2      	beq.n	8014d62 <_realloc_r+0x1c>
 8014d7c:	4631      	mov	r1, r6
 8014d7e:	4622      	mov	r2, r4
 8014d80:	f7fd facc 	bl	801231c <memcpy>
 8014d84:	4631      	mov	r1, r6
 8014d86:	4638      	mov	r0, r7
 8014d88:	f7ff fbcc 	bl	8014524 <_free_r>
 8014d8c:	e7e9      	b.n	8014d62 <_realloc_r+0x1c>
 8014d8e:	4635      	mov	r5, r6
 8014d90:	e7e7      	b.n	8014d62 <_realloc_r+0x1c>
	...

08014d94 <_read_r>:
 8014d94:	b538      	push	{r3, r4, r5, lr}
 8014d96:	4c07      	ldr	r4, [pc, #28]	; (8014db4 <_read_r+0x20>)
 8014d98:	4605      	mov	r5, r0
 8014d9a:	4608      	mov	r0, r1
 8014d9c:	4611      	mov	r1, r2
 8014d9e:	2200      	movs	r2, #0
 8014da0:	6022      	str	r2, [r4, #0]
 8014da2:	461a      	mov	r2, r3
 8014da4:	f7f0 fce4 	bl	8005770 <_read>
 8014da8:	1c43      	adds	r3, r0, #1
 8014daa:	d102      	bne.n	8014db2 <_read_r+0x1e>
 8014dac:	6823      	ldr	r3, [r4, #0]
 8014dae:	b103      	cbz	r3, 8014db2 <_read_r+0x1e>
 8014db0:	602b      	str	r3, [r5, #0]
 8014db2:	bd38      	pop	{r3, r4, r5, pc}
 8014db4:	20007b00 	.word	0x20007b00

08014db8 <__ascii_wctomb>:
 8014db8:	b149      	cbz	r1, 8014dce <__ascii_wctomb+0x16>
 8014dba:	2aff      	cmp	r2, #255	; 0xff
 8014dbc:	bf85      	ittet	hi
 8014dbe:	238a      	movhi	r3, #138	; 0x8a
 8014dc0:	6003      	strhi	r3, [r0, #0]
 8014dc2:	700a      	strbls	r2, [r1, #0]
 8014dc4:	f04f 30ff 	movhi.w	r0, #4294967295
 8014dc8:	bf98      	it	ls
 8014dca:	2001      	movls	r0, #1
 8014dcc:	4770      	bx	lr
 8014dce:	4608      	mov	r0, r1
 8014dd0:	4770      	bx	lr

08014dd2 <_malloc_usable_size_r>:
 8014dd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014dd6:	1f18      	subs	r0, r3, #4
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	bfbc      	itt	lt
 8014ddc:	580b      	ldrlt	r3, [r1, r0]
 8014dde:	18c0      	addlt	r0, r0, r3
 8014de0:	4770      	bx	lr
	...

08014de4 <round>:
 8014de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014de6:	ec57 6b10 	vmov	r6, r7, d0
 8014dea:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8014dee:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8014df2:	2c13      	cmp	r4, #19
 8014df4:	463b      	mov	r3, r7
 8014df6:	463d      	mov	r5, r7
 8014df8:	dc17      	bgt.n	8014e2a <round+0x46>
 8014dfa:	2c00      	cmp	r4, #0
 8014dfc:	da09      	bge.n	8014e12 <round+0x2e>
 8014dfe:	3401      	adds	r4, #1
 8014e00:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8014e04:	d103      	bne.n	8014e0e <round+0x2a>
 8014e06:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8014e0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014e0e:	2100      	movs	r1, #0
 8014e10:	e02c      	b.n	8014e6c <round+0x88>
 8014e12:	4a18      	ldr	r2, [pc, #96]	; (8014e74 <round+0x90>)
 8014e14:	4122      	asrs	r2, r4
 8014e16:	4217      	tst	r7, r2
 8014e18:	d100      	bne.n	8014e1c <round+0x38>
 8014e1a:	b19e      	cbz	r6, 8014e44 <round+0x60>
 8014e1c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014e20:	4123      	asrs	r3, r4
 8014e22:	442b      	add	r3, r5
 8014e24:	ea23 0302 	bic.w	r3, r3, r2
 8014e28:	e7f1      	b.n	8014e0e <round+0x2a>
 8014e2a:	2c33      	cmp	r4, #51	; 0x33
 8014e2c:	dd0d      	ble.n	8014e4a <round+0x66>
 8014e2e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8014e32:	d107      	bne.n	8014e44 <round+0x60>
 8014e34:	4630      	mov	r0, r6
 8014e36:	4639      	mov	r1, r7
 8014e38:	ee10 2a10 	vmov	r2, s0
 8014e3c:	f7eb f9fe 	bl	800023c <__adddf3>
 8014e40:	4606      	mov	r6, r0
 8014e42:	460f      	mov	r7, r1
 8014e44:	ec47 6b10 	vmov	d0, r6, r7
 8014e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014e4a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8014e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8014e52:	40d0      	lsrs	r0, r2
 8014e54:	4206      	tst	r6, r0
 8014e56:	d0f5      	beq.n	8014e44 <round+0x60>
 8014e58:	2201      	movs	r2, #1
 8014e5a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8014e5e:	fa02 f404 	lsl.w	r4, r2, r4
 8014e62:	1931      	adds	r1, r6, r4
 8014e64:	bf28      	it	cs
 8014e66:	189b      	addcs	r3, r3, r2
 8014e68:	ea21 0100 	bic.w	r1, r1, r0
 8014e6c:	461f      	mov	r7, r3
 8014e6e:	460e      	mov	r6, r1
 8014e70:	e7e8      	b.n	8014e44 <round+0x60>
 8014e72:	bf00      	nop
 8014e74:	000fffff 	.word	0x000fffff

08014e78 <pow>:
 8014e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e7c:	ed2d 8b04 	vpush	{d8-d9}
 8014e80:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8015154 <pow+0x2dc>
 8014e84:	b08d      	sub	sp, #52	; 0x34
 8014e86:	ec57 6b10 	vmov	r6, r7, d0
 8014e8a:	ec55 4b11 	vmov	r4, r5, d1
 8014e8e:	f000 f963 	bl	8015158 <__ieee754_pow>
 8014e92:	f999 3000 	ldrsb.w	r3, [r9]
 8014e96:	9300      	str	r3, [sp, #0]
 8014e98:	3301      	adds	r3, #1
 8014e9a:	eeb0 8a40 	vmov.f32	s16, s0
 8014e9e:	eef0 8a60 	vmov.f32	s17, s1
 8014ea2:	46c8      	mov	r8, r9
 8014ea4:	d05f      	beq.n	8014f66 <pow+0xee>
 8014ea6:	4622      	mov	r2, r4
 8014ea8:	462b      	mov	r3, r5
 8014eaa:	4620      	mov	r0, r4
 8014eac:	4629      	mov	r1, r5
 8014eae:	f7eb fe15 	bl	8000adc <__aeabi_dcmpun>
 8014eb2:	4683      	mov	fp, r0
 8014eb4:	2800      	cmp	r0, #0
 8014eb6:	d156      	bne.n	8014f66 <pow+0xee>
 8014eb8:	4632      	mov	r2, r6
 8014eba:	463b      	mov	r3, r7
 8014ebc:	4630      	mov	r0, r6
 8014ebe:	4639      	mov	r1, r7
 8014ec0:	f7eb fe0c 	bl	8000adc <__aeabi_dcmpun>
 8014ec4:	9001      	str	r0, [sp, #4]
 8014ec6:	b1e8      	cbz	r0, 8014f04 <pow+0x8c>
 8014ec8:	2200      	movs	r2, #0
 8014eca:	2300      	movs	r3, #0
 8014ecc:	4620      	mov	r0, r4
 8014ece:	4629      	mov	r1, r5
 8014ed0:	f7eb fdd2 	bl	8000a78 <__aeabi_dcmpeq>
 8014ed4:	2800      	cmp	r0, #0
 8014ed6:	d046      	beq.n	8014f66 <pow+0xee>
 8014ed8:	2301      	movs	r3, #1
 8014eda:	9302      	str	r3, [sp, #8]
 8014edc:	4b96      	ldr	r3, [pc, #600]	; (8015138 <pow+0x2c0>)
 8014ede:	9303      	str	r3, [sp, #12]
 8014ee0:	4b96      	ldr	r3, [pc, #600]	; (801513c <pow+0x2c4>)
 8014ee2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8014ee6:	2200      	movs	r2, #0
 8014ee8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014eec:	9b00      	ldr	r3, [sp, #0]
 8014eee:	2b02      	cmp	r3, #2
 8014ef0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014ef4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014ef8:	d033      	beq.n	8014f62 <pow+0xea>
 8014efa:	a802      	add	r0, sp, #8
 8014efc:	f000 fefb 	bl	8015cf6 <matherr>
 8014f00:	bb48      	cbnz	r0, 8014f56 <pow+0xde>
 8014f02:	e05d      	b.n	8014fc0 <pow+0x148>
 8014f04:	f04f 0a00 	mov.w	sl, #0
 8014f08:	f04f 0b00 	mov.w	fp, #0
 8014f0c:	4652      	mov	r2, sl
 8014f0e:	465b      	mov	r3, fp
 8014f10:	4630      	mov	r0, r6
 8014f12:	4639      	mov	r1, r7
 8014f14:	f7eb fdb0 	bl	8000a78 <__aeabi_dcmpeq>
 8014f18:	ec4b ab19 	vmov	d9, sl, fp
 8014f1c:	2800      	cmp	r0, #0
 8014f1e:	d054      	beq.n	8014fca <pow+0x152>
 8014f20:	4652      	mov	r2, sl
 8014f22:	465b      	mov	r3, fp
 8014f24:	4620      	mov	r0, r4
 8014f26:	4629      	mov	r1, r5
 8014f28:	f7eb fda6 	bl	8000a78 <__aeabi_dcmpeq>
 8014f2c:	4680      	mov	r8, r0
 8014f2e:	b318      	cbz	r0, 8014f78 <pow+0x100>
 8014f30:	2301      	movs	r3, #1
 8014f32:	9302      	str	r3, [sp, #8]
 8014f34:	4b80      	ldr	r3, [pc, #512]	; (8015138 <pow+0x2c0>)
 8014f36:	9303      	str	r3, [sp, #12]
 8014f38:	9b01      	ldr	r3, [sp, #4]
 8014f3a:	930a      	str	r3, [sp, #40]	; 0x28
 8014f3c:	9b00      	ldr	r3, [sp, #0]
 8014f3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014f42:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014f46:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d0d5      	beq.n	8014efa <pow+0x82>
 8014f4e:	4b7b      	ldr	r3, [pc, #492]	; (801513c <pow+0x2c4>)
 8014f50:	2200      	movs	r2, #0
 8014f52:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f58:	b11b      	cbz	r3, 8014f62 <pow+0xea>
 8014f5a:	f7fd f9b5 	bl	80122c8 <__errno>
 8014f5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f60:	6003      	str	r3, [r0, #0]
 8014f62:	ed9d 8b08 	vldr	d8, [sp, #32]
 8014f66:	eeb0 0a48 	vmov.f32	s0, s16
 8014f6a:	eef0 0a68 	vmov.f32	s1, s17
 8014f6e:	b00d      	add	sp, #52	; 0x34
 8014f70:	ecbd 8b04 	vpop	{d8-d9}
 8014f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f78:	ec45 4b10 	vmov	d0, r4, r5
 8014f7c:	f000 feb3 	bl	8015ce6 <finite>
 8014f80:	2800      	cmp	r0, #0
 8014f82:	d0f0      	beq.n	8014f66 <pow+0xee>
 8014f84:	4652      	mov	r2, sl
 8014f86:	465b      	mov	r3, fp
 8014f88:	4620      	mov	r0, r4
 8014f8a:	4629      	mov	r1, r5
 8014f8c:	f7eb fd7e 	bl	8000a8c <__aeabi_dcmplt>
 8014f90:	2800      	cmp	r0, #0
 8014f92:	d0e8      	beq.n	8014f66 <pow+0xee>
 8014f94:	2301      	movs	r3, #1
 8014f96:	9302      	str	r3, [sp, #8]
 8014f98:	4b67      	ldr	r3, [pc, #412]	; (8015138 <pow+0x2c0>)
 8014f9a:	9303      	str	r3, [sp, #12]
 8014f9c:	f999 3000 	ldrsb.w	r3, [r9]
 8014fa0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8014fa4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014fa8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014fac:	b913      	cbnz	r3, 8014fb4 <pow+0x13c>
 8014fae:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014fb2:	e7a2      	b.n	8014efa <pow+0x82>
 8014fb4:	4962      	ldr	r1, [pc, #392]	; (8015140 <pow+0x2c8>)
 8014fb6:	2000      	movs	r0, #0
 8014fb8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014fbc:	2b02      	cmp	r3, #2
 8014fbe:	d19c      	bne.n	8014efa <pow+0x82>
 8014fc0:	f7fd f982 	bl	80122c8 <__errno>
 8014fc4:	2321      	movs	r3, #33	; 0x21
 8014fc6:	6003      	str	r3, [r0, #0]
 8014fc8:	e7c5      	b.n	8014f56 <pow+0xde>
 8014fca:	eeb0 0a48 	vmov.f32	s0, s16
 8014fce:	eef0 0a68 	vmov.f32	s1, s17
 8014fd2:	f000 fe88 	bl	8015ce6 <finite>
 8014fd6:	9000      	str	r0, [sp, #0]
 8014fd8:	2800      	cmp	r0, #0
 8014fda:	f040 8081 	bne.w	80150e0 <pow+0x268>
 8014fde:	ec47 6b10 	vmov	d0, r6, r7
 8014fe2:	f000 fe80 	bl	8015ce6 <finite>
 8014fe6:	2800      	cmp	r0, #0
 8014fe8:	d07a      	beq.n	80150e0 <pow+0x268>
 8014fea:	ec45 4b10 	vmov	d0, r4, r5
 8014fee:	f000 fe7a 	bl	8015ce6 <finite>
 8014ff2:	2800      	cmp	r0, #0
 8014ff4:	d074      	beq.n	80150e0 <pow+0x268>
 8014ff6:	ec53 2b18 	vmov	r2, r3, d8
 8014ffa:	ee18 0a10 	vmov	r0, s16
 8014ffe:	4619      	mov	r1, r3
 8015000:	f7eb fd6c 	bl	8000adc <__aeabi_dcmpun>
 8015004:	f999 9000 	ldrsb.w	r9, [r9]
 8015008:	4b4b      	ldr	r3, [pc, #300]	; (8015138 <pow+0x2c0>)
 801500a:	b1b0      	cbz	r0, 801503a <pow+0x1c2>
 801500c:	2201      	movs	r2, #1
 801500e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015012:	9b00      	ldr	r3, [sp, #0]
 8015014:	930a      	str	r3, [sp, #40]	; 0x28
 8015016:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801501a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801501e:	f1b9 0f00 	cmp.w	r9, #0
 8015022:	d0c4      	beq.n	8014fae <pow+0x136>
 8015024:	4652      	mov	r2, sl
 8015026:	465b      	mov	r3, fp
 8015028:	4650      	mov	r0, sl
 801502a:	4659      	mov	r1, fp
 801502c:	f7eb fbe6 	bl	80007fc <__aeabi_ddiv>
 8015030:	f1b9 0f02 	cmp.w	r9, #2
 8015034:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015038:	e7c1      	b.n	8014fbe <pow+0x146>
 801503a:	2203      	movs	r2, #3
 801503c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015040:	900a      	str	r0, [sp, #40]	; 0x28
 8015042:	4629      	mov	r1, r5
 8015044:	4620      	mov	r0, r4
 8015046:	2200      	movs	r2, #0
 8015048:	4b3e      	ldr	r3, [pc, #248]	; (8015144 <pow+0x2cc>)
 801504a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801504e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015052:	f7eb faa9 	bl	80005a8 <__aeabi_dmul>
 8015056:	4604      	mov	r4, r0
 8015058:	460d      	mov	r5, r1
 801505a:	f1b9 0f00 	cmp.w	r9, #0
 801505e:	d124      	bne.n	80150aa <pow+0x232>
 8015060:	4b39      	ldr	r3, [pc, #228]	; (8015148 <pow+0x2d0>)
 8015062:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8015066:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801506a:	4630      	mov	r0, r6
 801506c:	4652      	mov	r2, sl
 801506e:	465b      	mov	r3, fp
 8015070:	4639      	mov	r1, r7
 8015072:	f7eb fd0b 	bl	8000a8c <__aeabi_dcmplt>
 8015076:	2800      	cmp	r0, #0
 8015078:	d056      	beq.n	8015128 <pow+0x2b0>
 801507a:	ec45 4b10 	vmov	d0, r4, r5
 801507e:	f000 fe47 	bl	8015d10 <rint>
 8015082:	4622      	mov	r2, r4
 8015084:	462b      	mov	r3, r5
 8015086:	ec51 0b10 	vmov	r0, r1, d0
 801508a:	f7eb fcf5 	bl	8000a78 <__aeabi_dcmpeq>
 801508e:	b920      	cbnz	r0, 801509a <pow+0x222>
 8015090:	4b2e      	ldr	r3, [pc, #184]	; (801514c <pow+0x2d4>)
 8015092:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8015096:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801509a:	f998 3000 	ldrsb.w	r3, [r8]
 801509e:	2b02      	cmp	r3, #2
 80150a0:	d142      	bne.n	8015128 <pow+0x2b0>
 80150a2:	f7fd f911 	bl	80122c8 <__errno>
 80150a6:	2322      	movs	r3, #34	; 0x22
 80150a8:	e78d      	b.n	8014fc6 <pow+0x14e>
 80150aa:	4b29      	ldr	r3, [pc, #164]	; (8015150 <pow+0x2d8>)
 80150ac:	2200      	movs	r2, #0
 80150ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80150b2:	4630      	mov	r0, r6
 80150b4:	4652      	mov	r2, sl
 80150b6:	465b      	mov	r3, fp
 80150b8:	4639      	mov	r1, r7
 80150ba:	f7eb fce7 	bl	8000a8c <__aeabi_dcmplt>
 80150be:	2800      	cmp	r0, #0
 80150c0:	d0eb      	beq.n	801509a <pow+0x222>
 80150c2:	ec45 4b10 	vmov	d0, r4, r5
 80150c6:	f000 fe23 	bl	8015d10 <rint>
 80150ca:	4622      	mov	r2, r4
 80150cc:	462b      	mov	r3, r5
 80150ce:	ec51 0b10 	vmov	r0, r1, d0
 80150d2:	f7eb fcd1 	bl	8000a78 <__aeabi_dcmpeq>
 80150d6:	2800      	cmp	r0, #0
 80150d8:	d1df      	bne.n	801509a <pow+0x222>
 80150da:	2200      	movs	r2, #0
 80150dc:	4b18      	ldr	r3, [pc, #96]	; (8015140 <pow+0x2c8>)
 80150de:	e7da      	b.n	8015096 <pow+0x21e>
 80150e0:	2200      	movs	r2, #0
 80150e2:	2300      	movs	r3, #0
 80150e4:	ec51 0b18 	vmov	r0, r1, d8
 80150e8:	f7eb fcc6 	bl	8000a78 <__aeabi_dcmpeq>
 80150ec:	2800      	cmp	r0, #0
 80150ee:	f43f af3a 	beq.w	8014f66 <pow+0xee>
 80150f2:	ec47 6b10 	vmov	d0, r6, r7
 80150f6:	f000 fdf6 	bl	8015ce6 <finite>
 80150fa:	2800      	cmp	r0, #0
 80150fc:	f43f af33 	beq.w	8014f66 <pow+0xee>
 8015100:	ec45 4b10 	vmov	d0, r4, r5
 8015104:	f000 fdef 	bl	8015ce6 <finite>
 8015108:	2800      	cmp	r0, #0
 801510a:	f43f af2c 	beq.w	8014f66 <pow+0xee>
 801510e:	2304      	movs	r3, #4
 8015110:	9302      	str	r3, [sp, #8]
 8015112:	4b09      	ldr	r3, [pc, #36]	; (8015138 <pow+0x2c0>)
 8015114:	9303      	str	r3, [sp, #12]
 8015116:	2300      	movs	r3, #0
 8015118:	930a      	str	r3, [sp, #40]	; 0x28
 801511a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801511e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8015122:	ed8d 9b08 	vstr	d9, [sp, #32]
 8015126:	e7b8      	b.n	801509a <pow+0x222>
 8015128:	a802      	add	r0, sp, #8
 801512a:	f000 fde4 	bl	8015cf6 <matherr>
 801512e:	2800      	cmp	r0, #0
 8015130:	f47f af11 	bne.w	8014f56 <pow+0xde>
 8015134:	e7b5      	b.n	80150a2 <pow+0x22a>
 8015136:	bf00      	nop
 8015138:	08017ce0 	.word	0x08017ce0
 801513c:	3ff00000 	.word	0x3ff00000
 8015140:	fff00000 	.word	0xfff00000
 8015144:	3fe00000 	.word	0x3fe00000
 8015148:	47efffff 	.word	0x47efffff
 801514c:	c7efffff 	.word	0xc7efffff
 8015150:	7ff00000 	.word	0x7ff00000
 8015154:	200001f4 	.word	0x200001f4

08015158 <__ieee754_pow>:
 8015158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801515c:	b091      	sub	sp, #68	; 0x44
 801515e:	ed8d 1b00 	vstr	d1, [sp]
 8015162:	e9dd 2900 	ldrd	r2, r9, [sp]
 8015166:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801516a:	ea58 0302 	orrs.w	r3, r8, r2
 801516e:	ec57 6b10 	vmov	r6, r7, d0
 8015172:	f000 84be 	beq.w	8015af2 <__ieee754_pow+0x99a>
 8015176:	4b7a      	ldr	r3, [pc, #488]	; (8015360 <__ieee754_pow+0x208>)
 8015178:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801517c:	429c      	cmp	r4, r3
 801517e:	463d      	mov	r5, r7
 8015180:	ee10 aa10 	vmov	sl, s0
 8015184:	dc09      	bgt.n	801519a <__ieee754_pow+0x42>
 8015186:	d103      	bne.n	8015190 <__ieee754_pow+0x38>
 8015188:	b93e      	cbnz	r6, 801519a <__ieee754_pow+0x42>
 801518a:	45a0      	cmp	r8, r4
 801518c:	dc0d      	bgt.n	80151aa <__ieee754_pow+0x52>
 801518e:	e001      	b.n	8015194 <__ieee754_pow+0x3c>
 8015190:	4598      	cmp	r8, r3
 8015192:	dc02      	bgt.n	801519a <__ieee754_pow+0x42>
 8015194:	4598      	cmp	r8, r3
 8015196:	d10e      	bne.n	80151b6 <__ieee754_pow+0x5e>
 8015198:	b16a      	cbz	r2, 80151b6 <__ieee754_pow+0x5e>
 801519a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801519e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80151a2:	ea54 030a 	orrs.w	r3, r4, sl
 80151a6:	f000 84a4 	beq.w	8015af2 <__ieee754_pow+0x99a>
 80151aa:	486e      	ldr	r0, [pc, #440]	; (8015364 <__ieee754_pow+0x20c>)
 80151ac:	b011      	add	sp, #68	; 0x44
 80151ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151b2:	f000 bda5 	b.w	8015d00 <nan>
 80151b6:	2d00      	cmp	r5, #0
 80151b8:	da53      	bge.n	8015262 <__ieee754_pow+0x10a>
 80151ba:	4b6b      	ldr	r3, [pc, #428]	; (8015368 <__ieee754_pow+0x210>)
 80151bc:	4598      	cmp	r8, r3
 80151be:	dc4d      	bgt.n	801525c <__ieee754_pow+0x104>
 80151c0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80151c4:	4598      	cmp	r8, r3
 80151c6:	dd4c      	ble.n	8015262 <__ieee754_pow+0x10a>
 80151c8:	ea4f 5328 	mov.w	r3, r8, asr #20
 80151cc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80151d0:	2b14      	cmp	r3, #20
 80151d2:	dd26      	ble.n	8015222 <__ieee754_pow+0xca>
 80151d4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80151d8:	fa22 f103 	lsr.w	r1, r2, r3
 80151dc:	fa01 f303 	lsl.w	r3, r1, r3
 80151e0:	4293      	cmp	r3, r2
 80151e2:	d13e      	bne.n	8015262 <__ieee754_pow+0x10a>
 80151e4:	f001 0101 	and.w	r1, r1, #1
 80151e8:	f1c1 0b02 	rsb	fp, r1, #2
 80151ec:	2a00      	cmp	r2, #0
 80151ee:	d15b      	bne.n	80152a8 <__ieee754_pow+0x150>
 80151f0:	4b5b      	ldr	r3, [pc, #364]	; (8015360 <__ieee754_pow+0x208>)
 80151f2:	4598      	cmp	r8, r3
 80151f4:	d124      	bne.n	8015240 <__ieee754_pow+0xe8>
 80151f6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80151fa:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80151fe:	ea53 030a 	orrs.w	r3, r3, sl
 8015202:	f000 8476 	beq.w	8015af2 <__ieee754_pow+0x99a>
 8015206:	4b59      	ldr	r3, [pc, #356]	; (801536c <__ieee754_pow+0x214>)
 8015208:	429c      	cmp	r4, r3
 801520a:	dd2d      	ble.n	8015268 <__ieee754_pow+0x110>
 801520c:	f1b9 0f00 	cmp.w	r9, #0
 8015210:	f280 8473 	bge.w	8015afa <__ieee754_pow+0x9a2>
 8015214:	2000      	movs	r0, #0
 8015216:	2100      	movs	r1, #0
 8015218:	ec41 0b10 	vmov	d0, r0, r1
 801521c:	b011      	add	sp, #68	; 0x44
 801521e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015222:	2a00      	cmp	r2, #0
 8015224:	d13e      	bne.n	80152a4 <__ieee754_pow+0x14c>
 8015226:	f1c3 0314 	rsb	r3, r3, #20
 801522a:	fa48 f103 	asr.w	r1, r8, r3
 801522e:	fa01 f303 	lsl.w	r3, r1, r3
 8015232:	4543      	cmp	r3, r8
 8015234:	f040 8469 	bne.w	8015b0a <__ieee754_pow+0x9b2>
 8015238:	f001 0101 	and.w	r1, r1, #1
 801523c:	f1c1 0b02 	rsb	fp, r1, #2
 8015240:	4b4b      	ldr	r3, [pc, #300]	; (8015370 <__ieee754_pow+0x218>)
 8015242:	4598      	cmp	r8, r3
 8015244:	d118      	bne.n	8015278 <__ieee754_pow+0x120>
 8015246:	f1b9 0f00 	cmp.w	r9, #0
 801524a:	f280 845a 	bge.w	8015b02 <__ieee754_pow+0x9aa>
 801524e:	4948      	ldr	r1, [pc, #288]	; (8015370 <__ieee754_pow+0x218>)
 8015250:	4632      	mov	r2, r6
 8015252:	463b      	mov	r3, r7
 8015254:	2000      	movs	r0, #0
 8015256:	f7eb fad1 	bl	80007fc <__aeabi_ddiv>
 801525a:	e7dd      	b.n	8015218 <__ieee754_pow+0xc0>
 801525c:	f04f 0b02 	mov.w	fp, #2
 8015260:	e7c4      	b.n	80151ec <__ieee754_pow+0x94>
 8015262:	f04f 0b00 	mov.w	fp, #0
 8015266:	e7c1      	b.n	80151ec <__ieee754_pow+0x94>
 8015268:	f1b9 0f00 	cmp.w	r9, #0
 801526c:	dad2      	bge.n	8015214 <__ieee754_pow+0xbc>
 801526e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8015272:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8015276:	e7cf      	b.n	8015218 <__ieee754_pow+0xc0>
 8015278:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801527c:	d106      	bne.n	801528c <__ieee754_pow+0x134>
 801527e:	4632      	mov	r2, r6
 8015280:	463b      	mov	r3, r7
 8015282:	4610      	mov	r0, r2
 8015284:	4619      	mov	r1, r3
 8015286:	f7eb f98f 	bl	80005a8 <__aeabi_dmul>
 801528a:	e7c5      	b.n	8015218 <__ieee754_pow+0xc0>
 801528c:	4b39      	ldr	r3, [pc, #228]	; (8015374 <__ieee754_pow+0x21c>)
 801528e:	4599      	cmp	r9, r3
 8015290:	d10a      	bne.n	80152a8 <__ieee754_pow+0x150>
 8015292:	2d00      	cmp	r5, #0
 8015294:	db08      	blt.n	80152a8 <__ieee754_pow+0x150>
 8015296:	ec47 6b10 	vmov	d0, r6, r7
 801529a:	b011      	add	sp, #68	; 0x44
 801529c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152a0:	f000 bc68 	b.w	8015b74 <__ieee754_sqrt>
 80152a4:	f04f 0b00 	mov.w	fp, #0
 80152a8:	ec47 6b10 	vmov	d0, r6, r7
 80152ac:	f000 fd12 	bl	8015cd4 <fabs>
 80152b0:	ec51 0b10 	vmov	r0, r1, d0
 80152b4:	f1ba 0f00 	cmp.w	sl, #0
 80152b8:	d127      	bne.n	801530a <__ieee754_pow+0x1b2>
 80152ba:	b124      	cbz	r4, 80152c6 <__ieee754_pow+0x16e>
 80152bc:	4b2c      	ldr	r3, [pc, #176]	; (8015370 <__ieee754_pow+0x218>)
 80152be:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80152c2:	429a      	cmp	r2, r3
 80152c4:	d121      	bne.n	801530a <__ieee754_pow+0x1b2>
 80152c6:	f1b9 0f00 	cmp.w	r9, #0
 80152ca:	da05      	bge.n	80152d8 <__ieee754_pow+0x180>
 80152cc:	4602      	mov	r2, r0
 80152ce:	460b      	mov	r3, r1
 80152d0:	2000      	movs	r0, #0
 80152d2:	4927      	ldr	r1, [pc, #156]	; (8015370 <__ieee754_pow+0x218>)
 80152d4:	f7eb fa92 	bl	80007fc <__aeabi_ddiv>
 80152d8:	2d00      	cmp	r5, #0
 80152da:	da9d      	bge.n	8015218 <__ieee754_pow+0xc0>
 80152dc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80152e0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80152e4:	ea54 030b 	orrs.w	r3, r4, fp
 80152e8:	d108      	bne.n	80152fc <__ieee754_pow+0x1a4>
 80152ea:	4602      	mov	r2, r0
 80152ec:	460b      	mov	r3, r1
 80152ee:	4610      	mov	r0, r2
 80152f0:	4619      	mov	r1, r3
 80152f2:	f7ea ffa1 	bl	8000238 <__aeabi_dsub>
 80152f6:	4602      	mov	r2, r0
 80152f8:	460b      	mov	r3, r1
 80152fa:	e7ac      	b.n	8015256 <__ieee754_pow+0xfe>
 80152fc:	f1bb 0f01 	cmp.w	fp, #1
 8015300:	d18a      	bne.n	8015218 <__ieee754_pow+0xc0>
 8015302:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015306:	4619      	mov	r1, r3
 8015308:	e786      	b.n	8015218 <__ieee754_pow+0xc0>
 801530a:	0fed      	lsrs	r5, r5, #31
 801530c:	1e6b      	subs	r3, r5, #1
 801530e:	930d      	str	r3, [sp, #52]	; 0x34
 8015310:	ea5b 0303 	orrs.w	r3, fp, r3
 8015314:	d102      	bne.n	801531c <__ieee754_pow+0x1c4>
 8015316:	4632      	mov	r2, r6
 8015318:	463b      	mov	r3, r7
 801531a:	e7e8      	b.n	80152ee <__ieee754_pow+0x196>
 801531c:	4b16      	ldr	r3, [pc, #88]	; (8015378 <__ieee754_pow+0x220>)
 801531e:	4598      	cmp	r8, r3
 8015320:	f340 80fe 	ble.w	8015520 <__ieee754_pow+0x3c8>
 8015324:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8015328:	4598      	cmp	r8, r3
 801532a:	dd0a      	ble.n	8015342 <__ieee754_pow+0x1ea>
 801532c:	4b0f      	ldr	r3, [pc, #60]	; (801536c <__ieee754_pow+0x214>)
 801532e:	429c      	cmp	r4, r3
 8015330:	dc0d      	bgt.n	801534e <__ieee754_pow+0x1f6>
 8015332:	f1b9 0f00 	cmp.w	r9, #0
 8015336:	f6bf af6d 	bge.w	8015214 <__ieee754_pow+0xbc>
 801533a:	a307      	add	r3, pc, #28	; (adr r3, 8015358 <__ieee754_pow+0x200>)
 801533c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015340:	e79f      	b.n	8015282 <__ieee754_pow+0x12a>
 8015342:	4b0e      	ldr	r3, [pc, #56]	; (801537c <__ieee754_pow+0x224>)
 8015344:	429c      	cmp	r4, r3
 8015346:	ddf4      	ble.n	8015332 <__ieee754_pow+0x1da>
 8015348:	4b09      	ldr	r3, [pc, #36]	; (8015370 <__ieee754_pow+0x218>)
 801534a:	429c      	cmp	r4, r3
 801534c:	dd18      	ble.n	8015380 <__ieee754_pow+0x228>
 801534e:	f1b9 0f00 	cmp.w	r9, #0
 8015352:	dcf2      	bgt.n	801533a <__ieee754_pow+0x1e2>
 8015354:	e75e      	b.n	8015214 <__ieee754_pow+0xbc>
 8015356:	bf00      	nop
 8015358:	8800759c 	.word	0x8800759c
 801535c:	7e37e43c 	.word	0x7e37e43c
 8015360:	7ff00000 	.word	0x7ff00000
 8015364:	08017bc9 	.word	0x08017bc9
 8015368:	433fffff 	.word	0x433fffff
 801536c:	3fefffff 	.word	0x3fefffff
 8015370:	3ff00000 	.word	0x3ff00000
 8015374:	3fe00000 	.word	0x3fe00000
 8015378:	41e00000 	.word	0x41e00000
 801537c:	3feffffe 	.word	0x3feffffe
 8015380:	2200      	movs	r2, #0
 8015382:	4b63      	ldr	r3, [pc, #396]	; (8015510 <__ieee754_pow+0x3b8>)
 8015384:	f7ea ff58 	bl	8000238 <__aeabi_dsub>
 8015388:	a355      	add	r3, pc, #340	; (adr r3, 80154e0 <__ieee754_pow+0x388>)
 801538a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801538e:	4604      	mov	r4, r0
 8015390:	460d      	mov	r5, r1
 8015392:	f7eb f909 	bl	80005a8 <__aeabi_dmul>
 8015396:	a354      	add	r3, pc, #336	; (adr r3, 80154e8 <__ieee754_pow+0x390>)
 8015398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801539c:	4606      	mov	r6, r0
 801539e:	460f      	mov	r7, r1
 80153a0:	4620      	mov	r0, r4
 80153a2:	4629      	mov	r1, r5
 80153a4:	f7eb f900 	bl	80005a8 <__aeabi_dmul>
 80153a8:	2200      	movs	r2, #0
 80153aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80153ae:	4b59      	ldr	r3, [pc, #356]	; (8015514 <__ieee754_pow+0x3bc>)
 80153b0:	4620      	mov	r0, r4
 80153b2:	4629      	mov	r1, r5
 80153b4:	f7eb f8f8 	bl	80005a8 <__aeabi_dmul>
 80153b8:	4602      	mov	r2, r0
 80153ba:	460b      	mov	r3, r1
 80153bc:	a14c      	add	r1, pc, #304	; (adr r1, 80154f0 <__ieee754_pow+0x398>)
 80153be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80153c2:	f7ea ff39 	bl	8000238 <__aeabi_dsub>
 80153c6:	4622      	mov	r2, r4
 80153c8:	462b      	mov	r3, r5
 80153ca:	f7eb f8ed 	bl	80005a8 <__aeabi_dmul>
 80153ce:	4602      	mov	r2, r0
 80153d0:	460b      	mov	r3, r1
 80153d2:	2000      	movs	r0, #0
 80153d4:	4950      	ldr	r1, [pc, #320]	; (8015518 <__ieee754_pow+0x3c0>)
 80153d6:	f7ea ff2f 	bl	8000238 <__aeabi_dsub>
 80153da:	4622      	mov	r2, r4
 80153dc:	462b      	mov	r3, r5
 80153de:	4680      	mov	r8, r0
 80153e0:	4689      	mov	r9, r1
 80153e2:	4620      	mov	r0, r4
 80153e4:	4629      	mov	r1, r5
 80153e6:	f7eb f8df 	bl	80005a8 <__aeabi_dmul>
 80153ea:	4602      	mov	r2, r0
 80153ec:	460b      	mov	r3, r1
 80153ee:	4640      	mov	r0, r8
 80153f0:	4649      	mov	r1, r9
 80153f2:	f7eb f8d9 	bl	80005a8 <__aeabi_dmul>
 80153f6:	a340      	add	r3, pc, #256	; (adr r3, 80154f8 <__ieee754_pow+0x3a0>)
 80153f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153fc:	f7eb f8d4 	bl	80005a8 <__aeabi_dmul>
 8015400:	4602      	mov	r2, r0
 8015402:	460b      	mov	r3, r1
 8015404:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015408:	f7ea ff16 	bl	8000238 <__aeabi_dsub>
 801540c:	4602      	mov	r2, r0
 801540e:	460b      	mov	r3, r1
 8015410:	4604      	mov	r4, r0
 8015412:	460d      	mov	r5, r1
 8015414:	4630      	mov	r0, r6
 8015416:	4639      	mov	r1, r7
 8015418:	f7ea ff10 	bl	800023c <__adddf3>
 801541c:	2000      	movs	r0, #0
 801541e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015422:	4632      	mov	r2, r6
 8015424:	463b      	mov	r3, r7
 8015426:	f7ea ff07 	bl	8000238 <__aeabi_dsub>
 801542a:	4602      	mov	r2, r0
 801542c:	460b      	mov	r3, r1
 801542e:	4620      	mov	r0, r4
 8015430:	4629      	mov	r1, r5
 8015432:	f7ea ff01 	bl	8000238 <__aeabi_dsub>
 8015436:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015438:	f10b 33ff 	add.w	r3, fp, #4294967295
 801543c:	4313      	orrs	r3, r2
 801543e:	4606      	mov	r6, r0
 8015440:	460f      	mov	r7, r1
 8015442:	f040 81eb 	bne.w	801581c <__ieee754_pow+0x6c4>
 8015446:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8015500 <__ieee754_pow+0x3a8>
 801544a:	e9dd 4500 	ldrd	r4, r5, [sp]
 801544e:	2400      	movs	r4, #0
 8015450:	4622      	mov	r2, r4
 8015452:	462b      	mov	r3, r5
 8015454:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015458:	ed8d 7b02 	vstr	d7, [sp, #8]
 801545c:	f7ea feec 	bl	8000238 <__aeabi_dsub>
 8015460:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015464:	f7eb f8a0 	bl	80005a8 <__aeabi_dmul>
 8015468:	e9dd 2300 	ldrd	r2, r3, [sp]
 801546c:	4680      	mov	r8, r0
 801546e:	4689      	mov	r9, r1
 8015470:	4630      	mov	r0, r6
 8015472:	4639      	mov	r1, r7
 8015474:	f7eb f898 	bl	80005a8 <__aeabi_dmul>
 8015478:	4602      	mov	r2, r0
 801547a:	460b      	mov	r3, r1
 801547c:	4640      	mov	r0, r8
 801547e:	4649      	mov	r1, r9
 8015480:	f7ea fedc 	bl	800023c <__adddf3>
 8015484:	4622      	mov	r2, r4
 8015486:	462b      	mov	r3, r5
 8015488:	4680      	mov	r8, r0
 801548a:	4689      	mov	r9, r1
 801548c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015490:	f7eb f88a 	bl	80005a8 <__aeabi_dmul>
 8015494:	460b      	mov	r3, r1
 8015496:	4604      	mov	r4, r0
 8015498:	460d      	mov	r5, r1
 801549a:	4602      	mov	r2, r0
 801549c:	4649      	mov	r1, r9
 801549e:	4640      	mov	r0, r8
 80154a0:	e9cd 4500 	strd	r4, r5, [sp]
 80154a4:	f7ea feca 	bl	800023c <__adddf3>
 80154a8:	4b1c      	ldr	r3, [pc, #112]	; (801551c <__ieee754_pow+0x3c4>)
 80154aa:	4299      	cmp	r1, r3
 80154ac:	4606      	mov	r6, r0
 80154ae:	460f      	mov	r7, r1
 80154b0:	468b      	mov	fp, r1
 80154b2:	f340 82f7 	ble.w	8015aa4 <__ieee754_pow+0x94c>
 80154b6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80154ba:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80154be:	4303      	orrs	r3, r0
 80154c0:	f000 81ea 	beq.w	8015898 <__ieee754_pow+0x740>
 80154c4:	a310      	add	r3, pc, #64	; (adr r3, 8015508 <__ieee754_pow+0x3b0>)
 80154c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80154ce:	f7eb f86b 	bl	80005a8 <__aeabi_dmul>
 80154d2:	a30d      	add	r3, pc, #52	; (adr r3, 8015508 <__ieee754_pow+0x3b0>)
 80154d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154d8:	e6d5      	b.n	8015286 <__ieee754_pow+0x12e>
 80154da:	bf00      	nop
 80154dc:	f3af 8000 	nop.w
 80154e0:	60000000 	.word	0x60000000
 80154e4:	3ff71547 	.word	0x3ff71547
 80154e8:	f85ddf44 	.word	0xf85ddf44
 80154ec:	3e54ae0b 	.word	0x3e54ae0b
 80154f0:	55555555 	.word	0x55555555
 80154f4:	3fd55555 	.word	0x3fd55555
 80154f8:	652b82fe 	.word	0x652b82fe
 80154fc:	3ff71547 	.word	0x3ff71547
 8015500:	00000000 	.word	0x00000000
 8015504:	bff00000 	.word	0xbff00000
 8015508:	8800759c 	.word	0x8800759c
 801550c:	7e37e43c 	.word	0x7e37e43c
 8015510:	3ff00000 	.word	0x3ff00000
 8015514:	3fd00000 	.word	0x3fd00000
 8015518:	3fe00000 	.word	0x3fe00000
 801551c:	408fffff 	.word	0x408fffff
 8015520:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8015524:	f04f 0200 	mov.w	r2, #0
 8015528:	da05      	bge.n	8015536 <__ieee754_pow+0x3de>
 801552a:	4bd3      	ldr	r3, [pc, #844]	; (8015878 <__ieee754_pow+0x720>)
 801552c:	f7eb f83c 	bl	80005a8 <__aeabi_dmul>
 8015530:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8015534:	460c      	mov	r4, r1
 8015536:	1523      	asrs	r3, r4, #20
 8015538:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801553c:	4413      	add	r3, r2
 801553e:	9309      	str	r3, [sp, #36]	; 0x24
 8015540:	4bce      	ldr	r3, [pc, #824]	; (801587c <__ieee754_pow+0x724>)
 8015542:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8015546:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801554a:	429c      	cmp	r4, r3
 801554c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8015550:	dd08      	ble.n	8015564 <__ieee754_pow+0x40c>
 8015552:	4bcb      	ldr	r3, [pc, #812]	; (8015880 <__ieee754_pow+0x728>)
 8015554:	429c      	cmp	r4, r3
 8015556:	f340 815e 	ble.w	8015816 <__ieee754_pow+0x6be>
 801555a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801555c:	3301      	adds	r3, #1
 801555e:	9309      	str	r3, [sp, #36]	; 0x24
 8015560:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8015564:	f04f 0a00 	mov.w	sl, #0
 8015568:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801556c:	930c      	str	r3, [sp, #48]	; 0x30
 801556e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015570:	4bc4      	ldr	r3, [pc, #784]	; (8015884 <__ieee754_pow+0x72c>)
 8015572:	4413      	add	r3, r2
 8015574:	ed93 7b00 	vldr	d7, [r3]
 8015578:	4629      	mov	r1, r5
 801557a:	ec53 2b17 	vmov	r2, r3, d7
 801557e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015582:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015586:	f7ea fe57 	bl	8000238 <__aeabi_dsub>
 801558a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801558e:	4606      	mov	r6, r0
 8015590:	460f      	mov	r7, r1
 8015592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015596:	f7ea fe51 	bl	800023c <__adddf3>
 801559a:	4602      	mov	r2, r0
 801559c:	460b      	mov	r3, r1
 801559e:	2000      	movs	r0, #0
 80155a0:	49b9      	ldr	r1, [pc, #740]	; (8015888 <__ieee754_pow+0x730>)
 80155a2:	f7eb f92b 	bl	80007fc <__aeabi_ddiv>
 80155a6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80155aa:	4602      	mov	r2, r0
 80155ac:	460b      	mov	r3, r1
 80155ae:	4630      	mov	r0, r6
 80155b0:	4639      	mov	r1, r7
 80155b2:	f7ea fff9 	bl	80005a8 <__aeabi_dmul>
 80155b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80155ba:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80155be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80155c2:	2300      	movs	r3, #0
 80155c4:	9302      	str	r3, [sp, #8]
 80155c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80155ca:	106d      	asrs	r5, r5, #1
 80155cc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80155d0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80155d4:	2200      	movs	r2, #0
 80155d6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80155da:	4640      	mov	r0, r8
 80155dc:	4649      	mov	r1, r9
 80155de:	4614      	mov	r4, r2
 80155e0:	461d      	mov	r5, r3
 80155e2:	f7ea ffe1 	bl	80005a8 <__aeabi_dmul>
 80155e6:	4602      	mov	r2, r0
 80155e8:	460b      	mov	r3, r1
 80155ea:	4630      	mov	r0, r6
 80155ec:	4639      	mov	r1, r7
 80155ee:	f7ea fe23 	bl	8000238 <__aeabi_dsub>
 80155f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80155f6:	4606      	mov	r6, r0
 80155f8:	460f      	mov	r7, r1
 80155fa:	4620      	mov	r0, r4
 80155fc:	4629      	mov	r1, r5
 80155fe:	f7ea fe1b 	bl	8000238 <__aeabi_dsub>
 8015602:	4602      	mov	r2, r0
 8015604:	460b      	mov	r3, r1
 8015606:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801560a:	f7ea fe15 	bl	8000238 <__aeabi_dsub>
 801560e:	4642      	mov	r2, r8
 8015610:	464b      	mov	r3, r9
 8015612:	f7ea ffc9 	bl	80005a8 <__aeabi_dmul>
 8015616:	4602      	mov	r2, r0
 8015618:	460b      	mov	r3, r1
 801561a:	4630      	mov	r0, r6
 801561c:	4639      	mov	r1, r7
 801561e:	f7ea fe0b 	bl	8000238 <__aeabi_dsub>
 8015622:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8015626:	f7ea ffbf 	bl	80005a8 <__aeabi_dmul>
 801562a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801562e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015632:	4610      	mov	r0, r2
 8015634:	4619      	mov	r1, r3
 8015636:	f7ea ffb7 	bl	80005a8 <__aeabi_dmul>
 801563a:	a37b      	add	r3, pc, #492	; (adr r3, 8015828 <__ieee754_pow+0x6d0>)
 801563c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015640:	4604      	mov	r4, r0
 8015642:	460d      	mov	r5, r1
 8015644:	f7ea ffb0 	bl	80005a8 <__aeabi_dmul>
 8015648:	a379      	add	r3, pc, #484	; (adr r3, 8015830 <__ieee754_pow+0x6d8>)
 801564a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801564e:	f7ea fdf5 	bl	800023c <__adddf3>
 8015652:	4622      	mov	r2, r4
 8015654:	462b      	mov	r3, r5
 8015656:	f7ea ffa7 	bl	80005a8 <__aeabi_dmul>
 801565a:	a377      	add	r3, pc, #476	; (adr r3, 8015838 <__ieee754_pow+0x6e0>)
 801565c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015660:	f7ea fdec 	bl	800023c <__adddf3>
 8015664:	4622      	mov	r2, r4
 8015666:	462b      	mov	r3, r5
 8015668:	f7ea ff9e 	bl	80005a8 <__aeabi_dmul>
 801566c:	a374      	add	r3, pc, #464	; (adr r3, 8015840 <__ieee754_pow+0x6e8>)
 801566e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015672:	f7ea fde3 	bl	800023c <__adddf3>
 8015676:	4622      	mov	r2, r4
 8015678:	462b      	mov	r3, r5
 801567a:	f7ea ff95 	bl	80005a8 <__aeabi_dmul>
 801567e:	a372      	add	r3, pc, #456	; (adr r3, 8015848 <__ieee754_pow+0x6f0>)
 8015680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015684:	f7ea fdda 	bl	800023c <__adddf3>
 8015688:	4622      	mov	r2, r4
 801568a:	462b      	mov	r3, r5
 801568c:	f7ea ff8c 	bl	80005a8 <__aeabi_dmul>
 8015690:	a36f      	add	r3, pc, #444	; (adr r3, 8015850 <__ieee754_pow+0x6f8>)
 8015692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015696:	f7ea fdd1 	bl	800023c <__adddf3>
 801569a:	4622      	mov	r2, r4
 801569c:	4606      	mov	r6, r0
 801569e:	460f      	mov	r7, r1
 80156a0:	462b      	mov	r3, r5
 80156a2:	4620      	mov	r0, r4
 80156a4:	4629      	mov	r1, r5
 80156a6:	f7ea ff7f 	bl	80005a8 <__aeabi_dmul>
 80156aa:	4602      	mov	r2, r0
 80156ac:	460b      	mov	r3, r1
 80156ae:	4630      	mov	r0, r6
 80156b0:	4639      	mov	r1, r7
 80156b2:	f7ea ff79 	bl	80005a8 <__aeabi_dmul>
 80156b6:	4642      	mov	r2, r8
 80156b8:	4604      	mov	r4, r0
 80156ba:	460d      	mov	r5, r1
 80156bc:	464b      	mov	r3, r9
 80156be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80156c2:	f7ea fdbb 	bl	800023c <__adddf3>
 80156c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80156ca:	f7ea ff6d 	bl	80005a8 <__aeabi_dmul>
 80156ce:	4622      	mov	r2, r4
 80156d0:	462b      	mov	r3, r5
 80156d2:	f7ea fdb3 	bl	800023c <__adddf3>
 80156d6:	4642      	mov	r2, r8
 80156d8:	4606      	mov	r6, r0
 80156da:	460f      	mov	r7, r1
 80156dc:	464b      	mov	r3, r9
 80156de:	4640      	mov	r0, r8
 80156e0:	4649      	mov	r1, r9
 80156e2:	f7ea ff61 	bl	80005a8 <__aeabi_dmul>
 80156e6:	2200      	movs	r2, #0
 80156e8:	4b68      	ldr	r3, [pc, #416]	; (801588c <__ieee754_pow+0x734>)
 80156ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80156ee:	f7ea fda5 	bl	800023c <__adddf3>
 80156f2:	4632      	mov	r2, r6
 80156f4:	463b      	mov	r3, r7
 80156f6:	f7ea fda1 	bl	800023c <__adddf3>
 80156fa:	9802      	ldr	r0, [sp, #8]
 80156fc:	460d      	mov	r5, r1
 80156fe:	4604      	mov	r4, r0
 8015700:	4602      	mov	r2, r0
 8015702:	460b      	mov	r3, r1
 8015704:	4640      	mov	r0, r8
 8015706:	4649      	mov	r1, r9
 8015708:	f7ea ff4e 	bl	80005a8 <__aeabi_dmul>
 801570c:	2200      	movs	r2, #0
 801570e:	4680      	mov	r8, r0
 8015710:	4689      	mov	r9, r1
 8015712:	4b5e      	ldr	r3, [pc, #376]	; (801588c <__ieee754_pow+0x734>)
 8015714:	4620      	mov	r0, r4
 8015716:	4629      	mov	r1, r5
 8015718:	f7ea fd8e 	bl	8000238 <__aeabi_dsub>
 801571c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015720:	f7ea fd8a 	bl	8000238 <__aeabi_dsub>
 8015724:	4602      	mov	r2, r0
 8015726:	460b      	mov	r3, r1
 8015728:	4630      	mov	r0, r6
 801572a:	4639      	mov	r1, r7
 801572c:	f7ea fd84 	bl	8000238 <__aeabi_dsub>
 8015730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015734:	f7ea ff38 	bl	80005a8 <__aeabi_dmul>
 8015738:	4622      	mov	r2, r4
 801573a:	4606      	mov	r6, r0
 801573c:	460f      	mov	r7, r1
 801573e:	462b      	mov	r3, r5
 8015740:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015744:	f7ea ff30 	bl	80005a8 <__aeabi_dmul>
 8015748:	4602      	mov	r2, r0
 801574a:	460b      	mov	r3, r1
 801574c:	4630      	mov	r0, r6
 801574e:	4639      	mov	r1, r7
 8015750:	f7ea fd74 	bl	800023c <__adddf3>
 8015754:	4606      	mov	r6, r0
 8015756:	460f      	mov	r7, r1
 8015758:	4602      	mov	r2, r0
 801575a:	460b      	mov	r3, r1
 801575c:	4640      	mov	r0, r8
 801575e:	4649      	mov	r1, r9
 8015760:	f7ea fd6c 	bl	800023c <__adddf3>
 8015764:	9802      	ldr	r0, [sp, #8]
 8015766:	a33c      	add	r3, pc, #240	; (adr r3, 8015858 <__ieee754_pow+0x700>)
 8015768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801576c:	4604      	mov	r4, r0
 801576e:	460d      	mov	r5, r1
 8015770:	f7ea ff1a 	bl	80005a8 <__aeabi_dmul>
 8015774:	4642      	mov	r2, r8
 8015776:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801577a:	464b      	mov	r3, r9
 801577c:	4620      	mov	r0, r4
 801577e:	4629      	mov	r1, r5
 8015780:	f7ea fd5a 	bl	8000238 <__aeabi_dsub>
 8015784:	4602      	mov	r2, r0
 8015786:	460b      	mov	r3, r1
 8015788:	4630      	mov	r0, r6
 801578a:	4639      	mov	r1, r7
 801578c:	f7ea fd54 	bl	8000238 <__aeabi_dsub>
 8015790:	a333      	add	r3, pc, #204	; (adr r3, 8015860 <__ieee754_pow+0x708>)
 8015792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015796:	f7ea ff07 	bl	80005a8 <__aeabi_dmul>
 801579a:	a333      	add	r3, pc, #204	; (adr r3, 8015868 <__ieee754_pow+0x710>)
 801579c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157a0:	4606      	mov	r6, r0
 80157a2:	460f      	mov	r7, r1
 80157a4:	4620      	mov	r0, r4
 80157a6:	4629      	mov	r1, r5
 80157a8:	f7ea fefe 	bl	80005a8 <__aeabi_dmul>
 80157ac:	4602      	mov	r2, r0
 80157ae:	460b      	mov	r3, r1
 80157b0:	4630      	mov	r0, r6
 80157b2:	4639      	mov	r1, r7
 80157b4:	f7ea fd42 	bl	800023c <__adddf3>
 80157b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80157ba:	4b35      	ldr	r3, [pc, #212]	; (8015890 <__ieee754_pow+0x738>)
 80157bc:	4413      	add	r3, r2
 80157be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157c2:	f7ea fd3b 	bl	800023c <__adddf3>
 80157c6:	4604      	mov	r4, r0
 80157c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80157ca:	460d      	mov	r5, r1
 80157cc:	f7ea fe82 	bl	80004d4 <__aeabi_i2d>
 80157d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80157d2:	4b30      	ldr	r3, [pc, #192]	; (8015894 <__ieee754_pow+0x73c>)
 80157d4:	4413      	add	r3, r2
 80157d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80157da:	4606      	mov	r6, r0
 80157dc:	460f      	mov	r7, r1
 80157de:	4622      	mov	r2, r4
 80157e0:	462b      	mov	r3, r5
 80157e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80157e6:	f7ea fd29 	bl	800023c <__adddf3>
 80157ea:	4642      	mov	r2, r8
 80157ec:	464b      	mov	r3, r9
 80157ee:	f7ea fd25 	bl	800023c <__adddf3>
 80157f2:	4632      	mov	r2, r6
 80157f4:	463b      	mov	r3, r7
 80157f6:	f7ea fd21 	bl	800023c <__adddf3>
 80157fa:	9802      	ldr	r0, [sp, #8]
 80157fc:	4632      	mov	r2, r6
 80157fe:	463b      	mov	r3, r7
 8015800:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015804:	f7ea fd18 	bl	8000238 <__aeabi_dsub>
 8015808:	4642      	mov	r2, r8
 801580a:	464b      	mov	r3, r9
 801580c:	f7ea fd14 	bl	8000238 <__aeabi_dsub>
 8015810:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015814:	e607      	b.n	8015426 <__ieee754_pow+0x2ce>
 8015816:	f04f 0a01 	mov.w	sl, #1
 801581a:	e6a5      	b.n	8015568 <__ieee754_pow+0x410>
 801581c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8015870 <__ieee754_pow+0x718>
 8015820:	e613      	b.n	801544a <__ieee754_pow+0x2f2>
 8015822:	bf00      	nop
 8015824:	f3af 8000 	nop.w
 8015828:	4a454eef 	.word	0x4a454eef
 801582c:	3fca7e28 	.word	0x3fca7e28
 8015830:	93c9db65 	.word	0x93c9db65
 8015834:	3fcd864a 	.word	0x3fcd864a
 8015838:	a91d4101 	.word	0xa91d4101
 801583c:	3fd17460 	.word	0x3fd17460
 8015840:	518f264d 	.word	0x518f264d
 8015844:	3fd55555 	.word	0x3fd55555
 8015848:	db6fabff 	.word	0xdb6fabff
 801584c:	3fdb6db6 	.word	0x3fdb6db6
 8015850:	33333303 	.word	0x33333303
 8015854:	3fe33333 	.word	0x3fe33333
 8015858:	e0000000 	.word	0xe0000000
 801585c:	3feec709 	.word	0x3feec709
 8015860:	dc3a03fd 	.word	0xdc3a03fd
 8015864:	3feec709 	.word	0x3feec709
 8015868:	145b01f5 	.word	0x145b01f5
 801586c:	be3e2fe0 	.word	0xbe3e2fe0
 8015870:	00000000 	.word	0x00000000
 8015874:	3ff00000 	.word	0x3ff00000
 8015878:	43400000 	.word	0x43400000
 801587c:	0003988e 	.word	0x0003988e
 8015880:	000bb679 	.word	0x000bb679
 8015884:	08017ce8 	.word	0x08017ce8
 8015888:	3ff00000 	.word	0x3ff00000
 801588c:	40080000 	.word	0x40080000
 8015890:	08017d08 	.word	0x08017d08
 8015894:	08017cf8 	.word	0x08017cf8
 8015898:	a3b4      	add	r3, pc, #720	; (adr r3, 8015b6c <__ieee754_pow+0xa14>)
 801589a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801589e:	4640      	mov	r0, r8
 80158a0:	4649      	mov	r1, r9
 80158a2:	f7ea fccb 	bl	800023c <__adddf3>
 80158a6:	4622      	mov	r2, r4
 80158a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80158ac:	462b      	mov	r3, r5
 80158ae:	4630      	mov	r0, r6
 80158b0:	4639      	mov	r1, r7
 80158b2:	f7ea fcc1 	bl	8000238 <__aeabi_dsub>
 80158b6:	4602      	mov	r2, r0
 80158b8:	460b      	mov	r3, r1
 80158ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80158be:	f7eb f903 	bl	8000ac8 <__aeabi_dcmpgt>
 80158c2:	2800      	cmp	r0, #0
 80158c4:	f47f adfe 	bne.w	80154c4 <__ieee754_pow+0x36c>
 80158c8:	4aa3      	ldr	r2, [pc, #652]	; (8015b58 <__ieee754_pow+0xa00>)
 80158ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80158ce:	4293      	cmp	r3, r2
 80158d0:	f340 810a 	ble.w	8015ae8 <__ieee754_pow+0x990>
 80158d4:	151b      	asrs	r3, r3, #20
 80158d6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80158da:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80158de:	fa4a f303 	asr.w	r3, sl, r3
 80158e2:	445b      	add	r3, fp
 80158e4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80158e8:	4e9c      	ldr	r6, [pc, #624]	; (8015b5c <__ieee754_pow+0xa04>)
 80158ea:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80158ee:	4116      	asrs	r6, r2
 80158f0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80158f4:	2000      	movs	r0, #0
 80158f6:	ea23 0106 	bic.w	r1, r3, r6
 80158fa:	f1c2 0214 	rsb	r2, r2, #20
 80158fe:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8015902:	fa4a fa02 	asr.w	sl, sl, r2
 8015906:	f1bb 0f00 	cmp.w	fp, #0
 801590a:	4602      	mov	r2, r0
 801590c:	460b      	mov	r3, r1
 801590e:	4620      	mov	r0, r4
 8015910:	4629      	mov	r1, r5
 8015912:	bfb8      	it	lt
 8015914:	f1ca 0a00 	rsblt	sl, sl, #0
 8015918:	f7ea fc8e 	bl	8000238 <__aeabi_dsub>
 801591c:	e9cd 0100 	strd	r0, r1, [sp]
 8015920:	4642      	mov	r2, r8
 8015922:	464b      	mov	r3, r9
 8015924:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015928:	f7ea fc88 	bl	800023c <__adddf3>
 801592c:	2000      	movs	r0, #0
 801592e:	a378      	add	r3, pc, #480	; (adr r3, 8015b10 <__ieee754_pow+0x9b8>)
 8015930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015934:	4604      	mov	r4, r0
 8015936:	460d      	mov	r5, r1
 8015938:	f7ea fe36 	bl	80005a8 <__aeabi_dmul>
 801593c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015940:	4606      	mov	r6, r0
 8015942:	460f      	mov	r7, r1
 8015944:	4620      	mov	r0, r4
 8015946:	4629      	mov	r1, r5
 8015948:	f7ea fc76 	bl	8000238 <__aeabi_dsub>
 801594c:	4602      	mov	r2, r0
 801594e:	460b      	mov	r3, r1
 8015950:	4640      	mov	r0, r8
 8015952:	4649      	mov	r1, r9
 8015954:	f7ea fc70 	bl	8000238 <__aeabi_dsub>
 8015958:	a36f      	add	r3, pc, #444	; (adr r3, 8015b18 <__ieee754_pow+0x9c0>)
 801595a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801595e:	f7ea fe23 	bl	80005a8 <__aeabi_dmul>
 8015962:	a36f      	add	r3, pc, #444	; (adr r3, 8015b20 <__ieee754_pow+0x9c8>)
 8015964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015968:	4680      	mov	r8, r0
 801596a:	4689      	mov	r9, r1
 801596c:	4620      	mov	r0, r4
 801596e:	4629      	mov	r1, r5
 8015970:	f7ea fe1a 	bl	80005a8 <__aeabi_dmul>
 8015974:	4602      	mov	r2, r0
 8015976:	460b      	mov	r3, r1
 8015978:	4640      	mov	r0, r8
 801597a:	4649      	mov	r1, r9
 801597c:	f7ea fc5e 	bl	800023c <__adddf3>
 8015980:	4604      	mov	r4, r0
 8015982:	460d      	mov	r5, r1
 8015984:	4602      	mov	r2, r0
 8015986:	460b      	mov	r3, r1
 8015988:	4630      	mov	r0, r6
 801598a:	4639      	mov	r1, r7
 801598c:	f7ea fc56 	bl	800023c <__adddf3>
 8015990:	4632      	mov	r2, r6
 8015992:	463b      	mov	r3, r7
 8015994:	4680      	mov	r8, r0
 8015996:	4689      	mov	r9, r1
 8015998:	f7ea fc4e 	bl	8000238 <__aeabi_dsub>
 801599c:	4602      	mov	r2, r0
 801599e:	460b      	mov	r3, r1
 80159a0:	4620      	mov	r0, r4
 80159a2:	4629      	mov	r1, r5
 80159a4:	f7ea fc48 	bl	8000238 <__aeabi_dsub>
 80159a8:	4642      	mov	r2, r8
 80159aa:	4606      	mov	r6, r0
 80159ac:	460f      	mov	r7, r1
 80159ae:	464b      	mov	r3, r9
 80159b0:	4640      	mov	r0, r8
 80159b2:	4649      	mov	r1, r9
 80159b4:	f7ea fdf8 	bl	80005a8 <__aeabi_dmul>
 80159b8:	a35b      	add	r3, pc, #364	; (adr r3, 8015b28 <__ieee754_pow+0x9d0>)
 80159ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159be:	4604      	mov	r4, r0
 80159c0:	460d      	mov	r5, r1
 80159c2:	f7ea fdf1 	bl	80005a8 <__aeabi_dmul>
 80159c6:	a35a      	add	r3, pc, #360	; (adr r3, 8015b30 <__ieee754_pow+0x9d8>)
 80159c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159cc:	f7ea fc34 	bl	8000238 <__aeabi_dsub>
 80159d0:	4622      	mov	r2, r4
 80159d2:	462b      	mov	r3, r5
 80159d4:	f7ea fde8 	bl	80005a8 <__aeabi_dmul>
 80159d8:	a357      	add	r3, pc, #348	; (adr r3, 8015b38 <__ieee754_pow+0x9e0>)
 80159da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159de:	f7ea fc2d 	bl	800023c <__adddf3>
 80159e2:	4622      	mov	r2, r4
 80159e4:	462b      	mov	r3, r5
 80159e6:	f7ea fddf 	bl	80005a8 <__aeabi_dmul>
 80159ea:	a355      	add	r3, pc, #340	; (adr r3, 8015b40 <__ieee754_pow+0x9e8>)
 80159ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159f0:	f7ea fc22 	bl	8000238 <__aeabi_dsub>
 80159f4:	4622      	mov	r2, r4
 80159f6:	462b      	mov	r3, r5
 80159f8:	f7ea fdd6 	bl	80005a8 <__aeabi_dmul>
 80159fc:	a352      	add	r3, pc, #328	; (adr r3, 8015b48 <__ieee754_pow+0x9f0>)
 80159fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a02:	f7ea fc1b 	bl	800023c <__adddf3>
 8015a06:	4622      	mov	r2, r4
 8015a08:	462b      	mov	r3, r5
 8015a0a:	f7ea fdcd 	bl	80005a8 <__aeabi_dmul>
 8015a0e:	4602      	mov	r2, r0
 8015a10:	460b      	mov	r3, r1
 8015a12:	4640      	mov	r0, r8
 8015a14:	4649      	mov	r1, r9
 8015a16:	f7ea fc0f 	bl	8000238 <__aeabi_dsub>
 8015a1a:	4604      	mov	r4, r0
 8015a1c:	460d      	mov	r5, r1
 8015a1e:	4602      	mov	r2, r0
 8015a20:	460b      	mov	r3, r1
 8015a22:	4640      	mov	r0, r8
 8015a24:	4649      	mov	r1, r9
 8015a26:	f7ea fdbf 	bl	80005a8 <__aeabi_dmul>
 8015a2a:	2200      	movs	r2, #0
 8015a2c:	e9cd 0100 	strd	r0, r1, [sp]
 8015a30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015a34:	4620      	mov	r0, r4
 8015a36:	4629      	mov	r1, r5
 8015a38:	f7ea fbfe 	bl	8000238 <__aeabi_dsub>
 8015a3c:	4602      	mov	r2, r0
 8015a3e:	460b      	mov	r3, r1
 8015a40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015a44:	f7ea feda 	bl	80007fc <__aeabi_ddiv>
 8015a48:	4632      	mov	r2, r6
 8015a4a:	4604      	mov	r4, r0
 8015a4c:	460d      	mov	r5, r1
 8015a4e:	463b      	mov	r3, r7
 8015a50:	4640      	mov	r0, r8
 8015a52:	4649      	mov	r1, r9
 8015a54:	f7ea fda8 	bl	80005a8 <__aeabi_dmul>
 8015a58:	4632      	mov	r2, r6
 8015a5a:	463b      	mov	r3, r7
 8015a5c:	f7ea fbee 	bl	800023c <__adddf3>
 8015a60:	4602      	mov	r2, r0
 8015a62:	460b      	mov	r3, r1
 8015a64:	4620      	mov	r0, r4
 8015a66:	4629      	mov	r1, r5
 8015a68:	f7ea fbe6 	bl	8000238 <__aeabi_dsub>
 8015a6c:	4642      	mov	r2, r8
 8015a6e:	464b      	mov	r3, r9
 8015a70:	f7ea fbe2 	bl	8000238 <__aeabi_dsub>
 8015a74:	4602      	mov	r2, r0
 8015a76:	460b      	mov	r3, r1
 8015a78:	2000      	movs	r0, #0
 8015a7a:	4939      	ldr	r1, [pc, #228]	; (8015b60 <__ieee754_pow+0xa08>)
 8015a7c:	f7ea fbdc 	bl	8000238 <__aeabi_dsub>
 8015a80:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8015a84:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8015a88:	4602      	mov	r2, r0
 8015a8a:	460b      	mov	r3, r1
 8015a8c:	da2f      	bge.n	8015aee <__ieee754_pow+0x996>
 8015a8e:	4650      	mov	r0, sl
 8015a90:	ec43 2b10 	vmov	d0, r2, r3
 8015a94:	f000 f9c0 	bl	8015e18 <scalbn>
 8015a98:	ec51 0b10 	vmov	r0, r1, d0
 8015a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015aa0:	f7ff bbf1 	b.w	8015286 <__ieee754_pow+0x12e>
 8015aa4:	4b2f      	ldr	r3, [pc, #188]	; (8015b64 <__ieee754_pow+0xa0c>)
 8015aa6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8015aaa:	429e      	cmp	r6, r3
 8015aac:	f77f af0c 	ble.w	80158c8 <__ieee754_pow+0x770>
 8015ab0:	4b2d      	ldr	r3, [pc, #180]	; (8015b68 <__ieee754_pow+0xa10>)
 8015ab2:	440b      	add	r3, r1
 8015ab4:	4303      	orrs	r3, r0
 8015ab6:	d00b      	beq.n	8015ad0 <__ieee754_pow+0x978>
 8015ab8:	a325      	add	r3, pc, #148	; (adr r3, 8015b50 <__ieee754_pow+0x9f8>)
 8015aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ac2:	f7ea fd71 	bl	80005a8 <__aeabi_dmul>
 8015ac6:	a322      	add	r3, pc, #136	; (adr r3, 8015b50 <__ieee754_pow+0x9f8>)
 8015ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015acc:	f7ff bbdb 	b.w	8015286 <__ieee754_pow+0x12e>
 8015ad0:	4622      	mov	r2, r4
 8015ad2:	462b      	mov	r3, r5
 8015ad4:	f7ea fbb0 	bl	8000238 <__aeabi_dsub>
 8015ad8:	4642      	mov	r2, r8
 8015ada:	464b      	mov	r3, r9
 8015adc:	f7ea ffea 	bl	8000ab4 <__aeabi_dcmpge>
 8015ae0:	2800      	cmp	r0, #0
 8015ae2:	f43f aef1 	beq.w	80158c8 <__ieee754_pow+0x770>
 8015ae6:	e7e7      	b.n	8015ab8 <__ieee754_pow+0x960>
 8015ae8:	f04f 0a00 	mov.w	sl, #0
 8015aec:	e718      	b.n	8015920 <__ieee754_pow+0x7c8>
 8015aee:	4621      	mov	r1, r4
 8015af0:	e7d4      	b.n	8015a9c <__ieee754_pow+0x944>
 8015af2:	2000      	movs	r0, #0
 8015af4:	491a      	ldr	r1, [pc, #104]	; (8015b60 <__ieee754_pow+0xa08>)
 8015af6:	f7ff bb8f 	b.w	8015218 <__ieee754_pow+0xc0>
 8015afa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015afe:	f7ff bb8b 	b.w	8015218 <__ieee754_pow+0xc0>
 8015b02:	4630      	mov	r0, r6
 8015b04:	4639      	mov	r1, r7
 8015b06:	f7ff bb87 	b.w	8015218 <__ieee754_pow+0xc0>
 8015b0a:	4693      	mov	fp, r2
 8015b0c:	f7ff bb98 	b.w	8015240 <__ieee754_pow+0xe8>
 8015b10:	00000000 	.word	0x00000000
 8015b14:	3fe62e43 	.word	0x3fe62e43
 8015b18:	fefa39ef 	.word	0xfefa39ef
 8015b1c:	3fe62e42 	.word	0x3fe62e42
 8015b20:	0ca86c39 	.word	0x0ca86c39
 8015b24:	be205c61 	.word	0xbe205c61
 8015b28:	72bea4d0 	.word	0x72bea4d0
 8015b2c:	3e663769 	.word	0x3e663769
 8015b30:	c5d26bf1 	.word	0xc5d26bf1
 8015b34:	3ebbbd41 	.word	0x3ebbbd41
 8015b38:	af25de2c 	.word	0xaf25de2c
 8015b3c:	3f11566a 	.word	0x3f11566a
 8015b40:	16bebd93 	.word	0x16bebd93
 8015b44:	3f66c16c 	.word	0x3f66c16c
 8015b48:	5555553e 	.word	0x5555553e
 8015b4c:	3fc55555 	.word	0x3fc55555
 8015b50:	c2f8f359 	.word	0xc2f8f359
 8015b54:	01a56e1f 	.word	0x01a56e1f
 8015b58:	3fe00000 	.word	0x3fe00000
 8015b5c:	000fffff 	.word	0x000fffff
 8015b60:	3ff00000 	.word	0x3ff00000
 8015b64:	4090cbff 	.word	0x4090cbff
 8015b68:	3f6f3400 	.word	0x3f6f3400
 8015b6c:	652b82fe 	.word	0x652b82fe
 8015b70:	3c971547 	.word	0x3c971547

08015b74 <__ieee754_sqrt>:
 8015b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b78:	4955      	ldr	r1, [pc, #340]	; (8015cd0 <__ieee754_sqrt+0x15c>)
 8015b7a:	ec55 4b10 	vmov	r4, r5, d0
 8015b7e:	43a9      	bics	r1, r5
 8015b80:	462b      	mov	r3, r5
 8015b82:	462a      	mov	r2, r5
 8015b84:	d112      	bne.n	8015bac <__ieee754_sqrt+0x38>
 8015b86:	ee10 2a10 	vmov	r2, s0
 8015b8a:	ee10 0a10 	vmov	r0, s0
 8015b8e:	4629      	mov	r1, r5
 8015b90:	f7ea fd0a 	bl	80005a8 <__aeabi_dmul>
 8015b94:	4602      	mov	r2, r0
 8015b96:	460b      	mov	r3, r1
 8015b98:	4620      	mov	r0, r4
 8015b9a:	4629      	mov	r1, r5
 8015b9c:	f7ea fb4e 	bl	800023c <__adddf3>
 8015ba0:	4604      	mov	r4, r0
 8015ba2:	460d      	mov	r5, r1
 8015ba4:	ec45 4b10 	vmov	d0, r4, r5
 8015ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015bac:	2d00      	cmp	r5, #0
 8015bae:	ee10 0a10 	vmov	r0, s0
 8015bb2:	4621      	mov	r1, r4
 8015bb4:	dc0f      	bgt.n	8015bd6 <__ieee754_sqrt+0x62>
 8015bb6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015bba:	4330      	orrs	r0, r6
 8015bbc:	d0f2      	beq.n	8015ba4 <__ieee754_sqrt+0x30>
 8015bbe:	b155      	cbz	r5, 8015bd6 <__ieee754_sqrt+0x62>
 8015bc0:	ee10 2a10 	vmov	r2, s0
 8015bc4:	4620      	mov	r0, r4
 8015bc6:	4629      	mov	r1, r5
 8015bc8:	f7ea fb36 	bl	8000238 <__aeabi_dsub>
 8015bcc:	4602      	mov	r2, r0
 8015bce:	460b      	mov	r3, r1
 8015bd0:	f7ea fe14 	bl	80007fc <__aeabi_ddiv>
 8015bd4:	e7e4      	b.n	8015ba0 <__ieee754_sqrt+0x2c>
 8015bd6:	151b      	asrs	r3, r3, #20
 8015bd8:	d073      	beq.n	8015cc2 <__ieee754_sqrt+0x14e>
 8015bda:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8015bde:	07dd      	lsls	r5, r3, #31
 8015be0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8015be4:	bf48      	it	mi
 8015be6:	0fc8      	lsrmi	r0, r1, #31
 8015be8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015bec:	bf44      	itt	mi
 8015bee:	0049      	lslmi	r1, r1, #1
 8015bf0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8015bf4:	2500      	movs	r5, #0
 8015bf6:	1058      	asrs	r0, r3, #1
 8015bf8:	0fcb      	lsrs	r3, r1, #31
 8015bfa:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8015bfe:	0049      	lsls	r1, r1, #1
 8015c00:	2316      	movs	r3, #22
 8015c02:	462c      	mov	r4, r5
 8015c04:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8015c08:	19a7      	adds	r7, r4, r6
 8015c0a:	4297      	cmp	r7, r2
 8015c0c:	bfde      	ittt	le
 8015c0e:	19bc      	addle	r4, r7, r6
 8015c10:	1bd2      	suble	r2, r2, r7
 8015c12:	19ad      	addle	r5, r5, r6
 8015c14:	0fcf      	lsrs	r7, r1, #31
 8015c16:	3b01      	subs	r3, #1
 8015c18:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8015c1c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015c20:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8015c24:	d1f0      	bne.n	8015c08 <__ieee754_sqrt+0x94>
 8015c26:	f04f 0c20 	mov.w	ip, #32
 8015c2a:	469e      	mov	lr, r3
 8015c2c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8015c30:	42a2      	cmp	r2, r4
 8015c32:	eb06 070e 	add.w	r7, r6, lr
 8015c36:	dc02      	bgt.n	8015c3e <__ieee754_sqrt+0xca>
 8015c38:	d112      	bne.n	8015c60 <__ieee754_sqrt+0xec>
 8015c3a:	428f      	cmp	r7, r1
 8015c3c:	d810      	bhi.n	8015c60 <__ieee754_sqrt+0xec>
 8015c3e:	2f00      	cmp	r7, #0
 8015c40:	eb07 0e06 	add.w	lr, r7, r6
 8015c44:	da42      	bge.n	8015ccc <__ieee754_sqrt+0x158>
 8015c46:	f1be 0f00 	cmp.w	lr, #0
 8015c4a:	db3f      	blt.n	8015ccc <__ieee754_sqrt+0x158>
 8015c4c:	f104 0801 	add.w	r8, r4, #1
 8015c50:	1b12      	subs	r2, r2, r4
 8015c52:	428f      	cmp	r7, r1
 8015c54:	bf88      	it	hi
 8015c56:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8015c5a:	1bc9      	subs	r1, r1, r7
 8015c5c:	4433      	add	r3, r6
 8015c5e:	4644      	mov	r4, r8
 8015c60:	0052      	lsls	r2, r2, #1
 8015c62:	f1bc 0c01 	subs.w	ip, ip, #1
 8015c66:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8015c6a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8015c6e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015c72:	d1dd      	bne.n	8015c30 <__ieee754_sqrt+0xbc>
 8015c74:	430a      	orrs	r2, r1
 8015c76:	d006      	beq.n	8015c86 <__ieee754_sqrt+0x112>
 8015c78:	1c5c      	adds	r4, r3, #1
 8015c7a:	bf13      	iteet	ne
 8015c7c:	3301      	addne	r3, #1
 8015c7e:	3501      	addeq	r5, #1
 8015c80:	4663      	moveq	r3, ip
 8015c82:	f023 0301 	bicne.w	r3, r3, #1
 8015c86:	106a      	asrs	r2, r5, #1
 8015c88:	085b      	lsrs	r3, r3, #1
 8015c8a:	07e9      	lsls	r1, r5, #31
 8015c8c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8015c90:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8015c94:	bf48      	it	mi
 8015c96:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8015c9a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8015c9e:	461c      	mov	r4, r3
 8015ca0:	e780      	b.n	8015ba4 <__ieee754_sqrt+0x30>
 8015ca2:	0aca      	lsrs	r2, r1, #11
 8015ca4:	3815      	subs	r0, #21
 8015ca6:	0549      	lsls	r1, r1, #21
 8015ca8:	2a00      	cmp	r2, #0
 8015caa:	d0fa      	beq.n	8015ca2 <__ieee754_sqrt+0x12e>
 8015cac:	02d6      	lsls	r6, r2, #11
 8015cae:	d50a      	bpl.n	8015cc6 <__ieee754_sqrt+0x152>
 8015cb0:	f1c3 0420 	rsb	r4, r3, #32
 8015cb4:	fa21 f404 	lsr.w	r4, r1, r4
 8015cb8:	1e5d      	subs	r5, r3, #1
 8015cba:	4099      	lsls	r1, r3
 8015cbc:	4322      	orrs	r2, r4
 8015cbe:	1b43      	subs	r3, r0, r5
 8015cc0:	e78b      	b.n	8015bda <__ieee754_sqrt+0x66>
 8015cc2:	4618      	mov	r0, r3
 8015cc4:	e7f0      	b.n	8015ca8 <__ieee754_sqrt+0x134>
 8015cc6:	0052      	lsls	r2, r2, #1
 8015cc8:	3301      	adds	r3, #1
 8015cca:	e7ef      	b.n	8015cac <__ieee754_sqrt+0x138>
 8015ccc:	46a0      	mov	r8, r4
 8015cce:	e7bf      	b.n	8015c50 <__ieee754_sqrt+0xdc>
 8015cd0:	7ff00000 	.word	0x7ff00000

08015cd4 <fabs>:
 8015cd4:	ec51 0b10 	vmov	r0, r1, d0
 8015cd8:	ee10 2a10 	vmov	r2, s0
 8015cdc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015ce0:	ec43 2b10 	vmov	d0, r2, r3
 8015ce4:	4770      	bx	lr

08015ce6 <finite>:
 8015ce6:	ee10 3a90 	vmov	r3, s1
 8015cea:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8015cee:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8015cf2:	0fc0      	lsrs	r0, r0, #31
 8015cf4:	4770      	bx	lr

08015cf6 <matherr>:
 8015cf6:	2000      	movs	r0, #0
 8015cf8:	4770      	bx	lr
 8015cfa:	0000      	movs	r0, r0
 8015cfc:	0000      	movs	r0, r0
	...

08015d00 <nan>:
 8015d00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015d08 <nan+0x8>
 8015d04:	4770      	bx	lr
 8015d06:	bf00      	nop
 8015d08:	00000000 	.word	0x00000000
 8015d0c:	7ff80000 	.word	0x7ff80000

08015d10 <rint>:
 8015d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d12:	ec51 0b10 	vmov	r0, r1, d0
 8015d16:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015d1a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8015d1e:	2e13      	cmp	r6, #19
 8015d20:	460b      	mov	r3, r1
 8015d22:	ee10 4a10 	vmov	r4, s0
 8015d26:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8015d2a:	dc56      	bgt.n	8015dda <rint+0xca>
 8015d2c:	2e00      	cmp	r6, #0
 8015d2e:	da2b      	bge.n	8015d88 <rint+0x78>
 8015d30:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8015d34:	4302      	orrs	r2, r0
 8015d36:	d023      	beq.n	8015d80 <rint+0x70>
 8015d38:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8015d3c:	4302      	orrs	r2, r0
 8015d3e:	4254      	negs	r4, r2
 8015d40:	4314      	orrs	r4, r2
 8015d42:	0c4b      	lsrs	r3, r1, #17
 8015d44:	0b24      	lsrs	r4, r4, #12
 8015d46:	045b      	lsls	r3, r3, #17
 8015d48:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8015d4c:	ea44 0103 	orr.w	r1, r4, r3
 8015d50:	460b      	mov	r3, r1
 8015d52:	492f      	ldr	r1, [pc, #188]	; (8015e10 <rint+0x100>)
 8015d54:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8015d58:	e9d1 6700 	ldrd	r6, r7, [r1]
 8015d5c:	4602      	mov	r2, r0
 8015d5e:	4639      	mov	r1, r7
 8015d60:	4630      	mov	r0, r6
 8015d62:	f7ea fa6b 	bl	800023c <__adddf3>
 8015d66:	e9cd 0100 	strd	r0, r1, [sp]
 8015d6a:	463b      	mov	r3, r7
 8015d6c:	4632      	mov	r2, r6
 8015d6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015d72:	f7ea fa61 	bl	8000238 <__aeabi_dsub>
 8015d76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015d7a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8015d7e:	4639      	mov	r1, r7
 8015d80:	ec41 0b10 	vmov	d0, r0, r1
 8015d84:	b003      	add	sp, #12
 8015d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015d88:	4a22      	ldr	r2, [pc, #136]	; (8015e14 <rint+0x104>)
 8015d8a:	4132      	asrs	r2, r6
 8015d8c:	ea01 0702 	and.w	r7, r1, r2
 8015d90:	4307      	orrs	r7, r0
 8015d92:	d0f5      	beq.n	8015d80 <rint+0x70>
 8015d94:	0852      	lsrs	r2, r2, #1
 8015d96:	4011      	ands	r1, r2
 8015d98:	430c      	orrs	r4, r1
 8015d9a:	d00b      	beq.n	8015db4 <rint+0xa4>
 8015d9c:	ea23 0202 	bic.w	r2, r3, r2
 8015da0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015da4:	2e13      	cmp	r6, #19
 8015da6:	fa43 f306 	asr.w	r3, r3, r6
 8015daa:	bf0c      	ite	eq
 8015dac:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8015db0:	2400      	movne	r4, #0
 8015db2:	4313      	orrs	r3, r2
 8015db4:	4916      	ldr	r1, [pc, #88]	; (8015e10 <rint+0x100>)
 8015db6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8015dba:	4622      	mov	r2, r4
 8015dbc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015dc0:	4620      	mov	r0, r4
 8015dc2:	4629      	mov	r1, r5
 8015dc4:	f7ea fa3a 	bl	800023c <__adddf3>
 8015dc8:	e9cd 0100 	strd	r0, r1, [sp]
 8015dcc:	4622      	mov	r2, r4
 8015dce:	462b      	mov	r3, r5
 8015dd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015dd4:	f7ea fa30 	bl	8000238 <__aeabi_dsub>
 8015dd8:	e7d2      	b.n	8015d80 <rint+0x70>
 8015dda:	2e33      	cmp	r6, #51	; 0x33
 8015ddc:	dd07      	ble.n	8015dee <rint+0xde>
 8015dde:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015de2:	d1cd      	bne.n	8015d80 <rint+0x70>
 8015de4:	ee10 2a10 	vmov	r2, s0
 8015de8:	f7ea fa28 	bl	800023c <__adddf3>
 8015dec:	e7c8      	b.n	8015d80 <rint+0x70>
 8015dee:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8015df2:	f04f 32ff 	mov.w	r2, #4294967295
 8015df6:	40f2      	lsrs	r2, r6
 8015df8:	4210      	tst	r0, r2
 8015dfa:	d0c1      	beq.n	8015d80 <rint+0x70>
 8015dfc:	0852      	lsrs	r2, r2, #1
 8015dfe:	4210      	tst	r0, r2
 8015e00:	bf1f      	itttt	ne
 8015e02:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8015e06:	ea20 0202 	bicne.w	r2, r0, r2
 8015e0a:	4134      	asrne	r4, r6
 8015e0c:	4314      	orrne	r4, r2
 8015e0e:	e7d1      	b.n	8015db4 <rint+0xa4>
 8015e10:	08017d18 	.word	0x08017d18
 8015e14:	000fffff 	.word	0x000fffff

08015e18 <scalbn>:
 8015e18:	b570      	push	{r4, r5, r6, lr}
 8015e1a:	ec55 4b10 	vmov	r4, r5, d0
 8015e1e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8015e22:	4606      	mov	r6, r0
 8015e24:	462b      	mov	r3, r5
 8015e26:	b9aa      	cbnz	r2, 8015e54 <scalbn+0x3c>
 8015e28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015e2c:	4323      	orrs	r3, r4
 8015e2e:	d03b      	beq.n	8015ea8 <scalbn+0x90>
 8015e30:	4b31      	ldr	r3, [pc, #196]	; (8015ef8 <scalbn+0xe0>)
 8015e32:	4629      	mov	r1, r5
 8015e34:	2200      	movs	r2, #0
 8015e36:	ee10 0a10 	vmov	r0, s0
 8015e3a:	f7ea fbb5 	bl	80005a8 <__aeabi_dmul>
 8015e3e:	4b2f      	ldr	r3, [pc, #188]	; (8015efc <scalbn+0xe4>)
 8015e40:	429e      	cmp	r6, r3
 8015e42:	4604      	mov	r4, r0
 8015e44:	460d      	mov	r5, r1
 8015e46:	da12      	bge.n	8015e6e <scalbn+0x56>
 8015e48:	a327      	add	r3, pc, #156	; (adr r3, 8015ee8 <scalbn+0xd0>)
 8015e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e4e:	f7ea fbab 	bl	80005a8 <__aeabi_dmul>
 8015e52:	e009      	b.n	8015e68 <scalbn+0x50>
 8015e54:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015e58:	428a      	cmp	r2, r1
 8015e5a:	d10c      	bne.n	8015e76 <scalbn+0x5e>
 8015e5c:	ee10 2a10 	vmov	r2, s0
 8015e60:	4620      	mov	r0, r4
 8015e62:	4629      	mov	r1, r5
 8015e64:	f7ea f9ea 	bl	800023c <__adddf3>
 8015e68:	4604      	mov	r4, r0
 8015e6a:	460d      	mov	r5, r1
 8015e6c:	e01c      	b.n	8015ea8 <scalbn+0x90>
 8015e6e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015e72:	460b      	mov	r3, r1
 8015e74:	3a36      	subs	r2, #54	; 0x36
 8015e76:	4432      	add	r2, r6
 8015e78:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015e7c:	428a      	cmp	r2, r1
 8015e7e:	dd0b      	ble.n	8015e98 <scalbn+0x80>
 8015e80:	ec45 4b11 	vmov	d1, r4, r5
 8015e84:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8015ef0 <scalbn+0xd8>
 8015e88:	f000 f83c 	bl	8015f04 <copysign>
 8015e8c:	a318      	add	r3, pc, #96	; (adr r3, 8015ef0 <scalbn+0xd8>)
 8015e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e92:	ec51 0b10 	vmov	r0, r1, d0
 8015e96:	e7da      	b.n	8015e4e <scalbn+0x36>
 8015e98:	2a00      	cmp	r2, #0
 8015e9a:	dd08      	ble.n	8015eae <scalbn+0x96>
 8015e9c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015ea0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015ea4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015ea8:	ec45 4b10 	vmov	d0, r4, r5
 8015eac:	bd70      	pop	{r4, r5, r6, pc}
 8015eae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015eb2:	da0d      	bge.n	8015ed0 <scalbn+0xb8>
 8015eb4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015eb8:	429e      	cmp	r6, r3
 8015eba:	ec45 4b11 	vmov	d1, r4, r5
 8015ebe:	dce1      	bgt.n	8015e84 <scalbn+0x6c>
 8015ec0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8015ee8 <scalbn+0xd0>
 8015ec4:	f000 f81e 	bl	8015f04 <copysign>
 8015ec8:	a307      	add	r3, pc, #28	; (adr r3, 8015ee8 <scalbn+0xd0>)
 8015eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ece:	e7e0      	b.n	8015e92 <scalbn+0x7a>
 8015ed0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015ed4:	3236      	adds	r2, #54	; 0x36
 8015ed6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015eda:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015ede:	4620      	mov	r0, r4
 8015ee0:	4629      	mov	r1, r5
 8015ee2:	2200      	movs	r2, #0
 8015ee4:	4b06      	ldr	r3, [pc, #24]	; (8015f00 <scalbn+0xe8>)
 8015ee6:	e7b2      	b.n	8015e4e <scalbn+0x36>
 8015ee8:	c2f8f359 	.word	0xc2f8f359
 8015eec:	01a56e1f 	.word	0x01a56e1f
 8015ef0:	8800759c 	.word	0x8800759c
 8015ef4:	7e37e43c 	.word	0x7e37e43c
 8015ef8:	43500000 	.word	0x43500000
 8015efc:	ffff3cb0 	.word	0xffff3cb0
 8015f00:	3c900000 	.word	0x3c900000

08015f04 <copysign>:
 8015f04:	ec51 0b10 	vmov	r0, r1, d0
 8015f08:	ee11 0a90 	vmov	r0, s3
 8015f0c:	ee10 2a10 	vmov	r2, s0
 8015f10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015f14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8015f18:	ea41 0300 	orr.w	r3, r1, r0
 8015f1c:	ec43 2b10 	vmov	d0, r2, r3
 8015f20:	4770      	bx	lr
	...

08015f24 <_init>:
 8015f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f26:	bf00      	nop
 8015f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f2a:	bc08      	pop	{r3}
 8015f2c:	469e      	mov	lr, r3
 8015f2e:	4770      	bx	lr

08015f30 <_fini>:
 8015f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f32:	bf00      	nop
 8015f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f36:	bc08      	pop	{r3}
 8015f38:	469e      	mov	lr, r3
 8015f3a:	4770      	bx	lr
