Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap axi_intc_v4_1_12 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_intc_v4_1_12 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 13:06:44 on May 03,2019
vcom -64 -93 -work axi_intc_v4_1_12 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_intc_v4_1_12/.cxl.vhdl.axi_intc_v4_1_12.axi_intc_v4_1_12.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity double_synchronizer
-- Compiling architecture RTL of double_synchronizer
-- Compiling entity shared_ram_ivar
-- Compiling architecture byte_data_ram_a of shared_ram_ivar
-- Compiling entity pulse_synchronizer
-- Compiling architecture RTL of pulse_synchronizer
-- Loading entity double_synchronizer
-- Loading package MATH_REAL
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity intc_core
-- Compiling architecture imp of intc_core
-- Loading entity pulse_synchronizer
-- Loading entity shared_ram_ivar
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity intc_core
-- Compiling entity axi_intc
-- Compiling architecture imp of axi_intc
End time: 13:06:44 on May 03,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
