Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  18 Dec 2018 18:06:16 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 4C1215805CF
	for <like.xu@linux.intel.com>; Mon, 17 Dec 2018 17:44:42 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 17 Dec 2018 17:44:41 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A21v6hxZ0+AdOX2APW0WnFUn/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpsy6YB7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTyJPDIOi?=
 =?us-ascii?q?YYUMDeUBM+FYoIbhqFUBsBW+HQuhCuHgxzNViHL6wbM10/86HAHa3gEtBc4CvG?=
 =?us-ascii?q?jIoNnrMqoZTOC7zLPPzTXGd/5bxTP955bHcxs8of6MXLZwcc7QyUY1EgPFlVKQ?=
 =?us-ascii?q?qYr4ND6SzOsNt3aU7uV6WeOhim4nrwVxojm1yccpkYnJgYQVx0ve9Spn3Yk1Jc?=
 =?us-ascii?q?e3SFJhbdG4F5tQsjiXOo1rSc0hW2FloDg2xqEFtJKhYSQG1ZcqywTBZ/GJc4WE?=
 =?us-ascii?q?+A/vWeSJLTtmmH5ofKiziwu8/ES+0OHwS8q53VhQoiZbkdTBsG0G2QbJ5cidUP?=
 =?us-ascii?q?R9+1+s2TaR2ADX7eFJOUQ0lavAK5492b48jJUTsULeHiPsn0X2lqCWel0l+uiu?=
 =?us-ascii?q?9evnfq3rqoGAO4J3kA3yL7kil8+lDegmPAUDX3KX9fm+2bH7+E32WrRKjvk4kq?=
 =?us-ascii?q?nDt5DaINwWprenDA9Qz4Yv8guwACm40NsGmXkLNUlKeBWaj4jvJ17BPuv4AfC7?=
 =?us-ascii?q?g1Stkzdk2erKP7L8ApjVKnjDkbHhfaty6kJGyQozy8xf6IxQCr0bPP3zXUrxuc?=
 =?us-ascii?q?feDh8+NQy0zODnCMhn2oMZQ2KPDbeVMLnOvl+Q+uIvP+6MaZcRuDb8KPgq+eTi?=
 =?us-ascii?q?jHAkmVIGeamp3J0XaG23H/h8IkWZZ2bsjckFEWsQogU+S+nq2xW/VyVObSOyQ7?=
 =?us-ascii?q?4k/WN8T4anFpvYAIaqhrOHwWG8BJIRY2lHDlWFFzDvb5mFXPEXLzufJ9IknjEa?=
 =?us-ascii?q?WLzydok6yBv7sQb7z6ZgfPPZ/zBduZ/92dww/eDKiBwp6RRyCMKS1XzLSHt7yX?=
 =?us-ascii?q?gVTT0717wqvEpm112Y2rJ5ifELKdsGrdZIWQczOJqU9KoyN8vzQAHAeJ3BHFO9?=
 =?us-ascii?q?Xv28DD0xR853yNgLNRVTAdKn2znH0jriPL4Rk72CAYcz9OqI1nz8N4BiynLC1a?=
 =?us-ascii?q?AklF4gatFCOW2vmuh08A2FVN2BqFmQi6v/LfdU5yXK7mrWiDPW5Ew=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BbAAAjUBhchxHrdtBkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBVAQBAQsBgTCCTxOMdIsagg2JFZA2FRgUh1YiNwYNAQMBAQEBAQECARMBAQE?=
 =?us-ascii?q?KCwkIGw4vgjYFAgMaAQaCWwEBAQECAQECNwwKKQMCAQECBgEBChgJHQgDAQsSN?=
 =?us-ascii?q?gYTBRaDB4FpAw0IAQSpM4gHDYIcjD6BVz+DbjWCV4gJAo9ORzePeCcvBwKCJAS?=
 =?us-ascii?q?MAoMlI4lzh1+PRYoggVyBeHCDPIInFxKOKyExgQcci3WBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0BbAAAjUBhchxHrdtBkHAEBAQQBAQcEAQGBVAQBAQsBgTC?=
 =?us-ascii?q?CTxOMdIsagg2JFZA2FRgUh1YiNwYNAQMBAQEBAQECARMBAQEKCwkIGw4vgjYFA?=
 =?us-ascii?q?gMaAQaCWwEBAQECAQECNwwKKQMCAQECBgEBChgJHQgDAQsSNgYTBRaDB4FpAw0?=
 =?us-ascii?q?IAQSpM4gHDYIcjD6BVz+DbjWCV4gJAo9ORzePeCcvBwKCJASMAoMlI4lzh1+PR?=
 =?us-ascii?q?YoggVyBeHCDPIInFxKOKyExgQcci3WBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,367,1539673200"; 
   d="scan'208";a="55565838"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 17 Dec 2018 17:44:41 -0800
Received: from localhost ([::1]:50931 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gZ4R6-0003XU-Ft
	for like.xu@linux.intel.com; Mon, 17 Dec 2018 20:44:40 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:42129)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alex.williamson@redhat.com>) id 1gZ4Qo-0003XF-4T
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 20:44:23 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alex.williamson@redhat.com>) id 1gZ4Qj-0007Dj-2e
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 20:44:22 -0500
Received: from mx1.redhat.com ([209.132.183.28]:47578)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <alex.williamson@redhat.com>)
	id 1gZ4Qi-0007Cw-Pp
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 20:44:16 -0500
Received: from smtp.corp.redhat.com (int-mx01.intmail.prod.int.phx2.redhat.com
	[10.5.11.11])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 51F6F132685;
	Tue, 18 Dec 2018 01:44:15 +0000 (UTC)
Received: from x1.home (ovpn-116-92.phx2.redhat.com [10.3.116.92])
	by smtp.corp.redhat.com (Postfix) with ESMTP id 24E1A600CC;
	Tue, 18 Dec 2018 01:44:05 +0000 (UTC)
Date: Mon, 17 Dec 2018 18:44:04 -0700
From: Alex Williamson <alex.williamson@redhat.com>
To: "Michael S. Tsirkin" <mst@redhat.com>
Message-ID: <20181217184404.2aaedd34@x1.home>
In-Reply-To: <20181217202850-mutt-send-email-mst@kernel.org>
References: <154464279386.9828.10219496338109023342.stgit@gimli.home>
	<154464358344.9828.234735873419417928.stgit@gimli.home>
	<20181217202850-mutt-send-email-mst@kernel.org>
Organization: Red Hat
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 7bit
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.11
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.38]);
	Tue, 18 Dec 2018 01:44:15 +0000 (UTC)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 209.132.183.28
Subject: Re: [Qemu-devel] [PATCH v5 6/8] pcie: Allow generic PCIe root port
 to specify link speed and width
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Geoffrey McRae <geoff@hostfission.com>, Eric Auger <eric.auger@redhat.com>,
	qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 17 Dec 2018 20:29:37 -0500
"Michael S. Tsirkin" <mst@redhat.com> wrote:

> On Wed, Dec 12, 2018 at 12:39:43PM -0700, Alex Williamson wrote:
> > Allow users to experimentally specify speed and width values for the
> > generic PCIe root port.  Defaults remain at 2.5GT/s & x1 for
> > compatiblity with the intent to only support changing defaults via
> > machine types for now.
> > 
> > Note for libvirt testing that pcie-root-port controllers are given
> > default names like "pci.7" which don't play well with using the
> > "-set device.$name.$prop=$value" options accessible to us via
> > <qemu:commandline> options.  The solution is to add an <alias> to the
> > pcie-root-port <controller>, for example:
> > 
> >     <controller type='pci' index='7' model='pcie-root-port'>
> >       <model name='pcie-root-port'/>
> >       <target chassis='7' port='0x15'/>
> >       <alias name='ua-gfx0'/>
> >       <address type='pci' domain='0x0000' bus='0x00' slot='0x02' function='0x5'/>
> >     </controller>
> > 
> > The "ua-" here is a mandatory prefix.  We can then use:
> > 
> >   <qemu:commandline>
> >     <qemu:arg value='-set'/>
> >     <qemu:arg value='device.ua-gfx0.x-speed=8'/>
> >     <qemu:arg value='-set'/>
> >     <qemu:arg value='device.ua-gfx0.x-width=16'/>
> >   </qemu:commandline>
> > 
> > or, without an alias, set globals such as:
> > 
> >   <qemu:commandline>
> >     <qemu:arg value='-global'/>
> >     <qemu:arg value='pcie-root-port.x-speed=8'/>
> >     <qemu:arg value='-global'/>
> >     <qemu:arg value='pcie-root-port.x-width=16'/>
> >   </qemu:commandline>
> > 
> > Cc: Michael S. Tsirkin <mst@redhat.com>
> > Cc: Marcel Apfelbaum <marcel.apfelbaum@gmail.com>
> > Tested-by: Geoffrey McRae <geoff@hostfission.com>
> > Reviewed-by: Eric Auger <eric.auger@redhat.com>
> > Signed-off-by: Alex Williamson <alex.williamson@redhat.com>
> > ---
> >  hw/pci-bridge/gen_pcie_root_port.c |    4 ++++
> >  1 file changed, 4 insertions(+)
> > 
> > diff --git a/hw/pci-bridge/gen_pcie_root_port.c b/hw/pci-bridge/gen_pcie_root_port.c
> > index 299de429ec1e..ca5418a89dd2 100644
> > --- a/hw/pci-bridge/gen_pcie_root_port.c
> > +++ b/hw/pci-bridge/gen_pcie_root_port.c
> > @@ -124,6 +124,10 @@ static Property gen_rp_props[] = {
> >                       res_reserve.mem_pref_32, -1),
> >      DEFINE_PROP_SIZE("pref64-reserve", GenPCIERootPort,
> >                       res_reserve.mem_pref_64, -1),
> > +    DEFINE_PROP_PCIE_LINK_SPEED("x-speed", PCIESlot,
> > +                                speed, PCIE_LINK_SPEED_2_5),
> > +    DEFINE_PROP_PCIE_LINK_WIDTH("x-width", PCIESlot,
> > +                                width, PCIE_LINK_WIDTH_1),
> >      DEFINE_PROP_END_OF_LIST()
> >  };
> >    
> 
> Doesn't seem to build.
> Just where is DEFINE_PROP_PCIE_LINK_SPEED defined?

In 3/8:

diff --git a/include/hw/qdev-properties.h b/include/hw/qdev-properties.h
index 3ab9cd2eb69f..b6758c852e11 100644
--- a/include/hw/qdev-properties.h
+++ b/include/hw/qdev-properties.h
@@ -36,6 +36,8 @@ extern const PropertyInfo qdev_prop_uuid;
 extern const PropertyInfo qdev_prop_arraylen;
 extern const PropertyInfo qdev_prop_link;
 extern const PropertyInfo qdev_prop_off_auto_pcibar;
+extern const PropertyInfo qdev_prop_pcie_link_speed;
+extern const PropertyInfo qdev_prop_pcie_link_width;
 
 #define DEFINE_PROP(_name, _state, _field, _prop, _type) { \
         .name      = (_name),                                    \
@@ -217,6 +219,12 @@ extern const PropertyInfo qdev_prop_off_auto_pcibar;
 #define DEFINE_PROP_OFF_AUTO_PCIBAR(_n, _s, _f, _d) \
     DEFINE_PROP_SIGNED(_n, _s, _f, _d, qdev_prop_off_auto_pcibar, \
                         OffAutoPCIBAR)
+#define DEFINE_PROP_PCIE_LINK_SPEED(_n, _s, _f, _d) \
+    DEFINE_PROP_SIGNED(_n, _s, _f, _d, qdev_prop_pcie_link_speed, \
+                        PCIExpLinkSpeed)
+#define DEFINE_PROP_PCIE_LINK_WIDTH(_n, _s, _f, _d) \
+    DEFINE_PROP_SIGNED(_n, _s, _f, _d, qdev_prop_pcie_link_width, \
+                        PCIExpLinkWidth)
 
 #define DEFINE_PROP_UUID(_name, _state, _field) {                  \
         .name      = (_name),                                      \

Did something go wrong applying that patch?  I'll double check on my
end.  Thanks,

Alex

