0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/add_1/sim/add_1.vhd,1713125196,vhdl,,,,add_1,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd,1712929810,vhdl,,,,mult_gen_0,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sim_1/imports/new/tb_rgb2ycbcr.v,1713795505,verilog,,,,tb_rgb2ycbcr,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/register_delay.v,1711122660,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v,,register;register_delay,,,,,,,,
C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v,1713797743,verilog,,C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sim_1/imports/new/tb_rgb2ycbcr.v,,rgb2ycbcr,,,,,,,,
