// Seed: 265386459
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    output logic   id_1,
    output logic   id_2,
    input  integer id_3
);
  logic id_4;
  assign id_3 = id_1;
  assign id_3 = 1;
  generate
    assign id_1 = 1;
  endgenerate
endmodule
`define pp_1 0
