<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Faraday-Firmware: cc430f6137.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Faraday-Firmware
   &#160;<span id="projectnumber">1</span>
   </div>
   <div id="projectbrief">Firmware for the Faraday digital amateur radio</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('cc430f6137_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">cc430f6137.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ============================================================================ */</span>
<a name="l00002"></a>00002 <span class="comment">/* Copyright (c) 2015, Texas Instruments Incorporated                           */</span>
<a name="l00003"></a>00003 <span class="comment">/*  All rights reserved.                                                        */</span>
<a name="l00004"></a>00004 <span class="comment">/*                                                                              */</span>
<a name="l00005"></a>00005 <span class="comment">/*  Redistribution and use in source and binary forms, with or without          */</span>
<a name="l00006"></a>00006 <span class="comment">/*  modification, are permitted provided that the following conditions          */</span>
<a name="l00007"></a>00007 <span class="comment">/*  are met:                                                                    */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/*  *  Redistributions of source code must retain the above copyright           */</span>
<a name="l00010"></a>00010 <span class="comment">/*     notice, this list of conditions and the following disclaimer.            */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/*  *  Redistributions in binary form must reproduce the above copyright        */</span>
<a name="l00013"></a>00013 <span class="comment">/*     notice, this list of conditions and the following disclaimer in the      */</span>
<a name="l00014"></a>00014 <span class="comment">/*     documentation and/or other materials provided with the distribution.     */</span>
<a name="l00015"></a>00015 <span class="comment">/*                                                                              */</span>
<a name="l00016"></a>00016 <span class="comment">/*  *  Neither the name of Texas Instruments Incorporated nor the names of      */</span>
<a name="l00017"></a>00017 <span class="comment">/*     its contributors may be used to endorse or promote products derived      */</span>
<a name="l00018"></a>00018 <span class="comment">/*     from this software without specific prior written permission.            */</span>
<a name="l00019"></a>00019 <span class="comment">/*                                                                              */</span>
<a name="l00020"></a>00020 <span class="comment">/*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; */</span>
<a name="l00021"></a>00021 <span class="comment">/*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,       */</span>
<a name="l00022"></a>00022 <span class="comment">/*  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR      */</span>
<a name="l00023"></a>00023 <span class="comment">/*  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR            */</span>
<a name="l00024"></a>00024 <span class="comment">/*  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,       */</span>
<a name="l00025"></a>00025 <span class="comment">/*  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,         */</span>
<a name="l00026"></a>00026 <span class="comment">/*  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; */</span>
<a name="l00027"></a>00027 <span class="comment">/*  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,    */</span>
<a name="l00028"></a>00028 <span class="comment">/*  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR     */</span>
<a name="l00029"></a>00029 <span class="comment">/*  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,              */</span>
<a name="l00030"></a>00030 <span class="comment">/*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                          */</span>
<a name="l00031"></a>00031 <span class="comment">/* ============================================================================ */</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="comment">/********************************************************************</span>
<a name="l00034"></a>00034 <span class="comment">*</span>
<a name="l00035"></a>00035 <span class="comment">* Standard register and bit definitions for the Texas Instruments</span>
<a name="l00036"></a>00036 <span class="comment">* MSP430 microcontroller.</span>
<a name="l00037"></a>00037 <span class="comment">*</span>
<a name="l00038"></a>00038 <span class="comment">* This file supports assembler and C development for</span>
<a name="l00039"></a>00039 <span class="comment">* CC430x613x devices.</span>
<a name="l00040"></a>00040 <span class="comment">*</span>
<a name="l00041"></a>00041 <span class="comment">* Texas Instruments, Version 1.9</span>
<a name="l00042"></a>00042 <span class="comment">*</span>
<a name="l00043"></a>00043 <span class="comment">* Rev. 1.0, First Release</span>
<a name="l00044"></a>00044 <span class="comment">* Rev. 1.1, added TLV definitions</span>
<a name="l00045"></a>00045 <span class="comment">* Rev. 1.2, added some more DMA Trigger definitions</span>
<a name="l00046"></a>00046 <span class="comment">* Rev. 1.3, fixed LCDMEM access</span>
<a name="l00047"></a>00047 <span class="comment">* Rev. 1.4, changed RTC_A_VECTOR to RTC_VECTOR</span>
<a name="l00048"></a>00048 <span class="comment">* Rev. 1.5, clean up of Flash section</span>
<a name="l00049"></a>00049 <span class="comment">* Rev. 1.6, Changed access type of DMAxSZ registers to word only</span>
<a name="l00050"></a>00050 <span class="comment">* Rev. 1.7  Changed access type of TimerA/B registers to word only</span>
<a name="l00051"></a>00051 <span class="comment">* Rev. 1.8  Removed not available Definitions: RF1AIFIV_RFRXIFG and RF1AIFIV_TFRXIFG</span>
<a name="l00052"></a>00052 <span class="comment">* Rev. 1.9  Removed not available Definitions: CRCDIRB and CRCRESR</span>
<a name="l00053"></a>00053 <span class="comment">*</span>
<a name="l00054"></a>00054 <span class="comment">*</span>
<a name="l00055"></a>00055 <span class="comment">********************************************************************/</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#ifndef __cc430x613x</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define __cc430x613x</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="preprocessor">#define __MSP430_HEADER_VERSION__ 1173</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00064"></a>00064 <span class="preprocessor">#endif</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 
<a name="l00067"></a>00067 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l00068"></a>00068 <span class="comment">/* PERIPHERAL FILE MAP                                                        */</span>
<a name="l00069"></a>00069 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 <span class="preprocessor">#ifndef SFR_8BIT</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="comment">/* External references resolved by a device-specific linker command file */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define SFR_8BIT(address)   extern volatile unsigned char address</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define SFR_16BIT(address)  extern volatile unsigned int address</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="comment">//#define SFR_20BIT(address)  extern volatile unsigned int address</span>
<a name="l00076"></a>00076 <span class="keyword">typedef</span> void (* __SFR_FARPTR)();
<a name="l00077"></a>00077 <span class="preprocessor">#define SFR_20BIT(address) extern __SFR_FARPTR address</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define SFR_32BIT(address)  extern volatile unsigned long address</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="comment">/************************************************************</span>
<a name="l00084"></a>00084 <span class="comment">* STANDARD BITS</span>
<a name="l00085"></a>00085 <span class="comment">************************************************************/</span>
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="preprocessor">#define BIT0                   (0x0001)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define BIT1                   (0x0002)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define BIT2                   (0x0004)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define BIT3                   (0x0008)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define BIT4                   (0x0010)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define BIT5                   (0x0020)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define BIT6                   (0x0040)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define BIT7                   (0x0080)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define BIT8                   (0x0100)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define BIT9                   (0x0200)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define BITA                   (0x0400)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define BITB                   (0x0800)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define BITC                   (0x1000)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define BITD                   (0x2000)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define BITE                   (0x4000)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define BITF                   (0x8000)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="comment">/************************************************************</span>
<a name="l00105"></a>00105 <span class="comment">* STATUS REGISTER BITS</span>
<a name="l00106"></a>00106 <span class="comment">************************************************************/</span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="preprocessor">#define C                      (0x0001)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define Z                      (0x0002)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define N                      (0x0004)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define V                      (0x0100)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define GIE                    (0x0008)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define CPUOFF                 (0x0010)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define OSCOFF                 (0x0020)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define SCG0                   (0x0040)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define SCG1                   (0x0080)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 <span class="comment">/* Low Power Modes coded with Bits 4-7 in SR */</span>
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define LPM0                   (CPUOFF)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define LPM1                   (SCG0+CPUOFF)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define LPM2                   (SCG1+CPUOFF)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define LPM3                   (SCG1+SCG0+CPUOFF)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define LPM4                   (SCG1+SCG0+OSCOFF+CPUOFF)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="comment">/* End #defines for assembler */</span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="preprocessor">#else </span><span class="comment">/* Begin #defines for C */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#define LPM0_bits              (CPUOFF)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define LPM1_bits              (SCG0+CPUOFF)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define LPM2_bits              (SCG1+CPUOFF)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define LPM3_bits              (SCG1+SCG0+CPUOFF)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define LPM4_bits              (SCG1+SCG0+OSCOFF+CPUOFF)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135 <span class="preprocessor">#include &quot;in430.h&quot;</span>
<a name="l00136"></a>00136 <span class="preprocessor">#include &lt;intrinsics.h&gt;</span>
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 <span class="preprocessor">#define LPM0      __bis_SR_register(LPM0_bits)         </span><span class="comment">/* Enter Low Power Mode 0 */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define LPM0_EXIT __bic_SR_register_on_exit(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define LPM1      __bis_SR_register(LPM1_bits)         </span><span class="comment">/* Enter Low Power Mode 1 */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define LPM1_EXIT __bic_SR_register_on_exit(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define LPM2      __bis_SR_register(LPM2_bits)         </span><span class="comment">/* Enter Low Power Mode 2 */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define LPM2_EXIT __bic_SR_register_on_exit(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define LPM3      __bis_SR_register(LPM3_bits)         </span><span class="comment">/* Enter Low Power Mode 3 */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define LPM3_EXIT __bic_SR_register_on_exit(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span>
<a name="l00146"></a>00146 <span class="preprocessor">#define LPM4      __bis_SR_register(LPM4_bits)         </span><span class="comment">/* Enter Low Power Mode 4 */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define LPM4_EXIT __bic_SR_register_on_exit(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#endif </span><span class="comment">/* End #defines for C */</span>
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="comment">/************************************************************</span>
<a name="l00151"></a>00151 <span class="comment">* CPU</span>
<a name="l00152"></a>00152 <span class="comment">************************************************************/</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define __MSP430_HAS_MSP430XV2_CPU__                </span><span class="comment">/* Definition to show that it has MSP430XV2 CPU */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define __MSP430F5XX_6XX_FAMILY__</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="comment">/************************************************************</span>
<a name="l00157"></a>00157 <span class="comment">* PERIPHERAL FILE MAP</span>
<a name="l00158"></a>00158 <span class="comment">************************************************************/</span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">/************************************************************</span>
<a name="l00161"></a>00161 <span class="comment">* ADC12 PLUS</span>
<a name="l00162"></a>00162 <span class="comment">************************************************************/</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define __MSP430_HAS_ADC12_PLUS__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define __MSP430_BASEADDRESS_ADC12_PLUS__ 0x0700</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define ADC12_A_BASE           __MSP430_BASEADDRESS_ADC12_PLUS__</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 SFR_16BIT(ADC12CTL0);                         <span class="comment">/* ADC12+ Control 0 */</span>
<a name="l00168"></a>00168 SFR_8BIT(ADC12CTL0_L);                        <span class="comment">/* ADC12+ Control 0 */</span>
<a name="l00169"></a>00169 SFR_8BIT(ADC12CTL0_H);                        <span class="comment">/* ADC12+ Control 0 */</span>
<a name="l00170"></a>00170 SFR_16BIT(ADC12CTL1);                         <span class="comment">/* ADC12+ Control 1 */</span>
<a name="l00171"></a>00171 SFR_8BIT(ADC12CTL1_L);                        <span class="comment">/* ADC12+ Control 1 */</span>
<a name="l00172"></a>00172 SFR_8BIT(ADC12CTL1_H);                        <span class="comment">/* ADC12+ Control 1 */</span>
<a name="l00173"></a>00173 SFR_16BIT(ADC12CTL2);                         <span class="comment">/* ADC12+ Control 2 */</span>
<a name="l00174"></a>00174 SFR_8BIT(ADC12CTL2_L);                        <span class="comment">/* ADC12+ Control 2 */</span>
<a name="l00175"></a>00175 SFR_8BIT(ADC12CTL2_H);                        <span class="comment">/* ADC12+ Control 2 */</span>
<a name="l00176"></a>00176 SFR_16BIT(ADC12IFG);                          <span class="comment">/* ADC12+ Interrupt Flag */</span>
<a name="l00177"></a>00177 SFR_8BIT(ADC12IFG_L);                         <span class="comment">/* ADC12+ Interrupt Flag */</span>
<a name="l00178"></a>00178 SFR_8BIT(ADC12IFG_H);                         <span class="comment">/* ADC12+ Interrupt Flag */</span>
<a name="l00179"></a>00179 SFR_16BIT(ADC12IE);                           <span class="comment">/* ADC12+ Interrupt Enable */</span>
<a name="l00180"></a>00180 SFR_8BIT(ADC12IE_L);                          <span class="comment">/* ADC12+ Interrupt Enable */</span>
<a name="l00181"></a>00181 SFR_8BIT(ADC12IE_H);                          <span class="comment">/* ADC12+ Interrupt Enable */</span>
<a name="l00182"></a>00182 SFR_16BIT(ADC12IV);                           <span class="comment">/* ADC12+ Interrupt Vector Word */</span>
<a name="l00183"></a>00183 SFR_8BIT(ADC12IV_L);                          <span class="comment">/* ADC12+ Interrupt Vector Word */</span>
<a name="l00184"></a>00184 SFR_8BIT(ADC12IV_H);                          <span class="comment">/* ADC12+ Interrupt Vector Word */</span>
<a name="l00185"></a>00185 
<a name="l00186"></a>00186 SFR_16BIT(ADC12MEM0);                         <span class="comment">/* ADC12 Conversion Memory 0 */</span>
<a name="l00187"></a>00187 SFR_8BIT(ADC12MEM0_L);                        <span class="comment">/* ADC12 Conversion Memory 0 */</span>
<a name="l00188"></a>00188 SFR_8BIT(ADC12MEM0_H);                        <span class="comment">/* ADC12 Conversion Memory 0 */</span>
<a name="l00189"></a>00189 SFR_16BIT(ADC12MEM1);                         <span class="comment">/* ADC12 Conversion Memory 1 */</span>
<a name="l00190"></a>00190 SFR_8BIT(ADC12MEM1_L);                        <span class="comment">/* ADC12 Conversion Memory 1 */</span>
<a name="l00191"></a>00191 SFR_8BIT(ADC12MEM1_H);                        <span class="comment">/* ADC12 Conversion Memory 1 */</span>
<a name="l00192"></a>00192 SFR_16BIT(ADC12MEM2);                         <span class="comment">/* ADC12 Conversion Memory 2 */</span>
<a name="l00193"></a>00193 SFR_8BIT(ADC12MEM2_L);                        <span class="comment">/* ADC12 Conversion Memory 2 */</span>
<a name="l00194"></a>00194 SFR_8BIT(ADC12MEM2_H);                        <span class="comment">/* ADC12 Conversion Memory 2 */</span>
<a name="l00195"></a>00195 SFR_16BIT(ADC12MEM3);                         <span class="comment">/* ADC12 Conversion Memory 3 */</span>
<a name="l00196"></a>00196 SFR_8BIT(ADC12MEM3_L);                        <span class="comment">/* ADC12 Conversion Memory 3 */</span>
<a name="l00197"></a>00197 SFR_8BIT(ADC12MEM3_H);                        <span class="comment">/* ADC12 Conversion Memory 3 */</span>
<a name="l00198"></a>00198 SFR_16BIT(ADC12MEM4);                         <span class="comment">/* ADC12 Conversion Memory 4 */</span>
<a name="l00199"></a>00199 SFR_8BIT(ADC12MEM4_L);                        <span class="comment">/* ADC12 Conversion Memory 4 */</span>
<a name="l00200"></a>00200 SFR_8BIT(ADC12MEM4_H);                        <span class="comment">/* ADC12 Conversion Memory 4 */</span>
<a name="l00201"></a>00201 SFR_16BIT(ADC12MEM5);                         <span class="comment">/* ADC12 Conversion Memory 5 */</span>
<a name="l00202"></a>00202 SFR_8BIT(ADC12MEM5_L);                        <span class="comment">/* ADC12 Conversion Memory 5 */</span>
<a name="l00203"></a>00203 SFR_8BIT(ADC12MEM5_H);                        <span class="comment">/* ADC12 Conversion Memory 5 */</span>
<a name="l00204"></a>00204 SFR_16BIT(ADC12MEM6);                         <span class="comment">/* ADC12 Conversion Memory 6 */</span>
<a name="l00205"></a>00205 SFR_8BIT(ADC12MEM6_L);                        <span class="comment">/* ADC12 Conversion Memory 6 */</span>
<a name="l00206"></a>00206 SFR_8BIT(ADC12MEM6_H);                        <span class="comment">/* ADC12 Conversion Memory 6 */</span>
<a name="l00207"></a>00207 SFR_16BIT(ADC12MEM7);                         <span class="comment">/* ADC12 Conversion Memory 7 */</span>
<a name="l00208"></a>00208 SFR_8BIT(ADC12MEM7_L);                        <span class="comment">/* ADC12 Conversion Memory 7 */</span>
<a name="l00209"></a>00209 SFR_8BIT(ADC12MEM7_H);                        <span class="comment">/* ADC12 Conversion Memory 7 */</span>
<a name="l00210"></a>00210 SFR_16BIT(ADC12MEM8);                         <span class="comment">/* ADC12 Conversion Memory 8 */</span>
<a name="l00211"></a>00211 SFR_8BIT(ADC12MEM8_L);                        <span class="comment">/* ADC12 Conversion Memory 8 */</span>
<a name="l00212"></a>00212 SFR_8BIT(ADC12MEM8_H);                        <span class="comment">/* ADC12 Conversion Memory 8 */</span>
<a name="l00213"></a>00213 SFR_16BIT(ADC12MEM9);                         <span class="comment">/* ADC12 Conversion Memory 9 */</span>
<a name="l00214"></a>00214 SFR_8BIT(ADC12MEM9_L);                        <span class="comment">/* ADC12 Conversion Memory 9 */</span>
<a name="l00215"></a>00215 SFR_8BIT(ADC12MEM9_H);                        <span class="comment">/* ADC12 Conversion Memory 9 */</span>
<a name="l00216"></a>00216 SFR_16BIT(ADC12MEM10);                        <span class="comment">/* ADC12 Conversion Memory 10 */</span>
<a name="l00217"></a>00217 SFR_8BIT(ADC12MEM10_L);                       <span class="comment">/* ADC12 Conversion Memory 10 */</span>
<a name="l00218"></a>00218 SFR_8BIT(ADC12MEM10_H);                       <span class="comment">/* ADC12 Conversion Memory 10 */</span>
<a name="l00219"></a>00219 SFR_16BIT(ADC12MEM11);                        <span class="comment">/* ADC12 Conversion Memory 11 */</span>
<a name="l00220"></a>00220 SFR_8BIT(ADC12MEM11_L);                       <span class="comment">/* ADC12 Conversion Memory 11 */</span>
<a name="l00221"></a>00221 SFR_8BIT(ADC12MEM11_H);                       <span class="comment">/* ADC12 Conversion Memory 11 */</span>
<a name="l00222"></a>00222 SFR_16BIT(ADC12MEM12);                        <span class="comment">/* ADC12 Conversion Memory 12 */</span>
<a name="l00223"></a>00223 SFR_8BIT(ADC12MEM12_L);                       <span class="comment">/* ADC12 Conversion Memory 12 */</span>
<a name="l00224"></a>00224 SFR_8BIT(ADC12MEM12_H);                       <span class="comment">/* ADC12 Conversion Memory 12 */</span>
<a name="l00225"></a>00225 SFR_16BIT(ADC12MEM13);                        <span class="comment">/* ADC12 Conversion Memory 13 */</span>
<a name="l00226"></a>00226 SFR_8BIT(ADC12MEM13_L);                       <span class="comment">/* ADC12 Conversion Memory 13 */</span>
<a name="l00227"></a>00227 SFR_8BIT(ADC12MEM13_H);                       <span class="comment">/* ADC12 Conversion Memory 13 */</span>
<a name="l00228"></a>00228 SFR_16BIT(ADC12MEM14);                        <span class="comment">/* ADC12 Conversion Memory 14 */</span>
<a name="l00229"></a>00229 SFR_8BIT(ADC12MEM14_L);                       <span class="comment">/* ADC12 Conversion Memory 14 */</span>
<a name="l00230"></a>00230 SFR_8BIT(ADC12MEM14_H);                       <span class="comment">/* ADC12 Conversion Memory 14 */</span>
<a name="l00231"></a>00231 SFR_16BIT(ADC12MEM15);                        <span class="comment">/* ADC12 Conversion Memory 15 */</span>
<a name="l00232"></a>00232 SFR_8BIT(ADC12MEM15_L);                       <span class="comment">/* ADC12 Conversion Memory 15 */</span>
<a name="l00233"></a>00233 SFR_8BIT(ADC12MEM15_H);                       <span class="comment">/* ADC12 Conversion Memory 15 */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define ADC12MEM_              ADC12MEM       </span><span class="comment">/* ADC12 Conversion Memory */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#ifdef __ASM_HEADER__</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM               ADC12MEM0      </span><span class="comment">/* ADC12 Conversion Memory (for assembler) */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#else</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define ADC12MEM               ((int*)        &amp;ADC12MEM0) </span><span class="comment">/* ADC12 Conversion Memory (for C) */</span>
<a name="l00239"></a>00239 <span class="preprocessor">#endif</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>
<a name="l00241"></a>00241 SFR_8BIT(ADC12MCTL0);                         <span class="comment">/* ADC12 Memory Control 0 */</span>
<a name="l00242"></a>00242 SFR_8BIT(ADC12MCTL1);                         <span class="comment">/* ADC12 Memory Control 1 */</span>
<a name="l00243"></a>00243 SFR_8BIT(ADC12MCTL2);                         <span class="comment">/* ADC12 Memory Control 2 */</span>
<a name="l00244"></a>00244 SFR_8BIT(ADC12MCTL3);                         <span class="comment">/* ADC12 Memory Control 3 */</span>
<a name="l00245"></a>00245 SFR_8BIT(ADC12MCTL4);                         <span class="comment">/* ADC12 Memory Control 4 */</span>
<a name="l00246"></a>00246 SFR_8BIT(ADC12MCTL5);                         <span class="comment">/* ADC12 Memory Control 5 */</span>
<a name="l00247"></a>00247 SFR_8BIT(ADC12MCTL6);                         <span class="comment">/* ADC12 Memory Control 6 */</span>
<a name="l00248"></a>00248 SFR_8BIT(ADC12MCTL7);                         <span class="comment">/* ADC12 Memory Control 7 */</span>
<a name="l00249"></a>00249 SFR_8BIT(ADC12MCTL8);                         <span class="comment">/* ADC12 Memory Control 8 */</span>
<a name="l00250"></a>00250 SFR_8BIT(ADC12MCTL9);                         <span class="comment">/* ADC12 Memory Control 9 */</span>
<a name="l00251"></a>00251 SFR_8BIT(ADC12MCTL10);                        <span class="comment">/* ADC12 Memory Control 10 */</span>
<a name="l00252"></a>00252 SFR_8BIT(ADC12MCTL11);                        <span class="comment">/* ADC12 Memory Control 11 */</span>
<a name="l00253"></a>00253 SFR_8BIT(ADC12MCTL12);                        <span class="comment">/* ADC12 Memory Control 12 */</span>
<a name="l00254"></a>00254 SFR_8BIT(ADC12MCTL13);                        <span class="comment">/* ADC12 Memory Control 13 */</span>
<a name="l00255"></a>00255 SFR_8BIT(ADC12MCTL14);                        <span class="comment">/* ADC12 Memory Control 14 */</span>
<a name="l00256"></a>00256 SFR_8BIT(ADC12MCTL15);                        <span class="comment">/* ADC12 Memory Control 15 */</span>
<a name="l00257"></a>00257 <span class="preprocessor">#define ADC12MCTL_             ADC12MCTL      </span><span class="comment">/* ADC12 Memory Control */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#ifdef __ASM_HEADER__</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL              ADC12MCTL0     </span><span class="comment">/* ADC12 Memory Control (for assembler) */</span>
<a name="l00260"></a>00260 <span class="preprocessor">#else</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define ADC12MCTL              ((char*)       &amp;ADC12MCTL0) </span><span class="comment">/* ADC12 Memory Control (for C) */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#endif</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="comment">/* ADC12CTL0 Control Bits */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define ADC12SC                (0x0001)       </span><span class="comment">/* ADC12 Start Conversion */</span>
<a name="l00266"></a>00266 <span class="preprocessor">#define ADC12ENC               (0x0002)       </span><span class="comment">/* ADC12 Enable Conversion */</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define ADC12TOVIE             (0x0004)       </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define ADC12OVIE              (0x0008)       </span><span class="comment">/* ADC12 Overflow interrupt enable */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define ADC12ON                (0x0010)       </span><span class="comment">/* ADC12 On/enable */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define ADC12REFON             (0x0020)       </span><span class="comment">/* ADC12 Reference on */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define ADC12REF2_5V           (0x0040)       </span><span class="comment">/* ADC12 Ref 0:1.5V / 1:2.5V */</span>
<a name="l00272"></a>00272 <span class="preprocessor">#define ADC12MSC               (0x0080)       </span><span class="comment">/* ADC12 Multiple SampleConversion */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define ADC12SHT00             (0x0100)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define ADC12SHT01             (0x0200)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define ADC12SHT02             (0x0400)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span>
<a name="l00276"></a>00276 <span class="preprocessor">#define ADC12SHT03             (0x0800)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define ADC12SHT10             (0x1000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define ADC12SHT11             (0x2000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span>
<a name="l00279"></a>00279 <span class="preprocessor">#define ADC12SHT12             (0x4000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define ADC12SHT13             (0x8000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span>
<a name="l00281"></a>00281 
<a name="l00282"></a>00282 <span class="comment">/* ADC12CTL0 Control Bits */</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define ADC12SC_L              (0x0001)       </span><span class="comment">/* ADC12 Start Conversion */</span>
<a name="l00284"></a>00284 <span class="preprocessor">#define ADC12ENC_L             (0x0002)       </span><span class="comment">/* ADC12 Enable Conversion */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define ADC12TOVIE_L           (0x0004)       </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define ADC12OVIE_L            (0x0008)       </span><span class="comment">/* ADC12 Overflow interrupt enable */</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define ADC12ON_L              (0x0010)       </span><span class="comment">/* ADC12 On/enable */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define ADC12REFON_L           (0x0020)       </span><span class="comment">/* ADC12 Reference on */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define ADC12REF2_5V_L         (0x0040)       </span><span class="comment">/* ADC12 Ref 0:1.5V / 1:2.5V */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#define ADC12MSC_L             (0x0080)       </span><span class="comment">/* ADC12 Multiple SampleConversion */</span>
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 <span class="comment">/* ADC12CTL0 Control Bits */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define ADC12SHT00_H           (0x0001)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span>
<a name="l00294"></a>00294 <span class="preprocessor">#define ADC12SHT01_H           (0x0002)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define ADC12SHT02_H           (0x0004)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define ADC12SHT03_H           (0x0008)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define ADC12SHT10_H           (0x0010)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define ADC12SHT11_H           (0x0020)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define ADC12SHT12_H           (0x0040)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span>
<a name="l00300"></a>00300 <span class="preprocessor">#define ADC12SHT13_H           (0x0080)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span>
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 <span class="preprocessor">#define ADC12SHT0_0            (0*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span>
<a name="l00303"></a>00303 <span class="preprocessor">#define ADC12SHT0_1            (1*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span>
<a name="l00304"></a>00304 <span class="preprocessor">#define ADC12SHT0_2            (2*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span>
<a name="l00305"></a>00305 <span class="preprocessor">#define ADC12SHT0_3            (3*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define ADC12SHT0_4            (4*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 4 */</span>
<a name="l00307"></a>00307 <span class="preprocessor">#define ADC12SHT0_5            (5*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 5 */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#define ADC12SHT0_6            (6*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 6 */</span>
<a name="l00309"></a>00309 <span class="preprocessor">#define ADC12SHT0_7            (7*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 7 */</span>
<a name="l00310"></a>00310 <span class="preprocessor">#define ADC12SHT0_8            (8*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 8 */</span>
<a name="l00311"></a>00311 <span class="preprocessor">#define ADC12SHT0_9            (9*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 9 */</span>
<a name="l00312"></a>00312 <span class="preprocessor">#define ADC12SHT0_10           (10*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 10 */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define ADC12SHT0_11           (11*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 11 */</span>
<a name="l00314"></a>00314 <span class="preprocessor">#define ADC12SHT0_12           (12*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 12 */</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define ADC12SHT0_13           (13*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 13 */</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define ADC12SHT0_14           (14*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 14 */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#define ADC12SHT0_15           (15*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 15 */</span>
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <span class="preprocessor">#define ADC12SHT1_0            (0*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span>
<a name="l00320"></a>00320 <span class="preprocessor">#define ADC12SHT1_1            (1*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define ADC12SHT1_2            (2*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span>
<a name="l00322"></a>00322 <span class="preprocessor">#define ADC12SHT1_3            (3*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define ADC12SHT1_4            (4*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 4 */</span>
<a name="l00324"></a>00324 <span class="preprocessor">#define ADC12SHT1_5            (5*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 5 */</span>
<a name="l00325"></a>00325 <span class="preprocessor">#define ADC12SHT1_6            (6*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 6 */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define ADC12SHT1_7            (7*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 7 */</span>
<a name="l00327"></a>00327 <span class="preprocessor">#define ADC12SHT1_8            (8*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 8 */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define ADC12SHT1_9            (9*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 9 */</span>
<a name="l00329"></a>00329 <span class="preprocessor">#define ADC12SHT1_10           (10*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 10 */</span>
<a name="l00330"></a>00330 <span class="preprocessor">#define ADC12SHT1_11           (11*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 11 */</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define ADC12SHT1_12           (12*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 12 */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#define ADC12SHT1_13           (13*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 13 */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define ADC12SHT1_14           (14*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 14 */</span>
<a name="l00334"></a>00334 <span class="preprocessor">#define ADC12SHT1_15           (15*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 15 */</span>
<a name="l00335"></a>00335 
<a name="l00336"></a>00336 <span class="comment">/* ADC12CTL1 Control Bits */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define ADC12BUSY              (0x0001)       </span><span class="comment">/* ADC12 Busy */</span>
<a name="l00338"></a>00338 <span class="preprocessor">#define ADC12CONSEQ0           (0x0002)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span>
<a name="l00339"></a>00339 <span class="preprocessor">#define ADC12CONSEQ1           (0x0004)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define ADC12SSEL0             (0x0008)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span>
<a name="l00341"></a>00341 <span class="preprocessor">#define ADC12SSEL1             (0x0010)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#define ADC12DIV0              (0x0020)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span>
<a name="l00343"></a>00343 <span class="preprocessor">#define ADC12DIV1              (0x0040)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define ADC12DIV2              (0x0080)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span>
<a name="l00345"></a>00345 <span class="preprocessor">#define ADC12ISSH              (0x0100)       </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span>
<a name="l00346"></a>00346 <span class="preprocessor">#define ADC12SHP               (0x0200)       </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#define ADC12SHS0              (0x0400)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span>
<a name="l00348"></a>00348 <span class="preprocessor">#define ADC12SHS1              (0x0800)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#define ADC12CSTARTADD0        (0x1000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define ADC12CSTARTADD1        (0x2000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span>
<a name="l00351"></a>00351 <span class="preprocessor">#define ADC12CSTARTADD2        (0x4000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span>
<a name="l00352"></a>00352 <span class="preprocessor">#define ADC12CSTARTADD3        (0x8000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span>
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 <span class="comment">/* ADC12CTL1 Control Bits */</span>
<a name="l00355"></a>00355 <span class="preprocessor">#define ADC12BUSY_L            (0x0001)       </span><span class="comment">/* ADC12 Busy */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#define ADC12CONSEQ0_L         (0x0002)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span>
<a name="l00357"></a>00357 <span class="preprocessor">#define ADC12CONSEQ1_L         (0x0004)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span>
<a name="l00358"></a>00358 <span class="preprocessor">#define ADC12SSEL0_L           (0x0008)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span>
<a name="l00359"></a>00359 <span class="preprocessor">#define ADC12SSEL1_L           (0x0010)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span>
<a name="l00360"></a>00360 <span class="preprocessor">#define ADC12DIV0_L            (0x0020)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span>
<a name="l00361"></a>00361 <span class="preprocessor">#define ADC12DIV1_L            (0x0040)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define ADC12DIV2_L            (0x0080)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span>
<a name="l00363"></a>00363 
<a name="l00364"></a>00364 <span class="comment">/* ADC12CTL1 Control Bits */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define ADC12ISSH_H            (0x0001)       </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#define ADC12SHP_H             (0x0002)       </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span>
<a name="l00367"></a>00367 <span class="preprocessor">#define ADC12SHS0_H            (0x0004)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#define ADC12SHS1_H            (0x0008)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span>
<a name="l00369"></a>00369 <span class="preprocessor">#define ADC12CSTARTADD0_H      (0x0010)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span>
<a name="l00370"></a>00370 <span class="preprocessor">#define ADC12CSTARTADD1_H      (0x0020)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define ADC12CSTARTADD2_H      (0x0040)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#define ADC12CSTARTADD3_H      (0x0080)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span>
<a name="l00373"></a>00373 
<a name="l00374"></a>00374 <span class="preprocessor">#define ADC12CONSEQ_0          (0*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 0 */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define ADC12CONSEQ_1          (1*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 1 */</span>
<a name="l00376"></a>00376 <span class="preprocessor">#define ADC12CONSEQ_2          (2*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 2 */</span>
<a name="l00377"></a>00377 <span class="preprocessor">#define ADC12CONSEQ_3          (3*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 3 */</span>
<a name="l00378"></a>00378 
<a name="l00379"></a>00379 <span class="preprocessor">#define ADC12SSEL_0            (0*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 0 */</span>
<a name="l00380"></a>00380 <span class="preprocessor">#define ADC12SSEL_1            (1*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 1 */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#define ADC12SSEL_2            (2*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 2 */</span>
<a name="l00382"></a>00382 <span class="preprocessor">#define ADC12SSEL_3            (3*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 3 */</span>
<a name="l00383"></a>00383 
<a name="l00384"></a>00384 <span class="preprocessor">#define ADC12DIV_0             (0*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 0 */</span>
<a name="l00385"></a>00385 <span class="preprocessor">#define ADC12DIV_1             (1*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 1 */</span>
<a name="l00386"></a>00386 <span class="preprocessor">#define ADC12DIV_2             (2*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 2 */</span>
<a name="l00387"></a>00387 <span class="preprocessor">#define ADC12DIV_3             (3*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 3 */</span>
<a name="l00388"></a>00388 <span class="preprocessor">#define ADC12DIV_4             (4*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 4 */</span>
<a name="l00389"></a>00389 <span class="preprocessor">#define ADC12DIV_5             (5*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 5 */</span>
<a name="l00390"></a>00390 <span class="preprocessor">#define ADC12DIV_6             (6*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 6 */</span>
<a name="l00391"></a>00391 <span class="preprocessor">#define ADC12DIV_7             (7*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 7 */</span>
<a name="l00392"></a>00392 
<a name="l00393"></a>00393 <span class="preprocessor">#define ADC12SHS_0             (0*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 0 */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define ADC12SHS_1             (1*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 1 */</span>
<a name="l00395"></a>00395 <span class="preprocessor">#define ADC12SHS_2             (2*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 2 */</span>
<a name="l00396"></a>00396 <span class="preprocessor">#define ADC12SHS_3             (3*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 3 */</span>
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 <span class="preprocessor">#define ADC12CSTARTADD_0       (0*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 0 */</span>
<a name="l00399"></a>00399 <span class="preprocessor">#define ADC12CSTARTADD_1       (1*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 1 */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define ADC12CSTARTADD_2       (2*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 2 */</span>
<a name="l00401"></a>00401 <span class="preprocessor">#define ADC12CSTARTADD_3       (3*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 3 */</span>
<a name="l00402"></a>00402 <span class="preprocessor">#define ADC12CSTARTADD_4       (4*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 4 */</span>
<a name="l00403"></a>00403 <span class="preprocessor">#define ADC12CSTARTADD_5       (5*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 5 */</span>
<a name="l00404"></a>00404 <span class="preprocessor">#define ADC12CSTARTADD_6       (6*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 6 */</span>
<a name="l00405"></a>00405 <span class="preprocessor">#define ADC12CSTARTADD_7       (7*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 7 */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#define ADC12CSTARTADD_8       (8*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 8 */</span>
<a name="l00407"></a>00407 <span class="preprocessor">#define ADC12CSTARTADD_9       (9*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 9 */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#define ADC12CSTARTADD_10      (10*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 10 */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#define ADC12CSTARTADD_11      (11*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 11 */</span>
<a name="l00410"></a>00410 <span class="preprocessor">#define ADC12CSTARTADD_12      (12*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 12 */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define ADC12CSTARTADD_13      (13*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 13 */</span>
<a name="l00412"></a>00412 <span class="preprocessor">#define ADC12CSTARTADD_14      (14*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 14 */</span>
<a name="l00413"></a>00413 <span class="preprocessor">#define ADC12CSTARTADD_15      (15*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 15 */</span>
<a name="l00414"></a>00414 
<a name="l00415"></a>00415 <span class="comment">/* ADC12CTL2 Control Bits */</span>
<a name="l00416"></a>00416 <span class="preprocessor">#define ADC12REFBURST          (0x0001)       </span><span class="comment">/* ADC12+ Reference Burst */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define ADC12REFOUT            (0x0002)       </span><span class="comment">/* ADC12+ Reference Out */</span>
<a name="l00418"></a>00418 <span class="preprocessor">#define ADC12SR                (0x0004)       </span><span class="comment">/* ADC12+ Sampling Rate */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define ADC12DF                (0x0008)       </span><span class="comment">/* ADC12+ Data Format */</span>
<a name="l00420"></a>00420 <span class="preprocessor">#define ADC12RES0              (0x0010)       </span><span class="comment">/* ADC12+ Resolution Bit: 0 */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#define ADC12RES1              (0x0020)       </span><span class="comment">/* ADC12+ Resolution Bit: 1 */</span>
<a name="l00422"></a>00422 <span class="preprocessor">#define ADC12TCOFF             (0x0080)       </span><span class="comment">/* ADC12+ Temperature Sensor Off */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#define ADC12PDIV              (0x0100)       </span><span class="comment">/* ADC12+ predivider 0:/1   1:/4 */</span>
<a name="l00424"></a>00424 
<a name="l00425"></a>00425 <span class="comment">/* ADC12CTL2 Control Bits */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define ADC12REFBURST_L        (0x0001)       </span><span class="comment">/* ADC12+ Reference Burst */</span>
<a name="l00427"></a>00427 <span class="preprocessor">#define ADC12REFOUT_L          (0x0002)       </span><span class="comment">/* ADC12+ Reference Out */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#define ADC12SR_L              (0x0004)       </span><span class="comment">/* ADC12+ Sampling Rate */</span>
<a name="l00429"></a>00429 <span class="preprocessor">#define ADC12DF_L              (0x0008)       </span><span class="comment">/* ADC12+ Data Format */</span>
<a name="l00430"></a>00430 <span class="preprocessor">#define ADC12RES0_L            (0x0010)       </span><span class="comment">/* ADC12+ Resolution Bit: 0 */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#define ADC12RES1_L            (0x0020)       </span><span class="comment">/* ADC12+ Resolution Bit: 1 */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define ADC12TCOFF_L           (0x0080)       </span><span class="comment">/* ADC12+ Temperature Sensor Off */</span>
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 <span class="comment">/* ADC12CTL2 Control Bits */</span>
<a name="l00435"></a>00435 <span class="preprocessor">#define ADC12PDIV_H            (0x0001)       </span><span class="comment">/* ADC12+ predivider 0:/1   1:/4 */</span>
<a name="l00436"></a>00436 
<a name="l00437"></a>00437 <span class="preprocessor">#define ADC12RES_0             (0x0000)       </span><span class="comment">/* ADC12+ Resolution : 8 Bit */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define ADC12RES_1             (0x0010)       </span><span class="comment">/* ADC12+ Resolution : 10 Bit */</span>
<a name="l00439"></a>00439 <span class="preprocessor">#define ADC12RES_2             (0x0020)       </span><span class="comment">/* ADC12+ Resolution : 12 Bit */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define ADC12RES_3             (0x0030)       </span><span class="comment">/* ADC12+ Resolution : reserved */</span>
<a name="l00441"></a>00441 
<a name="l00442"></a>00442 <span class="comment">/* ADC12MCTLx Control Bits */</span>
<a name="l00443"></a>00443 <span class="preprocessor">#define ADC12INCH0             (0x0001)       </span><span class="comment">/* ADC12 Input Channel Select Bit 0 */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#define ADC12INCH1             (0x0002)       </span><span class="comment">/* ADC12 Input Channel Select Bit 1 */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#define ADC12INCH2             (0x0004)       </span><span class="comment">/* ADC12 Input Channel Select Bit 2 */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#define ADC12INCH3             (0x0008)       </span><span class="comment">/* ADC12 Input Channel Select Bit 3 */</span>
<a name="l00447"></a>00447 <span class="preprocessor">#define ADC12SREF0             (0x0010)       </span><span class="comment">/* ADC12 Select Reference Bit 0 */</span>
<a name="l00448"></a>00448 <span class="preprocessor">#define ADC12SREF1             (0x0020)       </span><span class="comment">/* ADC12 Select Reference Bit 1 */</span>
<a name="l00449"></a>00449 <span class="preprocessor">#define ADC12SREF2             (0x0040)       </span><span class="comment">/* ADC12 Select Reference Bit 2 */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define ADC12EOS               (0x0080)       </span><span class="comment">/* ADC12 End of Sequence */</span>
<a name="l00451"></a>00451 
<a name="l00452"></a>00452 <span class="preprocessor">#define ADC12INCH_0            (0x0000)       </span><span class="comment">/* ADC12 Input Channel 0 */</span>
<a name="l00453"></a>00453 <span class="preprocessor">#define ADC12INCH_1            (0x0001)       </span><span class="comment">/* ADC12 Input Channel 1 */</span>
<a name="l00454"></a>00454 <span class="preprocessor">#define ADC12INCH_2            (0x0002)       </span><span class="comment">/* ADC12 Input Channel 2 */</span>
<a name="l00455"></a>00455 <span class="preprocessor">#define ADC12INCH_3            (0x0003)       </span><span class="comment">/* ADC12 Input Channel 3 */</span>
<a name="l00456"></a>00456 <span class="preprocessor">#define ADC12INCH_4            (0x0004)       </span><span class="comment">/* ADC12 Input Channel 4 */</span>
<a name="l00457"></a>00457 <span class="preprocessor">#define ADC12INCH_5            (0x0005)       </span><span class="comment">/* ADC12 Input Channel 5 */</span>
<a name="l00458"></a>00458 <span class="preprocessor">#define ADC12INCH_6            (0x0006)       </span><span class="comment">/* ADC12 Input Channel 6 */</span>
<a name="l00459"></a>00459 <span class="preprocessor">#define ADC12INCH_7            (0x0007)       </span><span class="comment">/* ADC12 Input Channel 7 */</span>
<a name="l00460"></a>00460 <span class="preprocessor">#define ADC12INCH_8            (0x0008)       </span><span class="comment">/* ADC12 Input Channel 8 */</span>
<a name="l00461"></a>00461 <span class="preprocessor">#define ADC12INCH_9            (0x0009)       </span><span class="comment">/* ADC12 Input Channel 9 */</span>
<a name="l00462"></a>00462 <span class="preprocessor">#define ADC12INCH_10           (0x000A)       </span><span class="comment">/* ADC12 Input Channel 10 */</span>
<a name="l00463"></a>00463 <span class="preprocessor">#define ADC12INCH_11           (0x000B)       </span><span class="comment">/* ADC12 Input Channel 11 */</span>
<a name="l00464"></a>00464 <span class="preprocessor">#define ADC12INCH_12           (0x000C)       </span><span class="comment">/* ADC12 Input Channel 12 */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#define ADC12INCH_13           (0x000D)       </span><span class="comment">/* ADC12 Input Channel 13 */</span>
<a name="l00466"></a>00466 <span class="preprocessor">#define ADC12INCH_14           (0x000E)       </span><span class="comment">/* ADC12 Input Channel 14 */</span>
<a name="l00467"></a>00467 <span class="preprocessor">#define ADC12INCH_15           (0x000F)       </span><span class="comment">/* ADC12 Input Channel 15 */</span>
<a name="l00468"></a>00468 
<a name="l00469"></a>00469 <span class="preprocessor">#define ADC12SREF_0            (0*0x10u)      </span><span class="comment">/* ADC12 Select Reference 0 */</span>
<a name="l00470"></a>00470 <span class="preprocessor">#define ADC12SREF_1            (1*0x10u)      </span><span class="comment">/* ADC12 Select Reference 1 */</span>
<a name="l00471"></a>00471 <span class="preprocessor">#define ADC12SREF_2            (2*0x10u)      </span><span class="comment">/* ADC12 Select Reference 2 */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#define ADC12SREF_3            (3*0x10u)      </span><span class="comment">/* ADC12 Select Reference 3 */</span>
<a name="l00473"></a>00473 <span class="preprocessor">#define ADC12SREF_4            (4*0x10u)      </span><span class="comment">/* ADC12 Select Reference 4 */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#define ADC12SREF_5            (5*0x10u)      </span><span class="comment">/* ADC12 Select Reference 5 */</span>
<a name="l00475"></a>00475 <span class="preprocessor">#define ADC12SREF_6            (6*0x10u)      </span><span class="comment">/* ADC12 Select Reference 6 */</span>
<a name="l00476"></a>00476 <span class="preprocessor">#define ADC12SREF_7            (7*0x10u)      </span><span class="comment">/* ADC12 Select Reference 7 */</span>
<a name="l00477"></a>00477 
<a name="l00478"></a>00478 <span class="preprocessor">#define ADC12IE0               (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span>
<a name="l00479"></a>00479 <span class="preprocessor">#define ADC12IE1               (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span>
<a name="l00480"></a>00480 <span class="preprocessor">#define ADC12IE2               (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span>
<a name="l00481"></a>00481 <span class="preprocessor">#define ADC12IE3               (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span>
<a name="l00482"></a>00482 <span class="preprocessor">#define ADC12IE4               (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span>
<a name="l00483"></a>00483 <span class="preprocessor">#define ADC12IE5               (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span>
<a name="l00484"></a>00484 <span class="preprocessor">#define ADC12IE6               (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span>
<a name="l00485"></a>00485 <span class="preprocessor">#define ADC12IE7               (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span>
<a name="l00486"></a>00486 <span class="preprocessor">#define ADC12IE8               (0x0100)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#define ADC12IE9               (0x0200)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span>
<a name="l00488"></a>00488 <span class="preprocessor">#define ADC12IE10              (0x0400)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span>
<a name="l00489"></a>00489 <span class="preprocessor">#define ADC12IE11              (0x0800)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span>
<a name="l00490"></a>00490 <span class="preprocessor">#define ADC12IE12              (0x1000)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span>
<a name="l00491"></a>00491 <span class="preprocessor">#define ADC12IE13              (0x2000)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span>
<a name="l00492"></a>00492 <span class="preprocessor">#define ADC12IE14              (0x4000)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#define ADC12IE15              (0x8000)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span>
<a name="l00494"></a>00494 
<a name="l00495"></a>00495 <span class="preprocessor">#define ADC12IE0_L             (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span>
<a name="l00496"></a>00496 <span class="preprocessor">#define ADC12IE1_L             (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span>
<a name="l00497"></a>00497 <span class="preprocessor">#define ADC12IE2_L             (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define ADC12IE3_L             (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span>
<a name="l00499"></a>00499 <span class="preprocessor">#define ADC12IE4_L             (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span>
<a name="l00500"></a>00500 <span class="preprocessor">#define ADC12IE5_L             (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span>
<a name="l00501"></a>00501 <span class="preprocessor">#define ADC12IE6_L             (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span>
<a name="l00502"></a>00502 <span class="preprocessor">#define ADC12IE7_L             (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span>
<a name="l00503"></a>00503 
<a name="l00504"></a>00504 <span class="preprocessor">#define ADC12IE8_H             (0x0001)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span>
<a name="l00505"></a>00505 <span class="preprocessor">#define ADC12IE9_H             (0x0002)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define ADC12IE10_H            (0x0004)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span>
<a name="l00507"></a>00507 <span class="preprocessor">#define ADC12IE11_H            (0x0008)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span>
<a name="l00508"></a>00508 <span class="preprocessor">#define ADC12IE12_H            (0x0010)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span>
<a name="l00509"></a>00509 <span class="preprocessor">#define ADC12IE13_H            (0x0020)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span>
<a name="l00510"></a>00510 <span class="preprocessor">#define ADC12IE14_H            (0x0040)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span>
<a name="l00511"></a>00511 <span class="preprocessor">#define ADC12IE15_H            (0x0080)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span>
<a name="l00512"></a>00512 
<a name="l00513"></a>00513 <span class="preprocessor">#define ADC12IFG0              (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span>
<a name="l00514"></a>00514 <span class="preprocessor">#define ADC12IFG1              (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span>
<a name="l00515"></a>00515 <span class="preprocessor">#define ADC12IFG2              (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span>
<a name="l00516"></a>00516 <span class="preprocessor">#define ADC12IFG3              (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span>
<a name="l00517"></a>00517 <span class="preprocessor">#define ADC12IFG4              (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span>
<a name="l00518"></a>00518 <span class="preprocessor">#define ADC12IFG5              (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span>
<a name="l00519"></a>00519 <span class="preprocessor">#define ADC12IFG6              (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span>
<a name="l00520"></a>00520 <span class="preprocessor">#define ADC12IFG7              (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span>
<a name="l00521"></a>00521 <span class="preprocessor">#define ADC12IFG8              (0x0100)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span>
<a name="l00522"></a>00522 <span class="preprocessor">#define ADC12IFG9              (0x0200)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span>
<a name="l00523"></a>00523 <span class="preprocessor">#define ADC12IFG10             (0x0400)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span>
<a name="l00524"></a>00524 <span class="preprocessor">#define ADC12IFG11             (0x0800)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span>
<a name="l00525"></a>00525 <span class="preprocessor">#define ADC12IFG12             (0x1000)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span>
<a name="l00526"></a>00526 <span class="preprocessor">#define ADC12IFG13             (0x2000)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span>
<a name="l00527"></a>00527 <span class="preprocessor">#define ADC12IFG14             (0x4000)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span>
<a name="l00528"></a>00528 <span class="preprocessor">#define ADC12IFG15             (0x8000)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span>
<a name="l00529"></a>00529 
<a name="l00530"></a>00530 <span class="preprocessor">#define ADC12IFG0_L            (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span>
<a name="l00531"></a>00531 <span class="preprocessor">#define ADC12IFG1_L            (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span>
<a name="l00532"></a>00532 <span class="preprocessor">#define ADC12IFG2_L            (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span>
<a name="l00533"></a>00533 <span class="preprocessor">#define ADC12IFG3_L            (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span>
<a name="l00534"></a>00534 <span class="preprocessor">#define ADC12IFG4_L            (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#define ADC12IFG5_L            (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span>
<a name="l00536"></a>00536 <span class="preprocessor">#define ADC12IFG6_L            (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span>
<a name="l00537"></a>00537 <span class="preprocessor">#define ADC12IFG7_L            (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span>
<a name="l00538"></a>00538 
<a name="l00539"></a>00539 <span class="preprocessor">#define ADC12IFG8_H            (0x0001)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span>
<a name="l00540"></a>00540 <span class="preprocessor">#define ADC12IFG9_H            (0x0002)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#define ADC12IFG10_H           (0x0004)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span>
<a name="l00542"></a>00542 <span class="preprocessor">#define ADC12IFG11_H           (0x0008)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span>
<a name="l00543"></a>00543 <span class="preprocessor">#define ADC12IFG12_H           (0x0010)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span>
<a name="l00544"></a>00544 <span class="preprocessor">#define ADC12IFG13_H           (0x0020)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span>
<a name="l00545"></a>00545 <span class="preprocessor">#define ADC12IFG14_H           (0x0040)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span>
<a name="l00546"></a>00546 <span class="preprocessor">#define ADC12IFG15_H           (0x0080)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span>
<a name="l00547"></a>00547 
<a name="l00548"></a>00548 <span class="comment">/* ADC12IV Definitions */</span>
<a name="l00549"></a>00549 <span class="preprocessor">#define ADC12IV_NONE           (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#define ADC12IV_ADC12OVIFG     (0x0002)       </span><span class="comment">/* ADC12OVIFG */</span>
<a name="l00551"></a>00551 <span class="preprocessor">#define ADC12IV_ADC12TOVIFG    (0x0004)       </span><span class="comment">/* ADC12TOVIFG */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#define ADC12IV_ADC12IFG0      (0x0006)       </span><span class="comment">/* ADC12IFG0 */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define ADC12IV_ADC12IFG1      (0x0008)       </span><span class="comment">/* ADC12IFG1 */</span>
<a name="l00554"></a>00554 <span class="preprocessor">#define ADC12IV_ADC12IFG2      (0x000A)       </span><span class="comment">/* ADC12IFG2 */</span>
<a name="l00555"></a>00555 <span class="preprocessor">#define ADC12IV_ADC12IFG3      (0x000C)       </span><span class="comment">/* ADC12IFG3 */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define ADC12IV_ADC12IFG4      (0x000E)       </span><span class="comment">/* ADC12IFG4 */</span>
<a name="l00557"></a>00557 <span class="preprocessor">#define ADC12IV_ADC12IFG5      (0x0010)       </span><span class="comment">/* ADC12IFG5 */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define ADC12IV_ADC12IFG6      (0x0012)       </span><span class="comment">/* ADC12IFG6 */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define ADC12IV_ADC12IFG7      (0x0014)       </span><span class="comment">/* ADC12IFG7 */</span>
<a name="l00560"></a>00560 <span class="preprocessor">#define ADC12IV_ADC12IFG8      (0x0016)       </span><span class="comment">/* ADC12IFG8 */</span>
<a name="l00561"></a>00561 <span class="preprocessor">#define ADC12IV_ADC12IFG9      (0x0018)       </span><span class="comment">/* ADC12IFG9 */</span>
<a name="l00562"></a>00562 <span class="preprocessor">#define ADC12IV_ADC12IFG10     (0x001A)       </span><span class="comment">/* ADC12IFG10 */</span>
<a name="l00563"></a>00563 <span class="preprocessor">#define ADC12IV_ADC12IFG11     (0x001C)       </span><span class="comment">/* ADC12IFG11 */</span>
<a name="l00564"></a>00564 <span class="preprocessor">#define ADC12IV_ADC12IFG12     (0x001E)       </span><span class="comment">/* ADC12IFG12 */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define ADC12IV_ADC12IFG13     (0x0020)       </span><span class="comment">/* ADC12IFG13 */</span>
<a name="l00566"></a>00566 <span class="preprocessor">#define ADC12IV_ADC12IFG14     (0x0022)       </span><span class="comment">/* ADC12IFG14 */</span>
<a name="l00567"></a>00567 <span class="preprocessor">#define ADC12IV_ADC12IFG15     (0x0024)       </span><span class="comment">/* ADC12IFG15 */</span>
<a name="l00568"></a>00568 
<a name="l00569"></a>00569 <span class="comment">/************************************************************</span>
<a name="l00570"></a>00570 <span class="comment">* AES Accelerator</span>
<a name="l00571"></a>00571 <span class="comment">************************************************************/</span>
<a name="l00572"></a>00572 <span class="preprocessor">#define __MSP430_HAS_AES__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l00573"></a>00573 <span class="preprocessor">#define __MSP430_BASEADDRESS_AES__ 0x09C0</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#define AES_BASE               __MSP430_BASEADDRESS_AES__</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span>
<a name="l00576"></a>00576 SFR_16BIT(AESACTL0);                          <span class="comment">/* AES accelerator control register 0 */</span>
<a name="l00577"></a>00577 SFR_8BIT(AESACTL0_L);                         <span class="comment">/* AES accelerator control register 0 */</span>
<a name="l00578"></a>00578 SFR_8BIT(AESACTL0_H);                         <span class="comment">/* AES accelerator control register 0 */</span>
<a name="l00579"></a>00579 SFR_16BIT(AESASTAT);                          <span class="comment">/* AES accelerator status register */</span>
<a name="l00580"></a>00580 SFR_8BIT(AESASTAT_L);                         <span class="comment">/* AES accelerator status register */</span>
<a name="l00581"></a>00581 SFR_8BIT(AESASTAT_H);                         <span class="comment">/* AES accelerator status register */</span>
<a name="l00582"></a>00582 SFR_16BIT(AESAKEY);                           <span class="comment">/* AES accelerator key register */</span>
<a name="l00583"></a>00583 SFR_8BIT(AESAKEY_L);                          <span class="comment">/* AES accelerator key register */</span>
<a name="l00584"></a>00584 SFR_8BIT(AESAKEY_H);                          <span class="comment">/* AES accelerator key register */</span>
<a name="l00585"></a>00585 SFR_16BIT(AESADIN);                           <span class="comment">/* AES accelerator data in register */</span>
<a name="l00586"></a>00586 SFR_8BIT(AESADIN_L);                          <span class="comment">/* AES accelerator data in register */</span>
<a name="l00587"></a>00587 SFR_8BIT(AESADIN_H);                          <span class="comment">/* AES accelerator data in register */</span>
<a name="l00588"></a>00588 SFR_16BIT(AESADOUT);                          <span class="comment">/* AES accelerator data out register  */</span>
<a name="l00589"></a>00589 SFR_8BIT(AESADOUT_L);                         <span class="comment">/* AES accelerator data out register  */</span>
<a name="l00590"></a>00590 SFR_8BIT(AESADOUT_H);                         <span class="comment">/* AES accelerator data out register  */</span>
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 <span class="comment">/* AESACTL0 Control Bits */</span>
<a name="l00593"></a>00593 <span class="preprocessor">#define AESOP0                 (0x0001)       </span><span class="comment">/* AES Operation Bit: 0 */</span>
<a name="l00594"></a>00594 <span class="preprocessor">#define AESOP1                 (0x0002)       </span><span class="comment">/* AES Operation Bit: 1 */</span>
<a name="l00595"></a>00595 <span class="preprocessor">#define AESSWRST               (0x0080)       </span><span class="comment">/* AES Software Reset */</span>
<a name="l00596"></a>00596 <span class="preprocessor">#define AESRDYIFG              (0x0100)       </span><span class="comment">/* AES ready interrupt flag */</span>
<a name="l00597"></a>00597 <span class="preprocessor">#define AESERRFG               (0x0800)       </span><span class="comment">/* AES Error Flag */</span>
<a name="l00598"></a>00598 <span class="preprocessor">#define AESRDYIE               (0x1000)       </span><span class="comment">/* AES ready interrupt enable*/</span>
<a name="l00599"></a>00599 
<a name="l00600"></a>00600 <span class="comment">/* AESACTL0 Control Bits */</span>
<a name="l00601"></a>00601 <span class="preprocessor">#define AESOP0_L               (0x0001)       </span><span class="comment">/* AES Operation Bit: 0 */</span>
<a name="l00602"></a>00602 <span class="preprocessor">#define AESOP1_L               (0x0002)       </span><span class="comment">/* AES Operation Bit: 1 */</span>
<a name="l00603"></a>00603 <span class="preprocessor">#define AESSWRST_L             (0x0080)       </span><span class="comment">/* AES Software Reset */</span>
<a name="l00604"></a>00604 
<a name="l00605"></a>00605 <span class="comment">/* AESACTL0 Control Bits */</span>
<a name="l00606"></a>00606 <span class="preprocessor">#define AESRDYIFG_H            (0x0001)       </span><span class="comment">/* AES ready interrupt flag */</span>
<a name="l00607"></a>00607 <span class="preprocessor">#define AESERRFG_H             (0x0008)       </span><span class="comment">/* AES Error Flag */</span>
<a name="l00608"></a>00608 <span class="preprocessor">#define AESRDYIE_H             (0x0010)       </span><span class="comment">/* AES ready interrupt enable*/</span>
<a name="l00609"></a>00609 
<a name="l00610"></a>00610 <span class="preprocessor">#define AESOP_0                (0x0000)       </span><span class="comment">/* AES Operation: Encrypt */</span>
<a name="l00611"></a>00611 <span class="preprocessor">#define AESOP_1                (0x0001)       </span><span class="comment">/* AES Operation: Decrypt (same Key) */</span>
<a name="l00612"></a>00612 <span class="preprocessor">#define AESOP_2                (0x0002)       </span><span class="comment">/* AES Operation: Decrypt (frist round Key) */</span>
<a name="l00613"></a>00613 <span class="preprocessor">#define AESOP_3                (0x0003)       </span><span class="comment">/* AES Operation: Generate first round Key */</span>
<a name="l00614"></a>00614 
<a name="l00615"></a>00615 <span class="comment">/* AESASTAT Control Bits */</span>
<a name="l00616"></a>00616 <span class="preprocessor">#define AESBUSY                (0x0001)       </span><span class="comment">/* AES Busy */</span>
<a name="l00617"></a>00617 <span class="preprocessor">#define AESKEYWR               (0x0002)       </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span>
<a name="l00618"></a>00618 <span class="preprocessor">#define AESDINWR               (0x0004)       </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span>
<a name="l00619"></a>00619 <span class="preprocessor">#define AESDOUTRD              (0x0008)       </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span>
<a name="l00620"></a>00620 <span class="preprocessor">#define AESKEYCNT0             (0x0010)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span>
<a name="l00621"></a>00621 <span class="preprocessor">#define AESKEYCNT1             (0x0020)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span>
<a name="l00622"></a>00622 <span class="preprocessor">#define AESKEYCNT2             (0x0040)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span>
<a name="l00623"></a>00623 <span class="preprocessor">#define AESKEYCNT3             (0x0080)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span>
<a name="l00624"></a>00624 <span class="preprocessor">#define AESDINCNT0             (0x0100)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span>
<a name="l00625"></a>00625 <span class="preprocessor">#define AESDINCNT1             (0x0200)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span>
<a name="l00626"></a>00626 <span class="preprocessor">#define AESDINCNT2             (0x0400)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span>
<a name="l00627"></a>00627 <span class="preprocessor">#define AESDINCNT3             (0x0800)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span>
<a name="l00628"></a>00628 <span class="preprocessor">#define AESDOUTCNT0            (0x1000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span>
<a name="l00629"></a>00629 <span class="preprocessor">#define AESDOUTCNT1            (0x2000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span>
<a name="l00630"></a>00630 <span class="preprocessor">#define AESDOUTCNT2            (0x4000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span>
<a name="l00631"></a>00631 <span class="preprocessor">#define AESDOUTCNT3            (0x8000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span>
<a name="l00632"></a>00632 
<a name="l00633"></a>00633 <span class="comment">/* AESASTAT Control Bits */</span>
<a name="l00634"></a>00634 <span class="preprocessor">#define AESBUSY_L              (0x0001)       </span><span class="comment">/* AES Busy */</span>
<a name="l00635"></a>00635 <span class="preprocessor">#define AESKEYWR_L             (0x0002)       </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span>
<a name="l00636"></a>00636 <span class="preprocessor">#define AESDINWR_L             (0x0004)       </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span>
<a name="l00637"></a>00637 <span class="preprocessor">#define AESDOUTRD_L            (0x0008)       </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span>
<a name="l00638"></a>00638 <span class="preprocessor">#define AESKEYCNT0_L           (0x0010)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span>
<a name="l00639"></a>00639 <span class="preprocessor">#define AESKEYCNT1_L           (0x0020)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span>
<a name="l00640"></a>00640 <span class="preprocessor">#define AESKEYCNT2_L           (0x0040)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span>
<a name="l00641"></a>00641 <span class="preprocessor">#define AESKEYCNT3_L           (0x0080)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span>
<a name="l00642"></a>00642 
<a name="l00643"></a>00643 <span class="comment">/* AESASTAT Control Bits */</span>
<a name="l00644"></a>00644 <span class="preprocessor">#define AESDINCNT0_H           (0x0001)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span>
<a name="l00645"></a>00645 <span class="preprocessor">#define AESDINCNT1_H           (0x0002)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span>
<a name="l00646"></a>00646 <span class="preprocessor">#define AESDINCNT2_H           (0x0004)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span>
<a name="l00647"></a>00647 <span class="preprocessor">#define AESDINCNT3_H           (0x0008)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span>
<a name="l00648"></a>00648 <span class="preprocessor">#define AESDOUTCNT0_H          (0x0010)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span>
<a name="l00649"></a>00649 <span class="preprocessor">#define AESDOUTCNT1_H          (0x0020)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span>
<a name="l00650"></a>00650 <span class="preprocessor">#define AESDOUTCNT2_H          (0x0040)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span>
<a name="l00651"></a>00651 <span class="preprocessor">#define AESDOUTCNT3_H          (0x0080)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span>
<a name="l00652"></a>00652 
<a name="l00653"></a>00653 <span class="comment">/************************************************************</span>
<a name="l00654"></a>00654 <span class="comment">* Comparator B</span>
<a name="l00655"></a>00655 <span class="comment">************************************************************/</span>
<a name="l00656"></a>00656 <span class="preprocessor">#define __MSP430_HAS_COMPB__                  </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l00657"></a>00657 <span class="preprocessor">#define __MSP430_BASEADDRESS_COMPB__ 0x08C0</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#define COMP_B_BASE            __MSP430_BASEADDRESS_COMPB__</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>
<a name="l00660"></a>00660 SFR_16BIT(CBCTL0);                            <span class="comment">/* Comparator B Control Register 0 */</span>
<a name="l00661"></a>00661 SFR_8BIT(CBCTL0_L);                           <span class="comment">/* Comparator B Control Register 0 */</span>
<a name="l00662"></a>00662 SFR_8BIT(CBCTL0_H);                           <span class="comment">/* Comparator B Control Register 0 */</span>
<a name="l00663"></a>00663 SFR_16BIT(CBCTL1);                            <span class="comment">/* Comparator B Control Register 1 */</span>
<a name="l00664"></a>00664 SFR_8BIT(CBCTL1_L);                           <span class="comment">/* Comparator B Control Register 1 */</span>
<a name="l00665"></a>00665 SFR_8BIT(CBCTL1_H);                           <span class="comment">/* Comparator B Control Register 1 */</span>
<a name="l00666"></a>00666 SFR_16BIT(CBCTL2);                            <span class="comment">/* Comparator B Control Register 2 */</span>
<a name="l00667"></a>00667 SFR_8BIT(CBCTL2_L);                           <span class="comment">/* Comparator B Control Register 2 */</span>
<a name="l00668"></a>00668 SFR_8BIT(CBCTL2_H);                           <span class="comment">/* Comparator B Control Register 2 */</span>
<a name="l00669"></a>00669 SFR_16BIT(CBCTL3);                            <span class="comment">/* Comparator B Control Register 3 */</span>
<a name="l00670"></a>00670 SFR_8BIT(CBCTL3_L);                           <span class="comment">/* Comparator B Control Register 3 */</span>
<a name="l00671"></a>00671 SFR_8BIT(CBCTL3_H);                           <span class="comment">/* Comparator B Control Register 3 */</span>
<a name="l00672"></a>00672 SFR_16BIT(CBINT);                             <span class="comment">/* Comparator B Interrupt Register */</span>
<a name="l00673"></a>00673 SFR_8BIT(CBINT_L);                            <span class="comment">/* Comparator B Interrupt Register */</span>
<a name="l00674"></a>00674 SFR_8BIT(CBINT_H);                            <span class="comment">/* Comparator B Interrupt Register */</span>
<a name="l00675"></a>00675 SFR_16BIT(CBIV);                              <span class="comment">/* Comparator B Interrupt Vector Word */</span>
<a name="l00676"></a>00676 
<a name="l00677"></a>00677 <span class="comment">/* CBCTL0 Control Bits */</span>
<a name="l00678"></a>00678 <span class="preprocessor">#define CBIPSEL0               (0x0001)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 0 */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define CBIPSEL1               (0x0002)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 1 */</span>
<a name="l00680"></a>00680 <span class="preprocessor">#define CBIPSEL2               (0x0004)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 2 */</span>
<a name="l00681"></a>00681 <span class="preprocessor">#define CBIPSEL3               (0x0008)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 3 */</span>
<a name="l00682"></a>00682 <span class="comment">//#define RESERVED            (0x0010)  /* Comp. B */</span>
<a name="l00683"></a>00683 <span class="comment">//#define RESERVED            (0x0020)  /* Comp. B */</span>
<a name="l00684"></a>00684 <span class="comment">//#define RESERVED            (0x0040)  /* Comp. B */</span>
<a name="l00685"></a>00685 <span class="preprocessor">#define CBIPEN                 (0x0080)       </span><span class="comment">/* Comp. B Pos. Channel Input Enable */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#define CBIMSEL0               (0x0100)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 0 */</span>
<a name="l00687"></a>00687 <span class="preprocessor">#define CBIMSEL1               (0x0200)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 1 */</span>
<a name="l00688"></a>00688 <span class="preprocessor">#define CBIMSEL2               (0x0400)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 2 */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#define CBIMSEL3               (0x0800)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 3 */</span>
<a name="l00690"></a>00690 <span class="comment">//#define RESERVED            (0x1000)  /* Comp. B */</span>
<a name="l00691"></a>00691 <span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span>
<a name="l00692"></a>00692 <span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span>
<a name="l00693"></a>00693 <span class="preprocessor">#define CBIMEN                 (0x8000)       </span><span class="comment">/* Comp. B Neg. Channel Input Enable */</span>
<a name="l00694"></a>00694 
<a name="l00695"></a>00695 <span class="comment">/* CBCTL0 Control Bits */</span>
<a name="l00696"></a>00696 <span class="preprocessor">#define CBIPSEL0_L             (0x0001)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 0 */</span>
<a name="l00697"></a>00697 <span class="preprocessor">#define CBIPSEL1_L             (0x0002)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 1 */</span>
<a name="l00698"></a>00698 <span class="preprocessor">#define CBIPSEL2_L             (0x0004)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 2 */</span>
<a name="l00699"></a>00699 <span class="preprocessor">#define CBIPSEL3_L             (0x0008)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 3 */</span>
<a name="l00700"></a>00700 <span class="comment">//#define RESERVED            (0x0010)  /* Comp. B */</span>
<a name="l00701"></a>00701 <span class="comment">//#define RESERVED            (0x0020)  /* Comp. B */</span>
<a name="l00702"></a>00702 <span class="comment">//#define RESERVED            (0x0040)  /* Comp. B */</span>
<a name="l00703"></a>00703 <span class="preprocessor">#define CBIPEN_L               (0x0080)       </span><span class="comment">/* Comp. B Pos. Channel Input Enable */</span>
<a name="l00704"></a>00704 <span class="comment">//#define RESERVED            (0x1000)  /* Comp. B */</span>
<a name="l00705"></a>00705 <span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span>
<a name="l00706"></a>00706 <span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span>
<a name="l00707"></a>00707 
<a name="l00708"></a>00708 <span class="comment">/* CBCTL0 Control Bits */</span>
<a name="l00709"></a>00709 <span class="comment">//#define RESERVED            (0x0010)  /* Comp. B */</span>
<a name="l00710"></a>00710 <span class="comment">//#define RESERVED            (0x0020)  /* Comp. B */</span>
<a name="l00711"></a>00711 <span class="comment">//#define RESERVED            (0x0040)  /* Comp. B */</span>
<a name="l00712"></a>00712 <span class="preprocessor">#define CBIMSEL0_H             (0x0001)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 0 */</span>
<a name="l00713"></a>00713 <span class="preprocessor">#define CBIMSEL1_H             (0x0002)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 1 */</span>
<a name="l00714"></a>00714 <span class="preprocessor">#define CBIMSEL2_H             (0x0004)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 2 */</span>
<a name="l00715"></a>00715 <span class="preprocessor">#define CBIMSEL3_H             (0x0008)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 3 */</span>
<a name="l00716"></a>00716 <span class="comment">//#define RESERVED            (0x1000)  /* Comp. B */</span>
<a name="l00717"></a>00717 <span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span>
<a name="l00718"></a>00718 <span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span>
<a name="l00719"></a>00719 <span class="preprocessor">#define CBIMEN_H               (0x0080)       </span><span class="comment">/* Comp. B Neg. Channel Input Enable */</span>
<a name="l00720"></a>00720 
<a name="l00721"></a>00721 <span class="preprocessor">#define CBIPSEL_0              (0x0000)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 0 */</span>
<a name="l00722"></a>00722 <span class="preprocessor">#define CBIPSEL_1              (0x0001)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 1 */</span>
<a name="l00723"></a>00723 <span class="preprocessor">#define CBIPSEL_2              (0x0002)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 2 */</span>
<a name="l00724"></a>00724 <span class="preprocessor">#define CBIPSEL_3              (0x0003)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 3 */</span>
<a name="l00725"></a>00725 <span class="preprocessor">#define CBIPSEL_4              (0x0004)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 4 */</span>
<a name="l00726"></a>00726 <span class="preprocessor">#define CBIPSEL_5              (0x0005)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 5 */</span>
<a name="l00727"></a>00727 <span class="preprocessor">#define CBIPSEL_6              (0x0006)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 6 */</span>
<a name="l00728"></a>00728 <span class="preprocessor">#define CBIPSEL_7              (0x0007)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 7 */</span>
<a name="l00729"></a>00729 <span class="preprocessor">#define CBIPSEL_8              (0x0008)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 8 */</span>
<a name="l00730"></a>00730 <span class="preprocessor">#define CBIPSEL_9              (0x0009)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 9 */</span>
<a name="l00731"></a>00731 <span class="preprocessor">#define CBIPSEL_10             (0x000A)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 10 */</span>
<a name="l00732"></a>00732 <span class="preprocessor">#define CBIPSEL_11             (0x000B)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 11 */</span>
<a name="l00733"></a>00733 <span class="preprocessor">#define CBIPSEL_12             (0x000C)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 12 */</span>
<a name="l00734"></a>00734 <span class="preprocessor">#define CBIPSEL_13             (0x000D)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 13 */</span>
<a name="l00735"></a>00735 <span class="preprocessor">#define CBIPSEL_14             (0x000E)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 14 */</span>
<a name="l00736"></a>00736 <span class="preprocessor">#define CBIPSEL_15             (0x000F)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 15 */</span>
<a name="l00737"></a>00737 
<a name="l00738"></a>00738 <span class="preprocessor">#define CBIMSEL_0              (0x0000)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 0 */</span>
<a name="l00739"></a>00739 <span class="preprocessor">#define CBIMSEL_1              (0x0100)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 1 */</span>
<a name="l00740"></a>00740 <span class="preprocessor">#define CBIMSEL_2              (0x0200)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 2 */</span>
<a name="l00741"></a>00741 <span class="preprocessor">#define CBIMSEL_3              (0x0300)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 3 */</span>
<a name="l00742"></a>00742 <span class="preprocessor">#define CBIMSEL_4              (0x0400)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 4 */</span>
<a name="l00743"></a>00743 <span class="preprocessor">#define CBIMSEL_5              (0x0500)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 5 */</span>
<a name="l00744"></a>00744 <span class="preprocessor">#define CBIMSEL_6              (0x0600)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 6 */</span>
<a name="l00745"></a>00745 <span class="preprocessor">#define CBIMSEL_7              (0x0700)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 7 */</span>
<a name="l00746"></a>00746 <span class="preprocessor">#define CBIMSEL_8              (0x0800)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 8 */</span>
<a name="l00747"></a>00747 <span class="preprocessor">#define CBIMSEL_9              (0x0900)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 9 */</span>
<a name="l00748"></a>00748 <span class="preprocessor">#define CBIMSEL_10             (0x0A00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 10 */</span>
<a name="l00749"></a>00749 <span class="preprocessor">#define CBIMSEL_11             (0x0B00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 11 */</span>
<a name="l00750"></a>00750 <span class="preprocessor">#define CBIMSEL_12             (0x0C00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 12 */</span>
<a name="l00751"></a>00751 <span class="preprocessor">#define CBIMSEL_13             (0x0D00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 13 */</span>
<a name="l00752"></a>00752 <span class="preprocessor">#define CBIMSEL_14             (0x0E00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 14 */</span>
<a name="l00753"></a>00753 <span class="preprocessor">#define CBIMSEL_15             (0x0F00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 15 */</span>
<a name="l00754"></a>00754 
<a name="l00755"></a>00755 <span class="comment">/* CBCTL1 Control Bits */</span>
<a name="l00756"></a>00756 <span class="preprocessor">#define CBOUT                  (0x0001)       </span><span class="comment">/* Comp. B Output */</span>
<a name="l00757"></a>00757 <span class="preprocessor">#define CBOUTPOL               (0x0002)       </span><span class="comment">/* Comp. B Output Polarity */</span>
<a name="l00758"></a>00758 <span class="preprocessor">#define CBF                    (0x0004)       </span><span class="comment">/* Comp. B Enable Output Filter */</span>
<a name="l00759"></a>00759 <span class="preprocessor">#define CBIES                  (0x0008)       </span><span class="comment">/* Comp. B Interrupt Edge Select */</span>
<a name="l00760"></a>00760 <span class="preprocessor">#define CBSHORT                (0x0010)       </span><span class="comment">/* Comp. B Input Short */</span>
<a name="l00761"></a>00761 <span class="preprocessor">#define CBEX                   (0x0020)       </span><span class="comment">/* Comp. B Exchange Inputs */</span>
<a name="l00762"></a>00762 <span class="preprocessor">#define CBFDLY0                (0x0040)       </span><span class="comment">/* Comp. B Filter delay Bit 0 */</span>
<a name="l00763"></a>00763 <span class="preprocessor">#define CBFDLY1                (0x0080)       </span><span class="comment">/* Comp. B Filter delay Bit 1 */</span>
<a name="l00764"></a>00764 <span class="preprocessor">#define CBPWRMD0               (0x0100)       </span><span class="comment">/* Comp. B Power Mode Bit 0 */</span>
<a name="l00765"></a>00765 <span class="preprocessor">#define CBPWRMD1               (0x0200)       </span><span class="comment">/* Comp. B Power Mode Bit 1 */</span>
<a name="l00766"></a>00766 <span class="preprocessor">#define CBON                   (0x0400)       </span><span class="comment">/* Comp. B enable */</span>
<a name="l00767"></a>00767 <span class="preprocessor">#define CBMRVL                 (0x0800)       </span><span class="comment">/* Comp. B CBMRV Level */</span>
<a name="l00768"></a>00768 <span class="preprocessor">#define CBMRVS                 (0x1000)       </span><span class="comment">/* Comp. B Output selects between VREF0 or VREF1*/</span>
<a name="l00769"></a>00769 <span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span>
<a name="l00770"></a>00770 <span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span>
<a name="l00771"></a>00771 <span class="comment">//#define RESERVED            (0x8000)  /* Comp. B */</span>
<a name="l00772"></a>00772 
<a name="l00773"></a>00773 <span class="comment">/* CBCTL1 Control Bits */</span>
<a name="l00774"></a>00774 <span class="preprocessor">#define CBOUT_L                (0x0001)       </span><span class="comment">/* Comp. B Output */</span>
<a name="l00775"></a>00775 <span class="preprocessor">#define CBOUTPOL_L             (0x0002)       </span><span class="comment">/* Comp. B Output Polarity */</span>
<a name="l00776"></a>00776 <span class="preprocessor">#define CBF_L                  (0x0004)       </span><span class="comment">/* Comp. B Enable Output Filter */</span>
<a name="l00777"></a>00777 <span class="preprocessor">#define CBIES_L                (0x0008)       </span><span class="comment">/* Comp. B Interrupt Edge Select */</span>
<a name="l00778"></a>00778 <span class="preprocessor">#define CBSHORT_L              (0x0010)       </span><span class="comment">/* Comp. B Input Short */</span>
<a name="l00779"></a>00779 <span class="preprocessor">#define CBEX_L                 (0x0020)       </span><span class="comment">/* Comp. B Exchange Inputs */</span>
<a name="l00780"></a>00780 <span class="preprocessor">#define CBFDLY0_L              (0x0040)       </span><span class="comment">/* Comp. B Filter delay Bit 0 */</span>
<a name="l00781"></a>00781 <span class="preprocessor">#define CBFDLY1_L              (0x0080)       </span><span class="comment">/* Comp. B Filter delay Bit 1 */</span>
<a name="l00782"></a>00782 <span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span>
<a name="l00783"></a>00783 <span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span>
<a name="l00784"></a>00784 <span class="comment">//#define RESERVED            (0x8000)  /* Comp. B */</span>
<a name="l00785"></a>00785 
<a name="l00786"></a>00786 <span class="comment">/* CBCTL1 Control Bits */</span>
<a name="l00787"></a>00787 <span class="preprocessor">#define CBPWRMD0_H             (0x0001)       </span><span class="comment">/* Comp. B Power Mode Bit 0 */</span>
<a name="l00788"></a>00788 <span class="preprocessor">#define CBPWRMD1_H             (0x0002)       </span><span class="comment">/* Comp. B Power Mode Bit 1 */</span>
<a name="l00789"></a>00789 <span class="preprocessor">#define CBON_H                 (0x0004)       </span><span class="comment">/* Comp. B enable */</span>
<a name="l00790"></a>00790 <span class="preprocessor">#define CBMRVL_H               (0x0008)       </span><span class="comment">/* Comp. B CBMRV Level */</span>
<a name="l00791"></a>00791 <span class="preprocessor">#define CBMRVS_H               (0x0010)       </span><span class="comment">/* Comp. B Output selects between VREF0 or VREF1*/</span>
<a name="l00792"></a>00792 <span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span>
<a name="l00793"></a>00793 <span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span>
<a name="l00794"></a>00794 <span class="comment">//#define RESERVED            (0x8000)  /* Comp. B */</span>
<a name="l00795"></a>00795 
<a name="l00796"></a>00796 <span class="preprocessor">#define CBFDLY_0               (0x0000)       </span><span class="comment">/* Comp. B Filter delay 0 : 450ns */</span>
<a name="l00797"></a>00797 <span class="preprocessor">#define CBFDLY_1               (0x0040)       </span><span class="comment">/* Comp. B Filter delay 1 : 900ns */</span>
<a name="l00798"></a>00798 <span class="preprocessor">#define CBFDLY_2               (0x0080)       </span><span class="comment">/* Comp. B Filter delay 2 : 1800ns */</span>
<a name="l00799"></a>00799 <span class="preprocessor">#define CBFDLY_3               (0x00C0)       </span><span class="comment">/* Comp. B Filter delay 3 : 3600ns */</span>
<a name="l00800"></a>00800 
<a name="l00801"></a>00801 <span class="preprocessor">#define CBPWRMD_0              (0x0000)       </span><span class="comment">/* Comp. B Power Mode 0 : High speed */</span>
<a name="l00802"></a>00802 <span class="preprocessor">#define CBPWRMD_1              (0x0100)       </span><span class="comment">/* Comp. B Power Mode 1 : Normal */</span>
<a name="l00803"></a>00803 <span class="preprocessor">#define CBPWRMD_2              (0x0200)       </span><span class="comment">/* Comp. B Power Mode 2 : Ultra-Low*/</span>
<a name="l00804"></a>00804 <span class="preprocessor">#define CBPWRMD_3              (0x0300)       </span><span class="comment">/* Comp. B Power Mode 3 : Reserved */</span>
<a name="l00805"></a>00805 
<a name="l00806"></a>00806 <span class="comment">/* CBCTL2 Control Bits */</span>
<a name="l00807"></a>00807 <span class="preprocessor">#define CBREF00                (0x0001)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 0 */</span>
<a name="l00808"></a>00808 <span class="preprocessor">#define CBREF01                (0x0002)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 1 */</span>
<a name="l00809"></a>00809 <span class="preprocessor">#define CBREF02                (0x0004)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 2 */</span>
<a name="l00810"></a>00810 <span class="preprocessor">#define CBREF03                (0x0008)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 3 */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#define CBREF04                (0x0010)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 4 */</span>
<a name="l00812"></a>00812 <span class="preprocessor">#define CBRSEL                 (0x0020)       </span><span class="comment">/* Comp. B Reference select */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#define CBRS0                  (0x0040)       </span><span class="comment">/* Comp. B Reference Source Bit : 0 */</span>
<a name="l00814"></a>00814 <span class="preprocessor">#define CBRS1                  (0x0080)       </span><span class="comment">/* Comp. B Reference Source Bit : 1 */</span>
<a name="l00815"></a>00815 <span class="preprocessor">#define CBREF10                (0x0100)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 0 */</span>
<a name="l00816"></a>00816 <span class="preprocessor">#define CBREF11                (0x0200)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 1 */</span>
<a name="l00817"></a>00817 <span class="preprocessor">#define CBREF12                (0x0400)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 2 */</span>
<a name="l00818"></a>00818 <span class="preprocessor">#define CBREF13                (0x0800)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 3 */</span>
<a name="l00819"></a>00819 <span class="preprocessor">#define CBREF14                (0x1000)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 4 */</span>
<a name="l00820"></a>00820 <span class="preprocessor">#define CBREFL0                (0x2000)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 0 */</span>
<a name="l00821"></a>00821 <span class="preprocessor">#define CBREFL1                (0x4000)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 1 */</span>
<a name="l00822"></a>00822 <span class="preprocessor">#define CBREFACC               (0x8000)       </span><span class="comment">/* Comp. B Reference Accuracy */</span>
<a name="l00823"></a>00823 
<a name="l00824"></a>00824 <span class="comment">/* CBCTL2 Control Bits */</span>
<a name="l00825"></a>00825 <span class="preprocessor">#define CBREF00_L              (0x0001)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 0 */</span>
<a name="l00826"></a>00826 <span class="preprocessor">#define CBREF01_L              (0x0002)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 1 */</span>
<a name="l00827"></a>00827 <span class="preprocessor">#define CBREF02_L              (0x0004)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 2 */</span>
<a name="l00828"></a>00828 <span class="preprocessor">#define CBREF03_L              (0x0008)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 3 */</span>
<a name="l00829"></a>00829 <span class="preprocessor">#define CBREF04_L              (0x0010)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 4 */</span>
<a name="l00830"></a>00830 <span class="preprocessor">#define CBRSEL_L               (0x0020)       </span><span class="comment">/* Comp. B Reference select */</span>
<a name="l00831"></a>00831 <span class="preprocessor">#define CBRS0_L                (0x0040)       </span><span class="comment">/* Comp. B Reference Source Bit : 0 */</span>
<a name="l00832"></a>00832 <span class="preprocessor">#define CBRS1_L                (0x0080)       </span><span class="comment">/* Comp. B Reference Source Bit : 1 */</span>
<a name="l00833"></a>00833 
<a name="l00834"></a>00834 <span class="comment">/* CBCTL2 Control Bits */</span>
<a name="l00835"></a>00835 <span class="preprocessor">#define CBREF10_H              (0x0001)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 0 */</span>
<a name="l00836"></a>00836 <span class="preprocessor">#define CBREF11_H              (0x0002)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 1 */</span>
<a name="l00837"></a>00837 <span class="preprocessor">#define CBREF12_H              (0x0004)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 2 */</span>
<a name="l00838"></a>00838 <span class="preprocessor">#define CBREF13_H              (0x0008)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 3 */</span>
<a name="l00839"></a>00839 <span class="preprocessor">#define CBREF14_H              (0x0010)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 4 */</span>
<a name="l00840"></a>00840 <span class="preprocessor">#define CBREFL0_H              (0x0020)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 0 */</span>
<a name="l00841"></a>00841 <span class="preprocessor">#define CBREFL1_H              (0x0040)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 1 */</span>
<a name="l00842"></a>00842 <span class="preprocessor">#define CBREFACC_H             (0x0080)       </span><span class="comment">/* Comp. B Reference Accuracy */</span>
<a name="l00843"></a>00843 
<a name="l00844"></a>00844 <span class="preprocessor">#define CBREF0_0               (0x0000)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 1/32 */</span>
<a name="l00845"></a>00845 <span class="preprocessor">#define CBREF0_1               (0x0001)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 2/32 */</span>
<a name="l00846"></a>00846 <span class="preprocessor">#define CBREF0_2               (0x0002)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 3/32 */</span>
<a name="l00847"></a>00847 <span class="preprocessor">#define CBREF0_3               (0x0003)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 4/32 */</span>
<a name="l00848"></a>00848 <span class="preprocessor">#define CBREF0_4               (0x0004)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 5/32 */</span>
<a name="l00849"></a>00849 <span class="preprocessor">#define CBREF0_5               (0x0005)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 6/32 */</span>
<a name="l00850"></a>00850 <span class="preprocessor">#define CBREF0_6               (0x0006)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 7/32 */</span>
<a name="l00851"></a>00851 <span class="preprocessor">#define CBREF0_7               (0x0007)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 8/32 */</span>
<a name="l00852"></a>00852 <span class="preprocessor">#define CBREF0_8               (0x0008)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 9/32 */</span>
<a name="l00853"></a>00853 <span class="preprocessor">#define CBREF0_9               (0x0009)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 10/32 */</span>
<a name="l00854"></a>00854 <span class="preprocessor">#define CBREF0_10              (0x000A)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 11/32 */</span>
<a name="l00855"></a>00855 <span class="preprocessor">#define CBREF0_11              (0x000B)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 12/32 */</span>
<a name="l00856"></a>00856 <span class="preprocessor">#define CBREF0_12              (0x000C)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 13/32 */</span>
<a name="l00857"></a>00857 <span class="preprocessor">#define CBREF0_13              (0x000D)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 14/32 */</span>
<a name="l00858"></a>00858 <span class="preprocessor">#define CBREF0_14              (0x000E)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 15/32 */</span>
<a name="l00859"></a>00859 <span class="preprocessor">#define CBREF0_15              (0x000F)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 16/32 */</span>
<a name="l00860"></a>00860 <span class="preprocessor">#define CBREF0_16              (0x0010)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 17/32 */</span>
<a name="l00861"></a>00861 <span class="preprocessor">#define CBREF0_17              (0x0011)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 18/32 */</span>
<a name="l00862"></a>00862 <span class="preprocessor">#define CBREF0_18              (0x0012)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 19/32 */</span>
<a name="l00863"></a>00863 <span class="preprocessor">#define CBREF0_19              (0x0013)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 20/32 */</span>
<a name="l00864"></a>00864 <span class="preprocessor">#define CBREF0_20              (0x0014)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 21/32 */</span>
<a name="l00865"></a>00865 <span class="preprocessor">#define CBREF0_21              (0x0015)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 22/32 */</span>
<a name="l00866"></a>00866 <span class="preprocessor">#define CBREF0_22              (0x0016)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 23/32 */</span>
<a name="l00867"></a>00867 <span class="preprocessor">#define CBREF0_23              (0x0017)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 24/32 */</span>
<a name="l00868"></a>00868 <span class="preprocessor">#define CBREF0_24              (0x0018)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 25/32 */</span>
<a name="l00869"></a>00869 <span class="preprocessor">#define CBREF0_25              (0x0019)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 26/32 */</span>
<a name="l00870"></a>00870 <span class="preprocessor">#define CBREF0_26              (0x001A)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 27/32 */</span>
<a name="l00871"></a>00871 <span class="preprocessor">#define CBREF0_27              (0x001B)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 28/32 */</span>
<a name="l00872"></a>00872 <span class="preprocessor">#define CBREF0_28              (0x001C)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 29/32 */</span>
<a name="l00873"></a>00873 <span class="preprocessor">#define CBREF0_29              (0x001D)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 30/32 */</span>
<a name="l00874"></a>00874 <span class="preprocessor">#define CBREF0_30              (0x001E)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 31/32 */</span>
<a name="l00875"></a>00875 <span class="preprocessor">#define CBREF0_31              (0x001F)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 32/32 */</span>
<a name="l00876"></a>00876 
<a name="l00877"></a>00877 <span class="preprocessor">#define CBRS_0                 (0x0000)       </span><span class="comment">/* Comp. B Reference Source 0 : Off */</span>
<a name="l00878"></a>00878 <span class="preprocessor">#define CBRS_1                 (0x0040)       </span><span class="comment">/* Comp. B Reference Source 1 : Vcc */</span>
<a name="l00879"></a>00879 <span class="preprocessor">#define CBRS_2                 (0x0080)       </span><span class="comment">/* Comp. B Reference Source 2 : Shared Ref. */</span>
<a name="l00880"></a>00880 <span class="preprocessor">#define CBRS_3                 (0x00C0)       </span><span class="comment">/* Comp. B Reference Source 3 : Shared Ref. / Off */</span>
<a name="l00881"></a>00881 
<a name="l00882"></a>00882 <span class="preprocessor">#define CBREF1_0               (0x0000)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 1/32 */</span>
<a name="l00883"></a>00883 <span class="preprocessor">#define CBREF1_1               (0x0100)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 2/32 */</span>
<a name="l00884"></a>00884 <span class="preprocessor">#define CBREF1_2               (0x0200)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 3/32 */</span>
<a name="l00885"></a>00885 <span class="preprocessor">#define CBREF1_3               (0x0300)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 4/32 */</span>
<a name="l00886"></a>00886 <span class="preprocessor">#define CBREF1_4               (0x0400)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 5/32 */</span>
<a name="l00887"></a>00887 <span class="preprocessor">#define CBREF1_5               (0x0500)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 6/32 */</span>
<a name="l00888"></a>00888 <span class="preprocessor">#define CBREF1_6               (0x0600)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 7/32 */</span>
<a name="l00889"></a>00889 <span class="preprocessor">#define CBREF1_7               (0x0700)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 8/32 */</span>
<a name="l00890"></a>00890 <span class="preprocessor">#define CBREF1_8               (0x0800)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 9/32 */</span>
<a name="l00891"></a>00891 <span class="preprocessor">#define CBREF1_9               (0x0900)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 10/32 */</span>
<a name="l00892"></a>00892 <span class="preprocessor">#define CBREF1_10              (0x0A00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 11/32 */</span>
<a name="l00893"></a>00893 <span class="preprocessor">#define CBREF1_11              (0x0B00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 12/32 */</span>
<a name="l00894"></a>00894 <span class="preprocessor">#define CBREF1_12              (0x0C00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 13/32 */</span>
<a name="l00895"></a>00895 <span class="preprocessor">#define CBREF1_13              (0x0D00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 14/32 */</span>
<a name="l00896"></a>00896 <span class="preprocessor">#define CBREF1_14              (0x0E00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 15/32 */</span>
<a name="l00897"></a>00897 <span class="preprocessor">#define CBREF1_15              (0x0F00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 16/32 */</span>
<a name="l00898"></a>00898 <span class="preprocessor">#define CBREF1_16              (0x1000)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 17/32 */</span>
<a name="l00899"></a>00899 <span class="preprocessor">#define CBREF1_17              (0x1100)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 18/32 */</span>
<a name="l00900"></a>00900 <span class="preprocessor">#define CBREF1_18              (0x1200)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 19/32 */</span>
<a name="l00901"></a>00901 <span class="preprocessor">#define CBREF1_19              (0x1300)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 20/32 */</span>
<a name="l00902"></a>00902 <span class="preprocessor">#define CBREF1_20              (0x1400)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 21/32 */</span>
<a name="l00903"></a>00903 <span class="preprocessor">#define CBREF1_21              (0x1500)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 22/32 */</span>
<a name="l00904"></a>00904 <span class="preprocessor">#define CBREF1_22              (0x1600)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 23/32 */</span>
<a name="l00905"></a>00905 <span class="preprocessor">#define CBREF1_23              (0x1700)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 24/32 */</span>
<a name="l00906"></a>00906 <span class="preprocessor">#define CBREF1_24              (0x1800)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 25/32 */</span>
<a name="l00907"></a>00907 <span class="preprocessor">#define CBREF1_25              (0x1900)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 26/32 */</span>
<a name="l00908"></a>00908 <span class="preprocessor">#define CBREF1_26              (0x1A00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 27/32 */</span>
<a name="l00909"></a>00909 <span class="preprocessor">#define CBREF1_27              (0x1B00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 28/32 */</span>
<a name="l00910"></a>00910 <span class="preprocessor">#define CBREF1_28              (0x1C00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 29/32 */</span>
<a name="l00911"></a>00911 <span class="preprocessor">#define CBREF1_29              (0x1D00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 30/32 */</span>
<a name="l00912"></a>00912 <span class="preprocessor">#define CBREF1_30              (0x1E00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 31/32 */</span>
<a name="l00913"></a>00913 <span class="preprocessor">#define CBREF1_31              (0x1F00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 32/32 */</span>
<a name="l00914"></a>00914 
<a name="l00915"></a>00915 <span class="preprocessor">#define CBREFL_0               (0x0000)       </span><span class="comment">/* Comp. B Reference voltage level 0 : None */</span>
<a name="l00916"></a>00916 <span class="preprocessor">#define CBREFL_1               (0x2000)       </span><span class="comment">/* Comp. B Reference voltage level 1 : 1.5V */</span>
<a name="l00917"></a>00917 <span class="preprocessor">#define CBREFL_2               (0x4000)       </span><span class="comment">/* Comp. B Reference voltage level 2 : 2.0V  */</span>
<a name="l00918"></a>00918 <span class="preprocessor">#define CBREFL_3               (0x6000)       </span><span class="comment">/* Comp. B Reference voltage level 3 : 2.5V  */</span>
<a name="l00919"></a>00919 
<a name="l00920"></a>00920 <span class="preprocessor">#define CBPD0                  (0x0001)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .0 */</span>
<a name="l00921"></a>00921 <span class="preprocessor">#define CBPD1                  (0x0002)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .1 */</span>
<a name="l00922"></a>00922 <span class="preprocessor">#define CBPD2                  (0x0004)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .2 */</span>
<a name="l00923"></a>00923 <span class="preprocessor">#define CBPD3                  (0x0008)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .3 */</span>
<a name="l00924"></a>00924 <span class="preprocessor">#define CBPD4                  (0x0010)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .4 */</span>
<a name="l00925"></a>00925 <span class="preprocessor">#define CBPD5                  (0x0020)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .5 */</span>
<a name="l00926"></a>00926 <span class="preprocessor">#define CBPD6                  (0x0040)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .6 */</span>
<a name="l00927"></a>00927 <span class="preprocessor">#define CBPD7                  (0x0080)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .7 */</span>
<a name="l00928"></a>00928 <span class="preprocessor">#define CBPD8                  (0x0100)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .8 */</span>
<a name="l00929"></a>00929 <span class="preprocessor">#define CBPD9                  (0x0200)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .9 */</span>
<a name="l00930"></a>00930 <span class="preprocessor">#define CBPD10                 (0x0400)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .10 */</span>
<a name="l00931"></a>00931 <span class="preprocessor">#define CBPD11                 (0x0800)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .11 */</span>
<a name="l00932"></a>00932 <span class="preprocessor">#define CBPD12                 (0x1000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .12 */</span>
<a name="l00933"></a>00933 <span class="preprocessor">#define CBPD13                 (0x2000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .13 */</span>
<a name="l00934"></a>00934 <span class="preprocessor">#define CBPD14                 (0x4000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .14 */</span>
<a name="l00935"></a>00935 <span class="preprocessor">#define CBPD15                 (0x8000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .15 */</span>
<a name="l00936"></a>00936 
<a name="l00937"></a>00937 <span class="preprocessor">#define CBPD0_L                (0x0001)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .0 */</span>
<a name="l00938"></a>00938 <span class="preprocessor">#define CBPD1_L                (0x0002)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .1 */</span>
<a name="l00939"></a>00939 <span class="preprocessor">#define CBPD2_L                (0x0004)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .2 */</span>
<a name="l00940"></a>00940 <span class="preprocessor">#define CBPD3_L                (0x0008)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .3 */</span>
<a name="l00941"></a>00941 <span class="preprocessor">#define CBPD4_L                (0x0010)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .4 */</span>
<a name="l00942"></a>00942 <span class="preprocessor">#define CBPD5_L                (0x0020)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .5 */</span>
<a name="l00943"></a>00943 <span class="preprocessor">#define CBPD6_L                (0x0040)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .6 */</span>
<a name="l00944"></a>00944 <span class="preprocessor">#define CBPD7_L                (0x0080)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .7 */</span>
<a name="l00945"></a>00945 
<a name="l00946"></a>00946 <span class="preprocessor">#define CBPD8_H                (0x0001)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .8 */</span>
<a name="l00947"></a>00947 <span class="preprocessor">#define CBPD9_H                (0x0002)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .9 */</span>
<a name="l00948"></a>00948 <span class="preprocessor">#define CBPD10_H               (0x0004)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .10 */</span>
<a name="l00949"></a>00949 <span class="preprocessor">#define CBPD11_H               (0x0008)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .11 */</span>
<a name="l00950"></a>00950 <span class="preprocessor">#define CBPD12_H               (0x0010)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .12 */</span>
<a name="l00951"></a>00951 <span class="preprocessor">#define CBPD13_H               (0x0020)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .13 */</span>
<a name="l00952"></a>00952 <span class="preprocessor">#define CBPD14_H               (0x0040)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .14 */</span>
<a name="l00953"></a>00953 <span class="preprocessor">#define CBPD15_H               (0x0080)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .15 */</span>
<a name="l00954"></a>00954 
<a name="l00955"></a>00955 <span class="comment">/* CBINT Control Bits */</span>
<a name="l00956"></a>00956 <span class="preprocessor">#define CBIFG                  (0x0001)       </span><span class="comment">/* Comp. B Interrupt Flag */</span>
<a name="l00957"></a>00957 <span class="preprocessor">#define CBIIFG                 (0x0002)       </span><span class="comment">/* Comp. B Interrupt Flag Inverted Polarity */</span>
<a name="l00958"></a>00958 <span class="comment">//#define RESERVED             (0x0004)  /* Comp. B */</span>
<a name="l00959"></a>00959 <span class="comment">//#define RESERVED             (0x0008)  /* Comp. B */</span>
<a name="l00960"></a>00960 <span class="comment">//#define RESERVED             (0x0010)  /* Comp. B */</span>
<a name="l00961"></a>00961 <span class="comment">//#define RESERVED             (0x0020)  /* Comp. B */</span>
<a name="l00962"></a>00962 <span class="comment">//#define RESERVED             (0x0040)  /* Comp. B */</span>
<a name="l00963"></a>00963 <span class="comment">//#define RESERVED             (0x0080)  /* Comp. B */</span>
<a name="l00964"></a>00964 <span class="preprocessor">#define CBIE                   (0x0100)       </span><span class="comment">/* Comp. B Interrupt Enable */</span>
<a name="l00965"></a>00965 <span class="preprocessor">#define CBIIE                  (0x0200)       </span><span class="comment">/* Comp. B Interrupt Enable Inverted Polarity */</span>
<a name="l00966"></a>00966 <span class="comment">//#define RESERVED             (0x0400)  /* Comp. B */</span>
<a name="l00967"></a>00967 <span class="comment">//#define RESERVED             (0x0800)  /* Comp. B */</span>
<a name="l00968"></a>00968 <span class="comment">//#define RESERVED             (0x1000)  /* Comp. B */</span>
<a name="l00969"></a>00969 <span class="comment">//#define RESERVED             (0x2000)  /* Comp. B */</span>
<a name="l00970"></a>00970 <span class="comment">//#define RESERVED             (0x4000)  /* Comp. B */</span>
<a name="l00971"></a>00971 <span class="comment">//#define RESERVED             (0x8000)  /* Comp. B */</span>
<a name="l00972"></a>00972 
<a name="l00973"></a>00973 <span class="comment">/* CBINT Control Bits */</span>
<a name="l00974"></a>00974 <span class="preprocessor">#define CBIFG_L                (0x0001)       </span><span class="comment">/* Comp. B Interrupt Flag */</span>
<a name="l00975"></a>00975 <span class="preprocessor">#define CBIIFG_L               (0x0002)       </span><span class="comment">/* Comp. B Interrupt Flag Inverted Polarity */</span>
<a name="l00976"></a>00976 <span class="comment">//#define RESERVED             (0x0004)  /* Comp. B */</span>
<a name="l00977"></a>00977 <span class="comment">//#define RESERVED             (0x0008)  /* Comp. B */</span>
<a name="l00978"></a>00978 <span class="comment">//#define RESERVED             (0x0010)  /* Comp. B */</span>
<a name="l00979"></a>00979 <span class="comment">//#define RESERVED             (0x0020)  /* Comp. B */</span>
<a name="l00980"></a>00980 <span class="comment">//#define RESERVED             (0x0040)  /* Comp. B */</span>
<a name="l00981"></a>00981 <span class="comment">//#define RESERVED             (0x0080)  /* Comp. B */</span>
<a name="l00982"></a>00982 <span class="comment">//#define RESERVED             (0x0400)  /* Comp. B */</span>
<a name="l00983"></a>00983 <span class="comment">//#define RESERVED             (0x0800)  /* Comp. B */</span>
<a name="l00984"></a>00984 <span class="comment">//#define RESERVED             (0x1000)  /* Comp. B */</span>
<a name="l00985"></a>00985 <span class="comment">//#define RESERVED             (0x2000)  /* Comp. B */</span>
<a name="l00986"></a>00986 <span class="comment">//#define RESERVED             (0x4000)  /* Comp. B */</span>
<a name="l00987"></a>00987 <span class="comment">//#define RESERVED             (0x8000)  /* Comp. B */</span>
<a name="l00988"></a>00988 
<a name="l00989"></a>00989 <span class="comment">/* CBINT Control Bits */</span>
<a name="l00990"></a>00990 <span class="comment">//#define RESERVED             (0x0004)  /* Comp. B */</span>
<a name="l00991"></a>00991 <span class="comment">//#define RESERVED             (0x0008)  /* Comp. B */</span>
<a name="l00992"></a>00992 <span class="comment">//#define RESERVED             (0x0010)  /* Comp. B */</span>
<a name="l00993"></a>00993 <span class="comment">//#define RESERVED             (0x0020)  /* Comp. B */</span>
<a name="l00994"></a>00994 <span class="comment">//#define RESERVED             (0x0040)  /* Comp. B */</span>
<a name="l00995"></a>00995 <span class="comment">//#define RESERVED             (0x0080)  /* Comp. B */</span>
<a name="l00996"></a>00996 <span class="preprocessor">#define CBIE_H                 (0x0001)       </span><span class="comment">/* Comp. B Interrupt Enable */</span>
<a name="l00997"></a>00997 <span class="preprocessor">#define CBIIE_H                (0x0002)       </span><span class="comment">/* Comp. B Interrupt Enable Inverted Polarity */</span>
<a name="l00998"></a>00998 <span class="comment">//#define RESERVED             (0x0400)  /* Comp. B */</span>
<a name="l00999"></a>00999 <span class="comment">//#define RESERVED             (0x0800)  /* Comp. B */</span>
<a name="l01000"></a>01000 <span class="comment">//#define RESERVED             (0x1000)  /* Comp. B */</span>
<a name="l01001"></a>01001 <span class="comment">//#define RESERVED             (0x2000)  /* Comp. B */</span>
<a name="l01002"></a>01002 <span class="comment">//#define RESERVED             (0x4000)  /* Comp. B */</span>
<a name="l01003"></a>01003 <span class="comment">//#define RESERVED             (0x8000)  /* Comp. B */</span>
<a name="l01004"></a>01004 
<a name="l01005"></a>01005 <span class="comment">/* CBIV Definitions */</span>
<a name="l01006"></a>01006 <span class="preprocessor">#define CBIV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l01007"></a>01007 <span class="preprocessor">#define CBIV_CBIFG             (0x0002)       </span><span class="comment">/* CBIFG */</span>
<a name="l01008"></a>01008 <span class="preprocessor">#define CBIV_CBIIFG            (0x0004)       </span><span class="comment">/* CBIIFG */</span>
<a name="l01009"></a>01009 
<a name="l01010"></a>01010 <span class="comment">/************************************************************</span>
<a name="l01011"></a>01011 <span class="comment">* CC1101 Radio Interface</span>
<a name="l01012"></a>01012 <span class="comment">************************************************************/</span>
<a name="l01013"></a>01013 <span class="preprocessor">#define __MSP430_HAS_CC1101__                 </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l01014"></a>01014 <span class="preprocessor">#define __MSP430_BASEADDRESS_CC1101__ 0x0F00</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="preprocessor">#define RF1A_BASE              __MSP430_BASEADDRESS_CC1101__</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span>
<a name="l01017"></a>01017 SFR_16BIT(RF1AIFCTL0);                        <span class="comment">/* Radio interface control register 0 */</span>
<a name="l01018"></a>01018 SFR_8BIT(RF1AIFCTL0_L);                       <span class="comment">/* Radio interface control register 0 */</span>
<a name="l01019"></a>01019 SFR_8BIT(RF1AIFCTL0_H);                       <span class="comment">/* Radio interface control register 0 */</span>
<a name="l01020"></a>01020 SFR_16BIT(RF1AIFCTL1);                        <span class="comment">/* Radio interface control register 1 */</span>
<a name="l01021"></a>01021 SFR_8BIT(RF1AIFCTL1_L);                       <span class="comment">/* Radio interface control register 1 */</span>
<a name="l01022"></a>01022 SFR_8BIT(RF1AIFCTL1_H);                       <span class="comment">/* Radio interface control register 1 */</span>
<a name="l01023"></a>01023 <span class="preprocessor">#define  RF1AIFIFG             RF1AIFCTL1_L   </span><span class="comment">/* Radio interface interrupt flag register */</span>
<a name="l01024"></a>01024 <span class="preprocessor">#define  RF1AIFIE              RF1AIFCTL1_H   </span><span class="comment">/* Radio interface interrupt enable register */</span>
<a name="l01025"></a>01025 SFR_16BIT(RF1AIFCTL2);                        <span class="comment">/* (Radio interface control register 2) */</span>
<a name="l01026"></a>01026 SFR_8BIT(RF1AIFCTL2_L);                       <span class="comment">/* (Radio interface control register 2) */</span>
<a name="l01027"></a>01027 SFR_8BIT(RF1AIFCTL2_H);                       <span class="comment">/* (Radio interface control register 2) */</span>
<a name="l01028"></a>01028 SFR_16BIT(RF1AIFERR);                         <span class="comment">/* Radio interface error flag register */</span>
<a name="l01029"></a>01029 SFR_8BIT(RF1AIFERR_L);                        <span class="comment">/* Radio interface error flag register */</span>
<a name="l01030"></a>01030 SFR_8BIT(RF1AIFERR_H);                        <span class="comment">/* Radio interface error flag register */</span>
<a name="l01031"></a>01031 SFR_16BIT(RF1AIFERRV);                        <span class="comment">/* Radio interface error vector word register */</span>
<a name="l01032"></a>01032 SFR_8BIT(RF1AIFERRV_L);                       <span class="comment">/* Radio interface error vector word register */</span>
<a name="l01033"></a>01033 SFR_8BIT(RF1AIFERRV_H);                       <span class="comment">/* Radio interface error vector word register */</span>
<a name="l01034"></a>01034 SFR_16BIT(RF1AIFIV);                          <span class="comment">/* Radio interface interrupt vector word register */</span>
<a name="l01035"></a>01035 SFR_8BIT(RF1AIFIV_L);                         <span class="comment">/* Radio interface interrupt vector word register */</span>
<a name="l01036"></a>01036 SFR_8BIT(RF1AIFIV_H);                         <span class="comment">/* Radio interface interrupt vector word register */</span>
<a name="l01037"></a>01037 SFR_16BIT(RF1AINSTRW);                        <span class="comment">/* Radio instruction word register */</span>
<a name="l01038"></a>01038 SFR_8BIT(RF1AINSTRW_L);                       <span class="comment">/* Radio instruction word register */</span>
<a name="l01039"></a>01039 SFR_8BIT(RF1AINSTRW_H);                       <span class="comment">/* Radio instruction word register */</span>
<a name="l01040"></a>01040 <span class="preprocessor">#define  RF1ADINB              RF1AINSTRW_L   </span><span class="comment">/* Radio instruction byte register */</span>
<a name="l01041"></a>01041 <span class="preprocessor">#define  RF1AINSTRB            RF1AINSTRW_H   </span><span class="comment">/* Radio byte data in register */</span>
<a name="l01042"></a>01042 SFR_16BIT(RF1AINSTR1W);                       <span class="comment">/* Radio instruction 1-byte register with autoread */</span>
<a name="l01043"></a>01043 SFR_8BIT(RF1AINSTR1W_L);                      <span class="comment">/* Radio instruction 1-byte register with autoread */</span>
<a name="l01044"></a>01044 SFR_8BIT(RF1AINSTR1W_H);                      <span class="comment">/* Radio instruction 1-byte register with autoread */</span>
<a name="l01045"></a>01045 <span class="preprocessor">#define  RF1AINSTR1B           RF1AINSTR1W_H  </span><span class="comment">/* Radio instruction 1-byte register with autoread */</span>
<a name="l01046"></a>01046 SFR_16BIT(RF1AINSTR2W);                       <span class="comment">/* Radio instruction 2-byte register with autoread */</span>
<a name="l01047"></a>01047 SFR_8BIT(RF1AINSTR2W_L);                      <span class="comment">/* Radio instruction 2-byte register with autoread */</span>
<a name="l01048"></a>01048 SFR_8BIT(RF1AINSTR2W_H);                      <span class="comment">/* Radio instruction 2-byte register with autoread */</span>
<a name="l01049"></a>01049 <span class="preprocessor">#define  RF1AINSTR2B           RF1AINSTR1W_H  </span><span class="comment">/* Radio instruction 2-byte register with autoread */</span>
<a name="l01050"></a>01050 SFR_16BIT(RF1ADINW);                          <span class="comment">/* Radio word data in register */</span>
<a name="l01051"></a>01051 SFR_8BIT(RF1ADINW_L);                         <span class="comment">/* Radio word data in register */</span>
<a name="l01052"></a>01052 SFR_8BIT(RF1ADINW_H);                         <span class="comment">/* Radio word data in register */</span>
<a name="l01053"></a>01053 
<a name="l01054"></a>01054 SFR_16BIT(RF1ASTAT0W);                        <span class="comment">/* Radio status word register without auto-read */</span>
<a name="l01055"></a>01055 SFR_8BIT(RF1ASTAT0W_L);                       <span class="comment">/* Radio status word register without auto-read */</span>
<a name="l01056"></a>01056 SFR_8BIT(RF1ASTAT0W_H);                       <span class="comment">/* Radio status word register without auto-read */</span>
<a name="l01057"></a>01057 <span class="preprocessor">#define  RF1ADOUT0B            RF1ASTAT0W_L   </span><span class="comment">/* Radio byte data out register without auto-read */</span>
<a name="l01058"></a>01058 <span class="preprocessor">#define  RF1ASTAT0B            RF1ASTAT0W_H   </span><span class="comment">/* Radio status byte register without auto-read */</span>
<a name="l01059"></a>01059 <span class="preprocessor">#define  RF1ASTATW             RF1ASTAT0W     </span><span class="comment">/* Radio status word register without auto-read */</span>
<a name="l01060"></a>01060 <span class="preprocessor">#define  RF1ADOUTB             RF1ASTAT0W_L   </span><span class="comment">/* Radio byte data out register without auto-read */</span>
<a name="l01061"></a>01061 <span class="preprocessor">#define  RF1ASTATB             RF1ASTAT0W_H   </span><span class="comment">/* Radio status byte register without auto-read */</span>
<a name="l01062"></a>01062 SFR_16BIT(RF1ASTAT1W);                        <span class="comment">/* Radio status word register with 1-byte auto-read */</span>
<a name="l01063"></a>01063 SFR_8BIT(RF1ASTAT1W_L);                       <span class="comment">/* Radio status word register with 1-byte auto-read */</span>
<a name="l01064"></a>01064 SFR_8BIT(RF1ASTAT1W_H);                       <span class="comment">/* Radio status word register with 1-byte auto-read */</span>
<a name="l01065"></a>01065 <span class="preprocessor">#define  RF1ADOUT1B            RF1ASTAT1W_L   </span><span class="comment">/* Radio byte data out register with 1-byte auto-read */</span>
<a name="l01066"></a>01066 <span class="preprocessor">#define  RF1ASTAT1B            RF1ASTAT1W_H   </span><span class="comment">/* Radio status byte register with 1-byte auto-read */</span>
<a name="l01067"></a>01067 SFR_16BIT(RF1ASTAT2W);                        <span class="comment">/* Radio status word register with 2-byte auto-read */</span>
<a name="l01068"></a>01068 SFR_8BIT(RF1ASTAT2W_L);                       <span class="comment">/* Radio status word register with 2-byte auto-read */</span>
<a name="l01069"></a>01069 SFR_8BIT(RF1ASTAT2W_H);                       <span class="comment">/* Radio status word register with 2-byte auto-read */</span>
<a name="l01070"></a>01070 <span class="preprocessor">#define  RF1ADOUT2B            RF1ASTAT2W_L   </span><span class="comment">/* Radio byte data out register with 2-byte auto-read */</span>
<a name="l01071"></a>01071 <span class="preprocessor">#define  RF1ASTAT2B            RF1ASTAT2W_H   </span><span class="comment">/* Radio status byte register with 2-byte auto-read */</span>
<a name="l01072"></a>01072 SFR_16BIT(RF1ADOUT0W);                        <span class="comment">/* Radio core word data out register without auto-read */</span>
<a name="l01073"></a>01073 SFR_8BIT(RF1ADOUT0W_L);                       <span class="comment">/* Radio core word data out register without auto-read */</span>
<a name="l01074"></a>01074 SFR_8BIT(RF1ADOUT0W_H);                       <span class="comment">/* Radio core word data out register without auto-read */</span>
<a name="l01075"></a>01075 <span class="preprocessor">#define  RF1ADOUTW             RF1ADOUT0W     </span><span class="comment">/* Radio core word data out register without auto-read */</span>
<a name="l01076"></a>01076 <span class="preprocessor">#define  RF1ADOUTW_L           RF1ADOUT0W_L   </span><span class="comment">/* Radio core word data out register without auto-read */</span>
<a name="l01077"></a>01077 <span class="preprocessor">#define  RF1ADOUTW_H           RF1ADOUT0W_H   </span><span class="comment">/* Radio core word data out register without auto-read */</span>
<a name="l01078"></a>01078 SFR_16BIT(RF1ADOUT1W);                        <span class="comment">/* Radio core word data out register with 1-byte auto-read */</span>
<a name="l01079"></a>01079 SFR_8BIT(RF1ADOUT1W_L);                       <span class="comment">/* Radio core word data out register with 1-byte auto-read */</span>
<a name="l01080"></a>01080 SFR_8BIT(RF1ADOUT1W_H);                       <span class="comment">/* Radio core word data out register with 1-byte auto-read */</span>
<a name="l01081"></a>01081 SFR_16BIT(RF1ADOUT2W);                        <span class="comment">/* Radio core word data out register with 2-byte auto-read */</span>
<a name="l01082"></a>01082 SFR_8BIT(RF1ADOUT2W_L);                       <span class="comment">/* Radio core word data out register with 2-byte auto-read */</span>
<a name="l01083"></a>01083 SFR_8BIT(RF1ADOUT2W_H);                       <span class="comment">/* Radio core word data out register with 2-byte auto-read */</span>
<a name="l01084"></a>01084 SFR_16BIT(RF1AIN);                            <span class="comment">/* Radio core signal input register */</span>
<a name="l01085"></a>01085 SFR_8BIT(RF1AIN_L);                           <span class="comment">/* Radio core signal input register */</span>
<a name="l01086"></a>01086 SFR_8BIT(RF1AIN_H);                           <span class="comment">/* Radio core signal input register */</span>
<a name="l01087"></a>01087 SFR_16BIT(RF1AIFG);                           <span class="comment">/* Radio core interrupt flag register */</span>
<a name="l01088"></a>01088 SFR_8BIT(RF1AIFG_L);                          <span class="comment">/* Radio core interrupt flag register */</span>
<a name="l01089"></a>01089 SFR_8BIT(RF1AIFG_H);                          <span class="comment">/* Radio core interrupt flag register */</span>
<a name="l01090"></a>01090 SFR_16BIT(RF1AIES);                           <span class="comment">/* Radio core interrupt edge select register */</span>
<a name="l01091"></a>01091 SFR_8BIT(RF1AIES_L);                          <span class="comment">/* Radio core interrupt edge select register */</span>
<a name="l01092"></a>01092 SFR_8BIT(RF1AIES_H);                          <span class="comment">/* Radio core interrupt edge select register */</span>
<a name="l01093"></a>01093 SFR_16BIT(RF1AIE);                            <span class="comment">/* Radio core interrupt enable register */</span>
<a name="l01094"></a>01094 SFR_8BIT(RF1AIE_L);                           <span class="comment">/* Radio core interrupt enable register */</span>
<a name="l01095"></a>01095 SFR_8BIT(RF1AIE_H);                           <span class="comment">/* Radio core interrupt enable register */</span>
<a name="l01096"></a>01096 SFR_16BIT(RF1AIV);                            <span class="comment">/* Radio core interrupt vector word register */</span>
<a name="l01097"></a>01097 SFR_8BIT(RF1AIV_L);                           <span class="comment">/* Radio core interrupt vector word register */</span>
<a name="l01098"></a>01098 SFR_8BIT(RF1AIV_H);                           <span class="comment">/* Radio core interrupt vector word register */</span>
<a name="l01099"></a>01099 SFR_16BIT(RF1ARXFIFO);                        <span class="comment">/* Direct receive FIFO access register */</span>
<a name="l01100"></a>01100 SFR_8BIT(RF1ARXFIFO_L);                       <span class="comment">/* Direct receive FIFO access register */</span>
<a name="l01101"></a>01101 SFR_8BIT(RF1ARXFIFO_H);                       <span class="comment">/* Direct receive FIFO access register */</span>
<a name="l01102"></a>01102 SFR_16BIT(RF1ATXFIFO);                        <span class="comment">/* Direct transmit FIFO access register */</span>
<a name="l01103"></a>01103 SFR_8BIT(RF1ATXFIFO_L);                       <span class="comment">/* Direct transmit FIFO access register */</span>
<a name="l01104"></a>01104 SFR_8BIT(RF1ATXFIFO_H);                       <span class="comment">/* Direct transmit FIFO access register */</span>
<a name="l01105"></a>01105 
<a name="l01106"></a>01106 <span class="comment">/* RF1AIFCTL0 Control Bits */</span>
<a name="l01107"></a>01107 <span class="preprocessor">#define RFFIFOEN               (0x0001)       </span><span class="comment">/* CC1101 Direct FIFO access enable */</span>
<a name="l01108"></a>01108 <span class="preprocessor">#define RFENDIAN               (0x0002)       </span><span class="comment">/* CC1101 Disable endianness conversion */</span>
<a name="l01109"></a>01109 
<a name="l01110"></a>01110 <span class="comment">/* RF1AIFCTL0 Control Bits */</span>
<a name="l01111"></a>01111 <span class="preprocessor">#define RFFIFOEN_L             (0x0001)       </span><span class="comment">/* CC1101 Direct FIFO access enable */</span>
<a name="l01112"></a>01112 <span class="preprocessor">#define RFENDIAN_L             (0x0002)       </span><span class="comment">/* CC1101 Disable endianness conversion */</span>
<a name="l01113"></a>01113 
<a name="l01114"></a>01114 <span class="comment">/* RF1AIFCTL1 Control Bits */</span>
<a name="l01115"></a>01115 <span class="preprocessor">#define RFRXIFG                (0x0001)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt flag */</span>
<a name="l01116"></a>01116 <span class="preprocessor">#define RFTXIFG                (0x0002)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt flag */</span>
<a name="l01117"></a>01117 <span class="preprocessor">#define RFERRIFG               (0x0004)       </span><span class="comment">/* Radio interface error interrupt flag */</span>
<a name="l01118"></a>01118 <span class="preprocessor">#define RFINSTRIFG             (0x0010)       </span><span class="comment">/* Radio interface instruction interrupt flag */</span>
<a name="l01119"></a>01119 <span class="preprocessor">#define RFDINIFG               (0x0020)       </span><span class="comment">/* Radio interface data in interrupt flag */</span>
<a name="l01120"></a>01120 <span class="preprocessor">#define RFSTATIFG              (0x0040)       </span><span class="comment">/* Radio interface status interrupt flag */</span>
<a name="l01121"></a>01121 <span class="preprocessor">#define RFDOUTIFG              (0x0080)       </span><span class="comment">/* Radio interface data out interrupt flag */</span>
<a name="l01122"></a>01122 <span class="preprocessor">#define RFRXIE                 (0x0100)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt enable */</span>
<a name="l01123"></a>01123 <span class="preprocessor">#define RFTXIE                 (0x0200)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt enable */</span>
<a name="l01124"></a>01124 <span class="preprocessor">#define RFERRIE                (0x0400)       </span><span class="comment">/* Radio interface error interrupt enable */</span>
<a name="l01125"></a>01125 <span class="preprocessor">#define RFINSTRIE              (0x1000)       </span><span class="comment">/* Radio interface instruction interrupt enable */</span>
<a name="l01126"></a>01126 <span class="preprocessor">#define RFDINIE                (0x2000)       </span><span class="comment">/* Radio interface data in interrupt enable */</span>
<a name="l01127"></a>01127 <span class="preprocessor">#define RFSTATIE               (0x4000)       </span><span class="comment">/* Radio interface status interrupt enable */</span>
<a name="l01128"></a>01128 <span class="preprocessor">#define RFDOUTIE               (0x8000)       </span><span class="comment">/* Radio interface data out interrupt enable */</span>
<a name="l01129"></a>01129 
<a name="l01130"></a>01130 <span class="comment">/* RF1AIFCTL1 Control Bits */</span>
<a name="l01131"></a>01131 <span class="preprocessor">#define RFRXIFG_L              (0x0001)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt flag */</span>
<a name="l01132"></a>01132 <span class="preprocessor">#define RFTXIFG_L              (0x0002)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt flag */</span>
<a name="l01133"></a>01133 <span class="preprocessor">#define RFERRIFG_L             (0x0004)       </span><span class="comment">/* Radio interface error interrupt flag */</span>
<a name="l01134"></a>01134 <span class="preprocessor">#define RFINSTRIFG_L           (0x0010)       </span><span class="comment">/* Radio interface instruction interrupt flag */</span>
<a name="l01135"></a>01135 <span class="preprocessor">#define RFDINIFG_L             (0x0020)       </span><span class="comment">/* Radio interface data in interrupt flag */</span>
<a name="l01136"></a>01136 <span class="preprocessor">#define RFSTATIFG_L            (0x0040)       </span><span class="comment">/* Radio interface status interrupt flag */</span>
<a name="l01137"></a>01137 <span class="preprocessor">#define RFDOUTIFG_L            (0x0080)       </span><span class="comment">/* Radio interface data out interrupt flag */</span>
<a name="l01138"></a>01138 
<a name="l01139"></a>01139 <span class="comment">/* RF1AIFCTL1 Control Bits */</span>
<a name="l01140"></a>01140 <span class="preprocessor">#define RFRXIE_H               (0x0001)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt enable */</span>
<a name="l01141"></a>01141 <span class="preprocessor">#define RFTXIE_H               (0x0002)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt enable */</span>
<a name="l01142"></a>01142 <span class="preprocessor">#define RFERRIE_H              (0x0004)       </span><span class="comment">/* Radio interface error interrupt enable */</span>
<a name="l01143"></a>01143 <span class="preprocessor">#define RFINSTRIE_H            (0x0010)       </span><span class="comment">/* Radio interface instruction interrupt enable */</span>
<a name="l01144"></a>01144 <span class="preprocessor">#define RFDINIE_H              (0x0020)       </span><span class="comment">/* Radio interface data in interrupt enable */</span>
<a name="l01145"></a>01145 <span class="preprocessor">#define RFSTATIE_H             (0x0040)       </span><span class="comment">/* Radio interface status interrupt enable */</span>
<a name="l01146"></a>01146 <span class="preprocessor">#define RFDOUTIE_H             (0x0080)       </span><span class="comment">/* Radio interface data out interrupt enable */</span>
<a name="l01147"></a>01147 
<a name="l01148"></a>01148 <span class="comment">/* RF1AIFERR Control Bits */</span>
<a name="l01149"></a>01149 <span class="preprocessor">#define LVERR                  (0x0001)       </span><span class="comment">/* Low Core Voltage Error Flag */</span>
<a name="l01150"></a>01150 <span class="preprocessor">#define OPERR                  (0x0002)       </span><span class="comment">/* Operand Error Flag */</span>
<a name="l01151"></a>01151 <span class="preprocessor">#define OUTERR                 (0x0004)       </span><span class="comment">/* Output data not available Error Flag */</span>
<a name="l01152"></a>01152 <span class="preprocessor">#define OPOVERR                (0x0008)       </span><span class="comment">/* Operand Overwrite Error Flag */</span>
<a name="l01153"></a>01153 
<a name="l01154"></a>01154 <span class="comment">/* RF1AIFERR Control Bits */</span>
<a name="l01155"></a>01155 <span class="preprocessor">#define LVERR_L                (0x0001)       </span><span class="comment">/* Low Core Voltage Error Flag */</span>
<a name="l01156"></a>01156 <span class="preprocessor">#define OPERR_L                (0x0002)       </span><span class="comment">/* Operand Error Flag */</span>
<a name="l01157"></a>01157 <span class="preprocessor">#define OUTERR_L               (0x0004)       </span><span class="comment">/* Output data not available Error Flag */</span>
<a name="l01158"></a>01158 <span class="preprocessor">#define OPOVERR_L              (0x0008)       </span><span class="comment">/* Operand Overwrite Error Flag */</span>
<a name="l01159"></a>01159 
<a name="l01160"></a>01160 <span class="comment">/* RF1AIFERRV Definitions */</span>
<a name="l01161"></a>01161 <span class="preprocessor">#define RF1AIFERRV_NONE        (0x0000)       </span><span class="comment">/* No Error pending */</span>
<a name="l01162"></a>01162 <span class="preprocessor">#define RF1AIFERRV_LVERR       (0x0002)       </span><span class="comment">/* Low core voltage error */</span>
<a name="l01163"></a>01163 <span class="preprocessor">#define RF1AIFERRV_OPERR       (0x0004)       </span><span class="comment">/* Operand Error */</span>
<a name="l01164"></a>01164 <span class="preprocessor">#define RF1AIFERRV_OUTERR      (0x0006)       </span><span class="comment">/* Output data not available Error */</span>
<a name="l01165"></a>01165 <span class="preprocessor">#define RF1AIFERRV_OPOVERR     (0x0008)       </span><span class="comment">/* Operand Overwrite Error */</span>
<a name="l01166"></a>01166 
<a name="l01167"></a>01167 <span class="comment">/* RF1AIFIV Definitions */</span>
<a name="l01168"></a>01168 <span class="preprocessor">#define RF1AIFIV_NONE          (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l01169"></a>01169 <span class="preprocessor">#define RF1AIFIV_RFERRIFG      (0x0002)       </span><span class="comment">/* Radio interface error */</span>
<a name="l01170"></a>01170 <span class="preprocessor">#define RF1AIFIV_RFDOUTIFG     (0x0004)       </span><span class="comment">/* Radio i/f data out */</span>
<a name="l01171"></a>01171 <span class="preprocessor">#define RF1AIFIV_RFSTATIFG     (0x0006)       </span><span class="comment">/* Radio i/f status out */</span>
<a name="l01172"></a>01172 <span class="preprocessor">#define RF1AIFIV_RFDINIFG      (0x0008)       </span><span class="comment">/* Radio i/f data in */</span>
<a name="l01173"></a>01173 <span class="preprocessor">#define RF1AIFIV_RFINSTRIFG    (0x000A)       </span><span class="comment">/* Radio i/f instruction in */</span>
<a name="l01174"></a>01174 
<a name="l01175"></a>01175 <span class="comment">/* RF1AIV Definitions */</span>
<a name="l01176"></a>01176 <span class="preprocessor">#define RF1AIV_NONE            (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l01177"></a>01177 <span class="preprocessor">#define RF1AIV_RFIFG0          (0x0002)       </span><span class="comment">/* RFIFG0 */</span>
<a name="l01178"></a>01178 <span class="preprocessor">#define RF1AIV_RFIFG1          (0x0004)       </span><span class="comment">/* RFIFG1 */</span>
<a name="l01179"></a>01179 <span class="preprocessor">#define RF1AIV_RFIFG2          (0x0006)       </span><span class="comment">/* RFIFG2 */</span>
<a name="l01180"></a>01180 <span class="preprocessor">#define RF1AIV_RFIFG3          (0x0008)       </span><span class="comment">/* RFIFG3 */</span>
<a name="l01181"></a>01181 <span class="preprocessor">#define RF1AIV_RFIFG4          (0x000A)       </span><span class="comment">/* RFIFG4 */</span>
<a name="l01182"></a>01182 <span class="preprocessor">#define RF1AIV_RFIFG5          (0x000C)       </span><span class="comment">/* RFIFG5 */</span>
<a name="l01183"></a>01183 <span class="preprocessor">#define RF1AIV_RFIFG6          (0x000E)       </span><span class="comment">/* RFIFG6 */</span>
<a name="l01184"></a>01184 <span class="preprocessor">#define RF1AIV_RFIFG7          (0x0010)       </span><span class="comment">/* RFIFG7 */</span>
<a name="l01185"></a>01185 <span class="preprocessor">#define RF1AIV_RFIFG8          (0x0012)       </span><span class="comment">/* RFIFG8 */</span>
<a name="l01186"></a>01186 <span class="preprocessor">#define RF1AIV_RFIFG9          (0x0014)       </span><span class="comment">/* RFIFG9 */</span>
<a name="l01187"></a>01187 <span class="preprocessor">#define RF1AIV_RFIFG10         (0x0016)       </span><span class="comment">/* RFIFG10 */</span>
<a name="l01188"></a>01188 <span class="preprocessor">#define RF1AIV_RFIFG11         (0x0018)       </span><span class="comment">/* RFIFG11 */</span>
<a name="l01189"></a>01189 <span class="preprocessor">#define RF1AIV_RFIFG12         (0x001A)       </span><span class="comment">/* RFIFG12 */</span>
<a name="l01190"></a>01190 <span class="preprocessor">#define RF1AIV_RFIFG13         (0x001C)       </span><span class="comment">/* RFIFG13 */</span>
<a name="l01191"></a>01191 <span class="preprocessor">#define RF1AIV_RFIFG14         (0x001E)       </span><span class="comment">/* RFIFG14 */</span>
<a name="l01192"></a>01192 <span class="preprocessor">#define RF1AIV_RFIFG15         (0x0020)       </span><span class="comment">/* RFIFG15 */</span>
<a name="l01193"></a>01193 
<a name="l01194"></a>01194 <span class="comment">// Radio Core Registers</span>
<a name="l01195"></a>01195 <span class="preprocessor">#define IOCFG2                 0x00           </span><span class="comment">/*  IOCFG2   - GDO2 output pin configuration  */</span>
<a name="l01196"></a>01196 <span class="preprocessor">#define IOCFG1                 0x01           </span><span class="comment">/*  IOCFG1   - GDO1 output pin configuration  */</span>
<a name="l01197"></a>01197 <span class="preprocessor">#define IOCFG0                 0x02           </span><span class="comment">/*  IOCFG1   - GDO0 output pin configuration  */</span>
<a name="l01198"></a>01198 <span class="preprocessor">#define FIFOTHR                0x03           </span><span class="comment">/*  FIFOTHR  - RX FIFO and TX FIFO thresholds */</span>
<a name="l01199"></a>01199 <span class="preprocessor">#define SYNC1                  0x04           </span><span class="comment">/*  SYNC1    - Sync word, high byte */</span>
<a name="l01200"></a>01200 <span class="preprocessor">#define SYNC0                  0x05           </span><span class="comment">/*  SYNC0    - Sync word, low byte */</span>
<a name="l01201"></a>01201 <span class="preprocessor">#define PKTLEN                 0x06           </span><span class="comment">/*  PKTLEN   - Packet length */</span>
<a name="l01202"></a>01202 <span class="preprocessor">#define PKTCTRL1               0x07           </span><span class="comment">/*  PKTCTRL1 - Packet automation control */</span>
<a name="l01203"></a>01203 <span class="preprocessor">#define PKTCTRL0               0x08           </span><span class="comment">/*  PKTCTRL0 - Packet automation control */</span>
<a name="l01204"></a>01204 <span class="preprocessor">#define ADDR                   0x09           </span><span class="comment">/*  ADDR     - Device address */</span>
<a name="l01205"></a>01205 <span class="preprocessor">#define CHANNR                 0x0A           </span><span class="comment">/*  CHANNR   - Channel number */</span>
<a name="l01206"></a>01206 <span class="preprocessor">#define FSCTRL1                0x0B           </span><span class="comment">/*  FSCTRL1  - Frequency synthesizer control */</span>
<a name="l01207"></a>01207 <span class="preprocessor">#define FSCTRL0                0x0C           </span><span class="comment">/*  FSCTRL0  - Frequency synthesizer control */</span>
<a name="l01208"></a>01208 <span class="preprocessor">#define FREQ2                  0x0D           </span><span class="comment">/*  FREQ2    - Frequency control word, high byte */</span>
<a name="l01209"></a>01209 <span class="preprocessor">#define FREQ1                  0x0E           </span><span class="comment">/*  FREQ1    - Frequency control word, middle byte */</span>
<a name="l01210"></a>01210 <span class="preprocessor">#define FREQ0                  0x0F           </span><span class="comment">/*  FREQ0    - Frequency control word, low byte */</span>
<a name="l01211"></a>01211 <span class="preprocessor">#define MDMCFG4                0x10           </span><span class="comment">/*  MDMCFG4  - Modem configuration */</span>
<a name="l01212"></a>01212 <span class="preprocessor">#define MDMCFG3                0x11           </span><span class="comment">/*  MDMCFG3  - Modem configuration */</span>
<a name="l01213"></a>01213 <span class="preprocessor">#define MDMCFG2                0x12           </span><span class="comment">/*  MDMCFG2  - Modem configuration */</span>
<a name="l01214"></a>01214 <span class="preprocessor">#define MDMCFG1                0x13           </span><span class="comment">/*  MDMCFG1  - Modem configuration */</span>
<a name="l01215"></a>01215 <span class="preprocessor">#define MDMCFG0                0x14           </span><span class="comment">/*  MDMCFG0  - Modem configuration */</span>
<a name="l01216"></a>01216 <span class="preprocessor">#define DEVIATN                0x15           </span><span class="comment">/*  DEVIATN  - Modem deviation setting */</span>
<a name="l01217"></a>01217 <span class="preprocessor">#define MCSM2                  0x16           </span><span class="comment">/*  MCSM2    - Main Radio Control State Machine configuration */</span>
<a name="l01218"></a>01218 <span class="preprocessor">#define MCSM1                  0x17           </span><span class="comment">/*  MCSM1    - Main Radio Control State Machine configuration */</span>
<a name="l01219"></a>01219 <span class="preprocessor">#define MCSM0                  0x18           </span><span class="comment">/*  MCSM0    - Main Radio Control State Machine configuration */</span>
<a name="l01220"></a>01220 <span class="preprocessor">#define FOCCFG                 0x19           </span><span class="comment">/*  FOCCFG   - Frequency Offset Compensation configuration */</span>
<a name="l01221"></a>01221 <span class="preprocessor">#define BSCFG                  0x1A           </span><span class="comment">/*  BSCFG    - Bit Synchronization configuration */</span>
<a name="l01222"></a>01222 <span class="preprocessor">#define AGCCTRL2               0x1B           </span><span class="comment">/*  AGCCTRL2 - AGC control */</span>
<a name="l01223"></a>01223 <span class="preprocessor">#define AGCCTRL1               0x1C           </span><span class="comment">/*  AGCCTRL1 - AGC control */</span>
<a name="l01224"></a>01224 <span class="preprocessor">#define AGCCTRL0               0x1D           </span><span class="comment">/*  AGCCTRL0 - AGC control */</span>
<a name="l01225"></a>01225 <span class="preprocessor">#define WOREVT1                0x1E           </span><span class="comment">/*  WOREVT1  - High byte Event0 timeout */</span>
<a name="l01226"></a>01226 <span class="preprocessor">#define WOREVT0                0x1F           </span><span class="comment">/*  WOREVT0  - Low byte Event0 timeout */</span>
<a name="l01227"></a>01227 <span class="preprocessor">#define WORCTRL                0x20           </span><span class="comment">/*  WORCTRL  - Wake On Radio control */</span>
<a name="l01228"></a>01228 <span class="preprocessor">#define FREND1                 0x21           </span><span class="comment">/*  FREND1   - Front end RX configuration */</span>
<a name="l01229"></a>01229 <span class="preprocessor">#define FREND0                 0x22           </span><span class="comment">/*  FREDN0   - Front end TX configuration */</span>
<a name="l01230"></a>01230 <span class="preprocessor">#define FSCAL3                 0x23           </span><span class="comment">/*  FSCAL3   - Frequency synthesizer calibration */</span>
<a name="l01231"></a>01231 <span class="preprocessor">#define FSCAL2                 0x24           </span><span class="comment">/*  FSCAL2   - Frequency synthesizer calibration */</span>
<a name="l01232"></a>01232 <span class="preprocessor">#define FSCAL1                 0x25           </span><span class="comment">/*  FSCAL1   - Frequency synthesizer calibration */</span>
<a name="l01233"></a>01233 <span class="preprocessor">#define FSCAL0                 0x26           </span><span class="comment">/*  FSCAL0   - Frequency synthesizer calibration */</span>
<a name="l01234"></a>01234 <span class="comment">//#define RCCTRL1             0x27      /*  RCCTRL1  - RC oscillator configuration */</span>
<a name="l01235"></a>01235 <span class="comment">//#define RCCTRL0             0x28      /*  RCCTRL0  - RC oscillator configuration */</span>
<a name="l01236"></a>01236 <span class="preprocessor">#define FSTEST                 0x29           </span><span class="comment">/*  FSTEST   - Frequency synthesizer calibration control */</span>
<a name="l01237"></a>01237 <span class="preprocessor">#define PTEST                  0x2A           </span><span class="comment">/*  PTEST    - Production test */</span>
<a name="l01238"></a>01238 <span class="preprocessor">#define AGCTEST                0x2B           </span><span class="comment">/*  AGCTEST  - AGC test */</span>
<a name="l01239"></a>01239 <span class="preprocessor">#define TEST2                  0x2C           </span><span class="comment">/*  TEST2    - Various test settings */</span>
<a name="l01240"></a>01240 <span class="preprocessor">#define TEST1                  0x2D           </span><span class="comment">/*  TEST1    - Various test settings */</span>
<a name="l01241"></a>01241 <span class="preprocessor">#define TEST0                  0x2E           </span><span class="comment">/*  TEST0    - Various test settings */</span>
<a name="l01242"></a>01242 
<a name="l01243"></a>01243 <span class="comment">/* status registers */</span>
<a name="l01244"></a>01244 <span class="preprocessor">#define PARTNUM                0x30           </span><span class="comment">/*  PARTNUM    - Chip ID */</span>
<a name="l01245"></a>01245 <span class="preprocessor">#define VERSION                0x31           </span><span class="comment">/*  VERSION    - Chip ID */</span>
<a name="l01246"></a>01246 <span class="preprocessor">#define FREQEST                0x32           </span><span class="comment">/*  FREQEST     Frequency Offset Estimate from demodulator */</span>
<a name="l01247"></a>01247 <span class="preprocessor">#define LQI                    0x33           </span><span class="comment">/*  LQI         Demodulator estimate for Link Quality */</span>
<a name="l01248"></a>01248 <span class="preprocessor">#define RSSI                   0x34           </span><span class="comment">/*  RSSI        Received signal strength indication */</span>
<a name="l01249"></a>01249 <span class="preprocessor">#define MARCSTATE              0x35           </span><span class="comment">/*  MARCSTATE   Main Radio Control State Machine state */</span>
<a name="l01250"></a>01250 <span class="preprocessor">#define WORTIME1               0x36           </span><span class="comment">/*  WORTIME1    High byte of WOR time */</span>
<a name="l01251"></a>01251 <span class="preprocessor">#define WORTIME0               0x37           </span><span class="comment">/*  WORTIME0    Low byte of WOR time */</span>
<a name="l01252"></a>01252 <span class="preprocessor">#define PKTSTATUS              0x38           </span><span class="comment">/*  PKTSTATUS   Current GDOx status and packet status */</span>
<a name="l01253"></a>01253 <span class="preprocessor">#define VCO_VC_DAC             0x39           </span><span class="comment">/*  VCO_VC_DAC  Current setting from PLL calibration module */</span>
<a name="l01254"></a>01254 <span class="preprocessor">#define TXBYTES                0x3A           </span><span class="comment">/*  TXBYTES     Underflow and number of bytes */</span>
<a name="l01255"></a>01255 <span class="preprocessor">#define RXBYTES                0x3B           </span><span class="comment">/*  RXBYTES     Overflow and number of bytes */</span>
<a name="l01256"></a>01256 
<a name="l01257"></a>01257 <span class="comment">/* burst write registers */</span>
<a name="l01258"></a>01258 <span class="preprocessor">#define PATABLE                0x3E           </span><span class="comment">/*  PATABLE - PA control settings table */</span>
<a name="l01259"></a>01259 <span class="preprocessor">#define TXFIFO                 0x3F           </span><span class="comment">/*  TXFIFO  - Transmit FIFO */</span>
<a name="l01260"></a>01260 <span class="preprocessor">#define RXFIFO                 0x3F           </span><span class="comment">/*  RXFIFO  - Receive FIFO */</span>
<a name="l01261"></a>01261 
<a name="l01262"></a>01262 <span class="comment">/* Radio Core Instructions */</span>
<a name="l01263"></a>01263 <span class="comment">/* command strobes               */</span>
<a name="l01264"></a>01264 <span class="preprocessor">#define RF_SRES                0x30           </span><span class="comment">/*  SRES    - Reset chip. */</span>
<a name="l01265"></a>01265 <span class="preprocessor">#define RF_SFSTXON             0x31           </span><span class="comment">/*  SFSTXON - Enable and calibrate frequency synthesizer. */</span>
<a name="l01266"></a>01266 <span class="preprocessor">#define RF_SXOFF               0x32           </span><span class="comment">/*  SXOFF   - Turn off crystal oscillator. */</span>
<a name="l01267"></a>01267 <span class="preprocessor">#define RF_SCAL                0x33           </span><span class="comment">/*  SCAL    - Calibrate frequency synthesizer and turn it off. */</span>
<a name="l01268"></a>01268 <span class="preprocessor">#define RF_SRX                 0x34           </span><span class="comment">/*  SRX     - Enable RX. Perform calibration if enabled. */</span>
<a name="l01269"></a>01269 <span class="preprocessor">#define RF_STX                 0x35           </span><span class="comment">/*  STX     - Enable TX. If in RX state, only enable TX if CCA passes. */</span>
<a name="l01270"></a>01270 <span class="preprocessor">#define RF_SIDLE               0x36           </span><span class="comment">/*  SIDLE   - Exit RX / TX, turn off frequency synthesizer. */</span>
<a name="l01271"></a>01271 <span class="comment">//#define RF_SRSVD            0x37      /*  SRVSD   - Reserved.  Do not use. */</span>
<a name="l01272"></a>01272 <span class="preprocessor">#define RF_SWOR                0x38           </span><span class="comment">/*  SWOR    - Start automatic RX polling sequence (Wake-on-Radio) */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#define RF_SPWD                0x39           </span><span class="comment">/*  SPWD    - Enter power down mode when CSn goes high. */</span>
<a name="l01274"></a>01274 <span class="preprocessor">#define RF_SFRX                0x3A           </span><span class="comment">/*  SFRX    - Flush the RX FIFO buffer. */</span>
<a name="l01275"></a>01275 <span class="preprocessor">#define RF_SFTX                0x3B           </span><span class="comment">/*  SFTX    - Flush the TX FIFO buffer. */</span>
<a name="l01276"></a>01276 <span class="preprocessor">#define RF_SWORRST             0x3C           </span><span class="comment">/*  SWORRST - Reset real time clock. */</span>
<a name="l01277"></a>01277 <span class="preprocessor">#define RF_SNOP                0x3D           </span><span class="comment">/*  SNOP    - No operation. Returns status byte. */</span>
<a name="l01278"></a>01278 
<a name="l01279"></a>01279 <span class="preprocessor">#define RF_RXSTAT              0x80           </span><span class="comment">/* Used in combination with strobe commands delivers number of availabe bytes in RX FIFO with return status */</span>
<a name="l01280"></a>01280 <span class="preprocessor">#define RF_TXSTAT              0x00           </span><span class="comment">/* Used in combination with strobe commands delivers number of availabe bytes in TX FIFO with return status */</span>
<a name="l01281"></a>01281 
<a name="l01282"></a>01282 <span class="comment">/* other radio instr */</span>
<a name="l01283"></a>01283 <span class="preprocessor">#define RF_SNGLREGRD           0x80</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLREGWR           0x00</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#define RF_REGRD               0xC0</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#define RF_REGWR               0x40</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#define RF_STATREGRD           0xC0           </span><span class="comment">/* Read single radio core status register */</span>
<a name="l01288"></a>01288 <span class="preprocessor">#define RF_SNGLPATABRD         (RF_SNGLREGRD+PATABLE)</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLPATABWR         (RF_SNGLREGWR+PATABLE)</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#define RF_PATABRD             (RF_REGRD+PATABLE)</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span><span class="preprocessor">#define RF_PATABWR             (RF_REGWR+PATABLE)</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLRXRD            (RF_SNGLREGRD+RXFIFO)</span>
<a name="l01293"></a>01293 <span class="preprocessor"></span><span class="preprocessor">#define RF_SNGLTXWR            (RF_SNGLREGWR+TXFIFO)</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span><span class="preprocessor">#define RF_RXFIFORD            (RF_REGRD+RXFIFO)</span>
<a name="l01295"></a>01295 <span class="preprocessor"></span><span class="preprocessor">#define RF_TXFIFOWR            (RF_REGWR+TXFIFO)</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span>
<a name="l01297"></a>01297 <span class="comment">/*************************************************************</span>
<a name="l01298"></a>01298 <span class="comment">* CRC Module</span>
<a name="l01299"></a>01299 <span class="comment">*************************************************************/</span>
<a name="l01300"></a>01300 <span class="preprocessor">#define __MSP430_HAS_CRC__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l01301"></a>01301 <span class="preprocessor">#define __MSP430_BASEADDRESS_CRC__ 0x0150</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span><span class="preprocessor">#define CRC_BASE               __MSP430_BASEADDRESS_CRC__</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span>
<a name="l01304"></a>01304 SFR_16BIT(CRCDI);                             <span class="comment">/* CRC Data In Register */</span>
<a name="l01305"></a>01305 SFR_8BIT(CRCDI_L);                            <span class="comment">/* CRC Data In Register */</span>
<a name="l01306"></a>01306 SFR_8BIT(CRCDI_H);                            <span class="comment">/* CRC Data In Register */</span>
<a name="l01307"></a>01307 SFR_16BIT(CRCINIRES);                         <span class="comment">/* CRC Initialisation Register and Result Register*/</span>
<a name="l01308"></a>01308 SFR_8BIT(CRCINIRES_L);                        <span class="comment">/* CRC Initialisation Register and Result Register*/</span>
<a name="l01309"></a>01309 SFR_8BIT(CRCINIRES_H);                        <span class="comment">/* CRC Initialisation Register and Result Register*/</span>
<a name="l01310"></a>01310 
<a name="l01311"></a>01311 <span class="comment">/************************************************************</span>
<a name="l01312"></a>01312 <span class="comment">* DMA_X</span>
<a name="l01313"></a>01313 <span class="comment">************************************************************/</span>
<a name="l01314"></a>01314 <span class="preprocessor">#define __MSP430_HAS_DMAX_3__                 </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l01315"></a>01315 <span class="preprocessor">#define __MSP430_BASEADDRESS_DMAX_3__ 0x0500</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#define DMA_BASE               __MSP430_BASEADDRESS_DMAX_3__</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span>
<a name="l01318"></a>01318 SFR_16BIT(DMACTL0);                           <span class="comment">/* DMA Module Control 0 */</span>
<a name="l01319"></a>01319 SFR_8BIT(DMACTL0_L);                          <span class="comment">/* DMA Module Control 0 */</span>
<a name="l01320"></a>01320 SFR_8BIT(DMACTL0_H);                          <span class="comment">/* DMA Module Control 0 */</span>
<a name="l01321"></a>01321 SFR_16BIT(DMACTL1);                           <span class="comment">/* DMA Module Control 1 */</span>
<a name="l01322"></a>01322 SFR_8BIT(DMACTL1_L);                          <span class="comment">/* DMA Module Control 1 */</span>
<a name="l01323"></a>01323 SFR_8BIT(DMACTL1_H);                          <span class="comment">/* DMA Module Control 1 */</span>
<a name="l01324"></a>01324 SFR_16BIT(DMACTL2);                           <span class="comment">/* DMA Module Control 2 */</span>
<a name="l01325"></a>01325 SFR_8BIT(DMACTL2_L);                          <span class="comment">/* DMA Module Control 2 */</span>
<a name="l01326"></a>01326 SFR_8BIT(DMACTL2_H);                          <span class="comment">/* DMA Module Control 2 */</span>
<a name="l01327"></a>01327 SFR_16BIT(DMACTL3);                           <span class="comment">/* DMA Module Control 3 */</span>
<a name="l01328"></a>01328 SFR_8BIT(DMACTL3_L);                          <span class="comment">/* DMA Module Control 3 */</span>
<a name="l01329"></a>01329 SFR_8BIT(DMACTL3_H);                          <span class="comment">/* DMA Module Control 3 */</span>
<a name="l01330"></a>01330 SFR_16BIT(DMACTL4);                           <span class="comment">/* DMA Module Control 4 */</span>
<a name="l01331"></a>01331 SFR_8BIT(DMACTL4_L);                          <span class="comment">/* DMA Module Control 4 */</span>
<a name="l01332"></a>01332 SFR_8BIT(DMACTL4_H);                          <span class="comment">/* DMA Module Control 4 */</span>
<a name="l01333"></a>01333 SFR_16BIT(DMAIV);                             <span class="comment">/* DMA Interrupt Vector Word */</span>
<a name="l01334"></a>01334 SFR_8BIT(DMAIV_L);                            <span class="comment">/* DMA Interrupt Vector Word */</span>
<a name="l01335"></a>01335 SFR_8BIT(DMAIV_H);                            <span class="comment">/* DMA Interrupt Vector Word */</span>
<a name="l01336"></a>01336 
<a name="l01337"></a>01337 SFR_16BIT(DMA0CTL);                           <span class="comment">/* DMA Channel 0 Control */</span>
<a name="l01338"></a>01338 SFR_8BIT(DMA0CTL_L);                          <span class="comment">/* DMA Channel 0 Control */</span>
<a name="l01339"></a>01339 SFR_8BIT(DMA0CTL_H);                          <span class="comment">/* DMA Channel 0 Control */</span>
<a name="l01340"></a>01340 SFR_20BIT(DMA0SA);                            <span class="comment">/* DMA Channel 0 Source Address */</span>
<a name="l01341"></a>01341 SFR_16BIT(DMA0SAL);                           <span class="comment">/* DMA Channel 0 Source Address */</span>
<a name="l01342"></a>01342 SFR_16BIT(DMA0SAH);                           <span class="comment">/* DMA Channel 0 Source Address */</span>
<a name="l01343"></a>01343 SFR_20BIT(DMA0DA);                            <span class="comment">/* DMA Channel 0 Destination Address */</span>
<a name="l01344"></a>01344 SFR_16BIT(DMA0DAL);                           <span class="comment">/* DMA Channel 0 Destination Address */</span>
<a name="l01345"></a>01345 SFR_16BIT(DMA0DAH);                           <span class="comment">/* DMA Channel 0 Destination Address */</span>
<a name="l01346"></a>01346 SFR_16BIT(DMA0SZ);                            <span class="comment">/* DMA Channel 0 Transfer Size */</span>
<a name="l01347"></a>01347 
<a name="l01348"></a>01348 SFR_16BIT(DMA1CTL);                           <span class="comment">/* DMA Channel 1 Control */</span>
<a name="l01349"></a>01349 SFR_8BIT(DMA1CTL_L);                          <span class="comment">/* DMA Channel 1 Control */</span>
<a name="l01350"></a>01350 SFR_8BIT(DMA1CTL_H);                          <span class="comment">/* DMA Channel 1 Control */</span>
<a name="l01351"></a>01351 SFR_20BIT(DMA1SA);                            <span class="comment">/* DMA Channel 1 Source Address */</span>
<a name="l01352"></a>01352 SFR_16BIT(DMA1SAL);                           <span class="comment">/* DMA Channel 1 Source Address */</span>
<a name="l01353"></a>01353 SFR_16BIT(DMA1SAH);                           <span class="comment">/* DMA Channel 1 Source Address */</span>
<a name="l01354"></a>01354 SFR_20BIT(DMA1DA);                            <span class="comment">/* DMA Channel 1 Destination Address */</span>
<a name="l01355"></a>01355 SFR_16BIT(DMA1DAL);                           <span class="comment">/* DMA Channel 1 Destination Address */</span>
<a name="l01356"></a>01356 SFR_16BIT(DMA1DAH);                           <span class="comment">/* DMA Channel 1 Destination Address */</span>
<a name="l01357"></a>01357 SFR_16BIT(DMA1SZ);                            <span class="comment">/* DMA Channel 1 Transfer Size */</span>
<a name="l01358"></a>01358 
<a name="l01359"></a>01359 SFR_16BIT(DMA2CTL);                           <span class="comment">/* DMA Channel 2 Control */</span>
<a name="l01360"></a>01360 SFR_8BIT(DMA2CTL_L);                          <span class="comment">/* DMA Channel 2 Control */</span>
<a name="l01361"></a>01361 SFR_8BIT(DMA2CTL_H);                          <span class="comment">/* DMA Channel 2 Control */</span>
<a name="l01362"></a>01362 SFR_20BIT(DMA2SA);                            <span class="comment">/* DMA Channel 2 Source Address */</span>
<a name="l01363"></a>01363 SFR_16BIT(DMA2SAL);                           <span class="comment">/* DMA Channel 2 Source Address */</span>
<a name="l01364"></a>01364 SFR_16BIT(DMA2SAH);                           <span class="comment">/* DMA Channel 2 Source Address */</span>
<a name="l01365"></a>01365 SFR_20BIT(DMA2DA);                            <span class="comment">/* DMA Channel 2 Destination Address */</span>
<a name="l01366"></a>01366 SFR_16BIT(DMA2DAL);                           <span class="comment">/* DMA Channel 2 Destination Address */</span>
<a name="l01367"></a>01367 SFR_16BIT(DMA2DAH);                           <span class="comment">/* DMA Channel 2 Destination Address */</span>
<a name="l01368"></a>01368 SFR_16BIT(DMA2SZ);                            <span class="comment">/* DMA Channel 2 Transfer Size */</span>
<a name="l01369"></a>01369 
<a name="l01370"></a>01370 <span class="comment">/* DMACTL0 Control Bits */</span>
<a name="l01371"></a>01371 <span class="preprocessor">#define DMA0TSEL0              (0x0001)       </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span>
<a name="l01372"></a>01372 <span class="preprocessor">#define DMA0TSEL1              (0x0002)       </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span>
<a name="l01373"></a>01373 <span class="preprocessor">#define DMA0TSEL2              (0x0004)       </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span>
<a name="l01374"></a>01374 <span class="preprocessor">#define DMA0TSEL3              (0x0008)       </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span>
<a name="l01375"></a>01375 <span class="preprocessor">#define DMA0TSEL4              (0x0010)       </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span>
<a name="l01376"></a>01376 <span class="preprocessor">#define DMA1TSEL0              (0x0100)       </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span>
<a name="l01377"></a>01377 <span class="preprocessor">#define DMA1TSEL1              (0x0200)       </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span>
<a name="l01378"></a>01378 <span class="preprocessor">#define DMA1TSEL2              (0x0400)       </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span>
<a name="l01379"></a>01379 <span class="preprocessor">#define DMA1TSEL3              (0x0800)       </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span>
<a name="l01380"></a>01380 <span class="preprocessor">#define DMA1TSEL4              (0x1000)       </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span>
<a name="l01381"></a>01381 
<a name="l01382"></a>01382 <span class="comment">/* DMACTL0 Control Bits */</span>
<a name="l01383"></a>01383 <span class="preprocessor">#define DMA0TSEL0_L            (0x0001)       </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span>
<a name="l01384"></a>01384 <span class="preprocessor">#define DMA0TSEL1_L            (0x0002)       </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span>
<a name="l01385"></a>01385 <span class="preprocessor">#define DMA0TSEL2_L            (0x0004)       </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span>
<a name="l01386"></a>01386 <span class="preprocessor">#define DMA0TSEL3_L            (0x0008)       </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span>
<a name="l01387"></a>01387 <span class="preprocessor">#define DMA0TSEL4_L            (0x0010)       </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span>
<a name="l01388"></a>01388 
<a name="l01389"></a>01389 <span class="comment">/* DMACTL0 Control Bits */</span>
<a name="l01390"></a>01390 <span class="preprocessor">#define DMA1TSEL0_H            (0x0001)       </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span>
<a name="l01391"></a>01391 <span class="preprocessor">#define DMA1TSEL1_H            (0x0002)       </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span>
<a name="l01392"></a>01392 <span class="preprocessor">#define DMA1TSEL2_H            (0x0004)       </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span>
<a name="l01393"></a>01393 <span class="preprocessor">#define DMA1TSEL3_H            (0x0008)       </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span>
<a name="l01394"></a>01394 <span class="preprocessor">#define DMA1TSEL4_H            (0x0010)       </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span>
<a name="l01395"></a>01395 
<a name="l01396"></a>01396 <span class="comment">/* DMACTL01 Control Bits */</span>
<a name="l01397"></a>01397 <span class="preprocessor">#define DMA2TSEL0              (0x0001)       </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span>
<a name="l01398"></a>01398 <span class="preprocessor">#define DMA2TSEL1              (0x0002)       </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span>
<a name="l01399"></a>01399 <span class="preprocessor">#define DMA2TSEL2              (0x0004)       </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span>
<a name="l01400"></a>01400 <span class="preprocessor">#define DMA2TSEL3              (0x0008)       </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span>
<a name="l01401"></a>01401 <span class="preprocessor">#define DMA2TSEL4              (0x0010)       </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span>
<a name="l01402"></a>01402 
<a name="l01403"></a>01403 <span class="comment">/* DMACTL01 Control Bits */</span>
<a name="l01404"></a>01404 <span class="preprocessor">#define DMA2TSEL0_L            (0x0001)       </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span>
<a name="l01405"></a>01405 <span class="preprocessor">#define DMA2TSEL1_L            (0x0002)       </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span>
<a name="l01406"></a>01406 <span class="preprocessor">#define DMA2TSEL2_L            (0x0004)       </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span>
<a name="l01407"></a>01407 <span class="preprocessor">#define DMA2TSEL3_L            (0x0008)       </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span>
<a name="l01408"></a>01408 <span class="preprocessor">#define DMA2TSEL4_L            (0x0010)       </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span>
<a name="l01409"></a>01409 
<a name="l01410"></a>01410 <span class="comment">/* DMACTL4 Control Bits */</span>
<a name="l01411"></a>01411 <span class="preprocessor">#define ENNMI                  (0x0001)       </span><span class="comment">/* Enable NMI interruption of DMA */</span>
<a name="l01412"></a>01412 <span class="preprocessor">#define ROUNDROBIN             (0x0002)       </span><span class="comment">/* Round-Robin DMA channel priorities */</span>
<a name="l01413"></a>01413 <span class="preprocessor">#define DMARMWDIS              (0x0004)       </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span>
<a name="l01414"></a>01414 
<a name="l01415"></a>01415 <span class="comment">/* DMACTL4 Control Bits */</span>
<a name="l01416"></a>01416 <span class="preprocessor">#define ENNMI_L                (0x0001)       </span><span class="comment">/* Enable NMI interruption of DMA */</span>
<a name="l01417"></a>01417 <span class="preprocessor">#define ROUNDROBIN_L           (0x0002)       </span><span class="comment">/* Round-Robin DMA channel priorities */</span>
<a name="l01418"></a>01418 <span class="preprocessor">#define DMARMWDIS_L            (0x0004)       </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span>
<a name="l01419"></a>01419 
<a name="l01420"></a>01420 <span class="comment">/* DMAxCTL Control Bits */</span>
<a name="l01421"></a>01421 <span class="preprocessor">#define DMAREQ                 (0x0001)       </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span>
<a name="l01422"></a>01422 <span class="preprocessor">#define DMAABORT               (0x0002)       </span><span class="comment">/* DMA transfer aborted by NMI */</span>
<a name="l01423"></a>01423 <span class="preprocessor">#define DMAIE                  (0x0004)       </span><span class="comment">/* DMA interrupt enable */</span>
<a name="l01424"></a>01424 <span class="preprocessor">#define DMAIFG                 (0x0008)       </span><span class="comment">/* DMA interrupt flag */</span>
<a name="l01425"></a>01425 <span class="preprocessor">#define DMAEN                  (0x0010)       </span><span class="comment">/* DMA enable */</span>
<a name="l01426"></a>01426 <span class="preprocessor">#define DMALEVEL               (0x0020)       </span><span class="comment">/* DMA level sensitive trigger select */</span>
<a name="l01427"></a>01427 <span class="preprocessor">#define DMASRCBYTE             (0x0040)       </span><span class="comment">/* DMA source byte */</span>
<a name="l01428"></a>01428 <span class="preprocessor">#define DMADSTBYTE             (0x0080)       </span><span class="comment">/* DMA destination byte */</span>
<a name="l01429"></a>01429 <span class="preprocessor">#define DMASRCINCR0            (0x0100)       </span><span class="comment">/* DMA source increment bit 0 */</span>
<a name="l01430"></a>01430 <span class="preprocessor">#define DMASRCINCR1            (0x0200)       </span><span class="comment">/* DMA source increment bit 1 */</span>
<a name="l01431"></a>01431 <span class="preprocessor">#define DMADSTINCR0            (0x0400)       </span><span class="comment">/* DMA destination increment bit 0 */</span>
<a name="l01432"></a>01432 <span class="preprocessor">#define DMADSTINCR1            (0x0800)       </span><span class="comment">/* DMA destination increment bit 1 */</span>
<a name="l01433"></a>01433 <span class="preprocessor">#define DMADT0                 (0x1000)       </span><span class="comment">/* DMA transfer mode bit 0 */</span>
<a name="l01434"></a>01434 <span class="preprocessor">#define DMADT1                 (0x2000)       </span><span class="comment">/* DMA transfer mode bit 1 */</span>
<a name="l01435"></a>01435 <span class="preprocessor">#define DMADT2                 (0x4000)       </span><span class="comment">/* DMA transfer mode bit 2 */</span>
<a name="l01436"></a>01436 
<a name="l01437"></a>01437 <span class="comment">/* DMAxCTL Control Bits */</span>
<a name="l01438"></a>01438 <span class="preprocessor">#define DMAREQ_L               (0x0001)       </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span>
<a name="l01439"></a>01439 <span class="preprocessor">#define DMAABORT_L             (0x0002)       </span><span class="comment">/* DMA transfer aborted by NMI */</span>
<a name="l01440"></a>01440 <span class="preprocessor">#define DMAIE_L                (0x0004)       </span><span class="comment">/* DMA interrupt enable */</span>
<a name="l01441"></a>01441 <span class="preprocessor">#define DMAIFG_L               (0x0008)       </span><span class="comment">/* DMA interrupt flag */</span>
<a name="l01442"></a>01442 <span class="preprocessor">#define DMAEN_L                (0x0010)       </span><span class="comment">/* DMA enable */</span>
<a name="l01443"></a>01443 <span class="preprocessor">#define DMALEVEL_L             (0x0020)       </span><span class="comment">/* DMA level sensitive trigger select */</span>
<a name="l01444"></a>01444 <span class="preprocessor">#define DMASRCBYTE_L           (0x0040)       </span><span class="comment">/* DMA source byte */</span>
<a name="l01445"></a>01445 <span class="preprocessor">#define DMADSTBYTE_L           (0x0080)       </span><span class="comment">/* DMA destination byte */</span>
<a name="l01446"></a>01446 
<a name="l01447"></a>01447 <span class="comment">/* DMAxCTL Control Bits */</span>
<a name="l01448"></a>01448 <span class="preprocessor">#define DMASRCINCR0_H          (0x0001)       </span><span class="comment">/* DMA source increment bit 0 */</span>
<a name="l01449"></a>01449 <span class="preprocessor">#define DMASRCINCR1_H          (0x0002)       </span><span class="comment">/* DMA source increment bit 1 */</span>
<a name="l01450"></a>01450 <span class="preprocessor">#define DMADSTINCR0_H          (0x0004)       </span><span class="comment">/* DMA destination increment bit 0 */</span>
<a name="l01451"></a>01451 <span class="preprocessor">#define DMADSTINCR1_H          (0x0008)       </span><span class="comment">/* DMA destination increment bit 1 */</span>
<a name="l01452"></a>01452 <span class="preprocessor">#define DMADT0_H               (0x0010)       </span><span class="comment">/* DMA transfer mode bit 0 */</span>
<a name="l01453"></a>01453 <span class="preprocessor">#define DMADT1_H               (0x0020)       </span><span class="comment">/* DMA transfer mode bit 1 */</span>
<a name="l01454"></a>01454 <span class="preprocessor">#define DMADT2_H               (0x0040)       </span><span class="comment">/* DMA transfer mode bit 2 */</span>
<a name="l01455"></a>01455 
<a name="l01456"></a>01456 <span class="preprocessor">#define DMASWDW                (0*0x0040u)    </span><span class="comment">/* DMA transfer: source word to destination word */</span>
<a name="l01457"></a>01457 <span class="preprocessor">#define DMASBDW                (1*0x0040u)    </span><span class="comment">/* DMA transfer: source byte to destination word */</span>
<a name="l01458"></a>01458 <span class="preprocessor">#define DMASWDB                (2*0x0040u)    </span><span class="comment">/* DMA transfer: source word to destination byte */</span>
<a name="l01459"></a>01459 <span class="preprocessor">#define DMASBDB                (3*0x0040u)    </span><span class="comment">/* DMA transfer: source byte to destination byte */</span>
<a name="l01460"></a>01460 
<a name="l01461"></a>01461 <span class="preprocessor">#define DMASRCINCR_0           (0*0x0100u)    </span><span class="comment">/* DMA source increment 0: source address unchanged */</span>
<a name="l01462"></a>01462 <span class="preprocessor">#define DMASRCINCR_1           (1*0x0100u)    </span><span class="comment">/* DMA source increment 1: source address unchanged */</span>
<a name="l01463"></a>01463 <span class="preprocessor">#define DMASRCINCR_2           (2*0x0100u)    </span><span class="comment">/* DMA source increment 2: source address decremented */</span>
<a name="l01464"></a>01464 <span class="preprocessor">#define DMASRCINCR_3           (3*0x0100u)    </span><span class="comment">/* DMA source increment 3: source address incremented */</span>
<a name="l01465"></a>01465 
<a name="l01466"></a>01466 <span class="preprocessor">#define DMADSTINCR_0           (0*0x0400u)    </span><span class="comment">/* DMA destination increment 0: destination address unchanged */</span>
<a name="l01467"></a>01467 <span class="preprocessor">#define DMADSTINCR_1           (1*0x0400u)    </span><span class="comment">/* DMA destination increment 1: destination address unchanged */</span>
<a name="l01468"></a>01468 <span class="preprocessor">#define DMADSTINCR_2           (2*0x0400u)    </span><span class="comment">/* DMA destination increment 2: destination address decremented */</span>
<a name="l01469"></a>01469 <span class="preprocessor">#define DMADSTINCR_3           (3*0x0400u)    </span><span class="comment">/* DMA destination increment 3: destination address incremented */</span>
<a name="l01470"></a>01470 
<a name="l01471"></a>01471 <span class="preprocessor">#define DMADT_0                (0*0x1000u)    </span><span class="comment">/* DMA transfer mode 0: Single transfer */</span>
<a name="l01472"></a>01472 <span class="preprocessor">#define DMADT_1                (1*0x1000u)    </span><span class="comment">/* DMA transfer mode 1: Block transfer */</span>
<a name="l01473"></a>01473 <span class="preprocessor">#define DMADT_2                (2*0x1000u)    </span><span class="comment">/* DMA transfer mode 2: Burst-Block transfer */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#define DMADT_3                (3*0x1000u)    </span><span class="comment">/* DMA transfer mode 3: Burst-Block transfer */</span>
<a name="l01475"></a>01475 <span class="preprocessor">#define DMADT_4                (4*0x1000u)    </span><span class="comment">/* DMA transfer mode 4: Repeated Single transfer */</span>
<a name="l01476"></a>01476 <span class="preprocessor">#define DMADT_5                (5*0x1000u)    </span><span class="comment">/* DMA transfer mode 5: Repeated Block transfer */</span>
<a name="l01477"></a>01477 <span class="preprocessor">#define DMADT_6                (6*0x1000u)    </span><span class="comment">/* DMA transfer mode 6: Repeated Burst-Block transfer */</span>
<a name="l01478"></a>01478 <span class="preprocessor">#define DMADT_7                (7*0x1000u)    </span><span class="comment">/* DMA transfer mode 7: Repeated Burst-Block transfer */</span>
<a name="l01479"></a>01479 
<a name="l01480"></a>01480 <span class="comment">/* DMAIV Definitions */</span>
<a name="l01481"></a>01481 <span class="preprocessor">#define DMAIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l01482"></a>01482 <span class="preprocessor">#define DMAIV_DMA0IFG          (0x0002)       </span><span class="comment">/* DMA0IFG*/</span>
<a name="l01483"></a>01483 <span class="preprocessor">#define DMAIV_DMA1IFG          (0x0004)       </span><span class="comment">/* DMA1IFG*/</span>
<a name="l01484"></a>01484 <span class="preprocessor">#define DMAIV_DMA2IFG          (0x0006)       </span><span class="comment">/* DMA2IFG*/</span>
<a name="l01485"></a>01485 
<a name="l01486"></a>01486 <span class="preprocessor">#define DMA0TSEL_0             (0*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 0:  DMA_REQ (sw) */</span>
<a name="l01487"></a>01487 <span class="preprocessor">#define DMA0TSEL_1             (1*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span>
<a name="l01488"></a>01488 <span class="preprocessor">#define DMA0TSEL_2             (2*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span>
<a name="l01489"></a>01489 <span class="preprocessor">#define DMA0TSEL_3             (3*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span>
<a name="l01490"></a>01490 <span class="preprocessor">#define DMA0TSEL_4             (4*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span>
<a name="l01491"></a>01491 <span class="preprocessor">#define DMA0TSEL_5             (5*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 5:  TimerB (TB0CCR0.IFG) */</span>
<a name="l01492"></a>01492 <span class="preprocessor">#define DMA0TSEL_6             (6*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 6:  TimerB (TB0CCR2.IFG) */</span>
<a name="l01493"></a>01493 <span class="preprocessor">#define DMA0TSEL_7             (7*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 7:  Reserved */</span>
<a name="l01494"></a>01494 <span class="preprocessor">#define DMA0TSEL_8             (8*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 8:  Reserved */</span>
<a name="l01495"></a>01495 <span class="preprocessor">#define DMA0TSEL_9             (9*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 9:  Reserved */</span>
<a name="l01496"></a>01496 <span class="preprocessor">#define DMA0TSEL_10            (10*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 10: Reserved */</span>
<a name="l01497"></a>01497 <span class="preprocessor">#define DMA0TSEL_11            (11*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 11: Reserved */</span>
<a name="l01498"></a>01498 <span class="preprocessor">#define DMA0TSEL_12            (12*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 12: Reserved */</span>
<a name="l01499"></a>01499 <span class="preprocessor">#define DMA0TSEL_13            (13*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 13: Reserved */</span>
<a name="l01500"></a>01500 <span class="preprocessor">#define DMA0TSEL_14            (14*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 14: RFRXIFG */</span>
<a name="l01501"></a>01501 <span class="preprocessor">#define DMA0TSEL_15            (15*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 15: RFTXIFG */</span>
<a name="l01502"></a>01502 <span class="preprocessor">#define DMA0TSEL_16            (16*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 16: USCIA0 receive */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#define DMA0TSEL_17            (17*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 17: USCIA0 transmit */</span>
<a name="l01504"></a>01504 <span class="preprocessor">#define DMA0TSEL_18            (18*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 18: USCIB0 receive */</span>
<a name="l01505"></a>01505 <span class="preprocessor">#define DMA0TSEL_19            (19*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 19: USCIB0 transmit */</span>
<a name="l01506"></a>01506 <span class="preprocessor">#define DMA0TSEL_20            (20*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 20: Reserved  */</span>
<a name="l01507"></a>01507 <span class="preprocessor">#define DMA0TSEL_21            (21*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 21: Reserved  */</span>
<a name="l01508"></a>01508 <span class="preprocessor">#define DMA0TSEL_22            (22*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 22: Reserved  */</span>
<a name="l01509"></a>01509 <span class="preprocessor">#define DMA0TSEL_23            (23*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 23: Reserved  */</span>
<a name="l01510"></a>01510 <span class="preprocessor">#define DMA0TSEL_24            (24*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 24: ADC12IFGx */</span>
<a name="l01511"></a>01511 <span class="preprocessor">#define DMA0TSEL_25            (25*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 25: Reserved */</span>
<a name="l01512"></a>01512 <span class="preprocessor">#define DMA0TSEL_26            (26*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 26: Reserved */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#define DMA0TSEL_27            (27*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 27: Reserved */</span>
<a name="l01514"></a>01514 <span class="preprocessor">#define DMA0TSEL_28            (28*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 28: Reserved */</span>
<a name="l01515"></a>01515 <span class="preprocessor">#define DMA0TSEL_29            (29*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 29: Multiplier ready */</span>
<a name="l01516"></a>01516 <span class="preprocessor">#define DMA0TSEL_30            (30*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 30: previous DMA channel DMA2IFG */</span>
<a name="l01517"></a>01517 <span class="preprocessor">#define DMA0TSEL_31            (31*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 31: ext. Trigger (DMAE0) */</span>
<a name="l01518"></a>01518 
<a name="l01519"></a>01519 <span class="preprocessor">#define DMA1TSEL_0             (0*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 0:  DMA_REQ (sw) */</span>
<a name="l01520"></a>01520 <span class="preprocessor">#define DMA1TSEL_1             (1*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span>
<a name="l01521"></a>01521 <span class="preprocessor">#define DMA1TSEL_2             (2*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span>
<a name="l01522"></a>01522 <span class="preprocessor">#define DMA1TSEL_3             (3*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span>
<a name="l01523"></a>01523 <span class="preprocessor">#define DMA1TSEL_4             (4*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span>
<a name="l01524"></a>01524 <span class="preprocessor">#define DMA1TSEL_5             (5*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 5:  TimerB (TB0CCR0.IFG) */</span>
<a name="l01525"></a>01525 <span class="preprocessor">#define DMA1TSEL_6             (6*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 6:  TimerB (TB0CCR2.IFG) */</span>
<a name="l01526"></a>01526 <span class="preprocessor">#define DMA1TSEL_7             (7*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 7:  Reserved */</span>
<a name="l01527"></a>01527 <span class="preprocessor">#define DMA1TSEL_8             (8*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 8:  Reserved */</span>
<a name="l01528"></a>01528 <span class="preprocessor">#define DMA1TSEL_9             (9*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 9:  Reserved */</span>
<a name="l01529"></a>01529 <span class="preprocessor">#define DMA1TSEL_10            (10*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 10: Reserved */</span>
<a name="l01530"></a>01530 <span class="preprocessor">#define DMA1TSEL_11            (11*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 11: Reserved */</span>
<a name="l01531"></a>01531 <span class="preprocessor">#define DMA1TSEL_12            (12*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 12: Reserved */</span>
<a name="l01532"></a>01532 <span class="preprocessor">#define DMA1TSEL_13            (13*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 13: Reserved */</span>
<a name="l01533"></a>01533 <span class="preprocessor">#define DMA1TSEL_14            (14*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 14: RFRXIFG */</span>
<a name="l01534"></a>01534 <span class="preprocessor">#define DMA1TSEL_15            (15*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 15: RFTXIFG */</span>
<a name="l01535"></a>01535 <span class="preprocessor">#define DMA1TSEL_16            (16*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 16: USCIA0 receive */</span>
<a name="l01536"></a>01536 <span class="preprocessor">#define DMA1TSEL_17            (17*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 17: USCIA0 transmit */</span>
<a name="l01537"></a>01537 <span class="preprocessor">#define DMA1TSEL_18            (18*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 18: USCIB0 receive */</span>
<a name="l01538"></a>01538 <span class="preprocessor">#define DMA1TSEL_19            (19*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 19: USCIB0 transmit */</span>
<a name="l01539"></a>01539 <span class="preprocessor">#define DMA1TSEL_20            (20*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 20: Reserved  */</span>
<a name="l01540"></a>01540 <span class="preprocessor">#define DMA1TSEL_21            (21*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 21: Reserved  */</span>
<a name="l01541"></a>01541 <span class="preprocessor">#define DMA1TSEL_22            (22*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 22: Reserved  */</span>
<a name="l01542"></a>01542 <span class="preprocessor">#define DMA1TSEL_23            (23*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 23: Reserved  */</span>
<a name="l01543"></a>01543 <span class="preprocessor">#define DMA1TSEL_24            (24*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 24: ADC12IFGx */</span>
<a name="l01544"></a>01544 <span class="preprocessor">#define DMA1TSEL_25            (25*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 25: Reserved */</span>
<a name="l01545"></a>01545 <span class="preprocessor">#define DMA1TSEL_26            (26*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 26: Reserved */</span>
<a name="l01546"></a>01546 <span class="preprocessor">#define DMA1TSEL_27            (27*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 27: Reserved */</span>
<a name="l01547"></a>01547 <span class="preprocessor">#define DMA1TSEL_28            (28*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 28: Reserved */</span>
<a name="l01548"></a>01548 <span class="preprocessor">#define DMA1TSEL_29            (29*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 29: Multiplier ready */</span>
<a name="l01549"></a>01549 <span class="preprocessor">#define DMA1TSEL_30            (30*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 30: previous DMA channel DMA0IFG */</span>
<a name="l01550"></a>01550 <span class="preprocessor">#define DMA1TSEL_31            (31*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 31: ext. Trigger (DMAE0) */</span>
<a name="l01551"></a>01551 
<a name="l01552"></a>01552 <span class="preprocessor">#define DMA2TSEL_0             (0*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 0:  DMA_REQ (sw) */</span>
<a name="l01553"></a>01553 <span class="preprocessor">#define DMA2TSEL_1             (1*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span>
<a name="l01554"></a>01554 <span class="preprocessor">#define DMA2TSEL_2             (2*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span>
<a name="l01555"></a>01555 <span class="preprocessor">#define DMA2TSEL_3             (3*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span>
<a name="l01556"></a>01556 <span class="preprocessor">#define DMA2TSEL_4             (4*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span>
<a name="l01557"></a>01557 <span class="preprocessor">#define DMA2TSEL_5             (5*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 5:  TimerB (TB0CCR0.IFG) */</span>
<a name="l01558"></a>01558 <span class="preprocessor">#define DMA2TSEL_6             (6*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 6:  TimerB (TB0CCR2.IFG) */</span>
<a name="l01559"></a>01559 <span class="preprocessor">#define DMA2TSEL_7             (7*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 7:  Reserved */</span>
<a name="l01560"></a>01560 <span class="preprocessor">#define DMA2TSEL_8             (8*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 8:  Reserved */</span>
<a name="l01561"></a>01561 <span class="preprocessor">#define DMA2TSEL_9             (9*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 9:  Reserved */</span>
<a name="l01562"></a>01562 <span class="preprocessor">#define DMA2TSEL_10            (10*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 10: Reserved */</span>
<a name="l01563"></a>01563 <span class="preprocessor">#define DMA2TSEL_11            (11*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 11: Reserved */</span>
<a name="l01564"></a>01564 <span class="preprocessor">#define DMA2TSEL_12            (12*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 12: Reserved */</span>
<a name="l01565"></a>01565 <span class="preprocessor">#define DMA2TSEL_13            (13*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 13: Reserved */</span>
<a name="l01566"></a>01566 <span class="preprocessor">#define DMA2TSEL_14            (14*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 14: RFRXIFG */</span>
<a name="l01567"></a>01567 <span class="preprocessor">#define DMA2TSEL_15            (15*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 15: RFTXIFG */</span>
<a name="l01568"></a>01568 <span class="preprocessor">#define DMA2TSEL_16            (16*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 16: USCIA0 receive */</span>
<a name="l01569"></a>01569 <span class="preprocessor">#define DMA2TSEL_17            (17*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 17: USCIA0 transmit */</span>
<a name="l01570"></a>01570 <span class="preprocessor">#define DMA2TSEL_18            (18*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 18: USCIB0 receive */</span>
<a name="l01571"></a>01571 <span class="preprocessor">#define DMA2TSEL_19            (19*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 19: USCIB0 transmit */</span>
<a name="l01572"></a>01572 <span class="preprocessor">#define DMA2TSEL_20            (20*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 20: Reserved  */</span>
<a name="l01573"></a>01573 <span class="preprocessor">#define DMA2TSEL_21            (21*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 21: Reserved  */</span>
<a name="l01574"></a>01574 <span class="preprocessor">#define DMA2TSEL_22            (22*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 22: Reserved  */</span>
<a name="l01575"></a>01575 <span class="preprocessor">#define DMA2TSEL_23            (23*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 23: Reserved  */</span>
<a name="l01576"></a>01576 <span class="preprocessor">#define DMA2TSEL_24            (24*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 24: ADC12IFGx */</span>
<a name="l01577"></a>01577 <span class="preprocessor">#define DMA2TSEL_25            (25*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 25: Reserved */</span>
<a name="l01578"></a>01578 <span class="preprocessor">#define DMA2TSEL_26            (26*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 26: Reserved */</span>
<a name="l01579"></a>01579 <span class="preprocessor">#define DMA2TSEL_27            (27*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 27: Reserved */</span>
<a name="l01580"></a>01580 <span class="preprocessor">#define DMA2TSEL_28            (28*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 28: Reserved */</span>
<a name="l01581"></a>01581 <span class="preprocessor">#define DMA2TSEL_29            (29*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 29: Multiplier ready */</span>
<a name="l01582"></a>01582 <span class="preprocessor">#define DMA2TSEL_30            (30*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 30: previous DMA channel DMA1IFG */</span>
<a name="l01583"></a>01583 <span class="preprocessor">#define DMA2TSEL_31            (31*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 31: ext. Trigger (DMAE0) */</span>
<a name="l01584"></a>01584 
<a name="l01585"></a>01585 <span class="preprocessor">#define DMA0TSEL__DMA_REQ      (0*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 0:  DMA_REQ (sw) */</span>
<a name="l01586"></a>01586 <span class="preprocessor">#define DMA0TSEL__TA0CCR0      (1*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span>
<a name="l01587"></a>01587 <span class="preprocessor">#define DMA0TSEL__TA0CCR2      (2*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span>
<a name="l01588"></a>01588 <span class="preprocessor">#define DMA0TSEL__TA1CCR0      (3*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span>
<a name="l01589"></a>01589 <span class="preprocessor">#define DMA0TSEL__TA1CCR2      (4*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span>
<a name="l01590"></a>01590 <span class="preprocessor">#define DMA0TSEL__TB0CCR0      (5*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 5:  TimerB (TB0CCR0.IFG) */</span>
<a name="l01591"></a>01591 <span class="preprocessor">#define DMA0TSEL__TB0CCR2      (6*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 6:  TimerB (TB0CCR2.IFG) */</span>
<a name="l01592"></a>01592 <span class="preprocessor">#define DMA0TSEL__RES7         (7*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 7:  Reserved */</span>
<a name="l01593"></a>01593 <span class="preprocessor">#define DMA0TSEL__RES8         (8*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 8:  Reserved */</span>
<a name="l01594"></a>01594 <span class="preprocessor">#define DMA0TSEL__RES9         (9*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 9:  Reserved */</span>
<a name="l01595"></a>01595 <span class="preprocessor">#define DMA0TSEL__RES10        (10*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 10: Reserved */</span>
<a name="l01596"></a>01596 <span class="preprocessor">#define DMA0TSEL__RES11        (11*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 11: Reserved */</span>
<a name="l01597"></a>01597 <span class="preprocessor">#define DMA0TSEL__RES12        (12*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 12: Reserved */</span>
<a name="l01598"></a>01598 <span class="preprocessor">#define DMA0TSEL__RES13        (13*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 13: Reserved */</span>
<a name="l01599"></a>01599 <span class="preprocessor">#define DMA0TSEL__RFRXIFG      (14*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 14: RFRXIFG */</span>
<a name="l01600"></a>01600 <span class="preprocessor">#define DMA0TSEL__RFTXIFG      (15*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 15: RFTXIFG */</span>
<a name="l01601"></a>01601 <span class="preprocessor">#define DMA0TSEL__USCIA0RX     (16*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 16: USCIA0 receive */</span>
<a name="l01602"></a>01602 <span class="preprocessor">#define DMA0TSEL__USCIA0TX     (17*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 17: USCIA0 transmit */</span>
<a name="l01603"></a>01603 <span class="preprocessor">#define DMA0TSEL__USCIB0RX     (18*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 18: USCIB0 receive */</span>
<a name="l01604"></a>01604 <span class="preprocessor">#define DMA0TSEL__USCIB0TX     (19*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 19: USCIB0 transmit */</span>
<a name="l01605"></a>01605 <span class="preprocessor">#define DMA0TSEL__RES20        (20*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 20: Reserved  */</span>
<a name="l01606"></a>01606 <span class="preprocessor">#define DMA0TSEL__RES21        (21*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 21: Reserved  */</span>
<a name="l01607"></a>01607 <span class="preprocessor">#define DMA0TSEL__RES22        (22*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 22: Reserved  */</span>
<a name="l01608"></a>01608 <span class="preprocessor">#define DMA0TSEL__RES23        (23*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 23: Reserved  */</span>
<a name="l01609"></a>01609 <span class="preprocessor">#define DMA0TSEL__ADC12IFG     (24*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 24: ADC12IFGx */</span>
<a name="l01610"></a>01610 <span class="preprocessor">#define DMA0TSEL__RES25        (25*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 25: Reserved */</span>
<a name="l01611"></a>01611 <span class="preprocessor">#define DMA0TSEL__RES26        (26*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 26: Reserved */</span>
<a name="l01612"></a>01612 <span class="preprocessor">#define DMA0TSEL__RES27        (27*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 27: Reserved */</span>
<a name="l01613"></a>01613 <span class="preprocessor">#define DMA0TSEL__RES28        (28*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 28: Reserved */</span>
<a name="l01614"></a>01614 <span class="preprocessor">#define DMA0TSEL__MPY          (29*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 29: Multiplier ready */</span>
<a name="l01615"></a>01615 <span class="preprocessor">#define DMA0TSEL__DMA2IFG      (30*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 30: previous DMA channel DMA2IFG */</span>
<a name="l01616"></a>01616 <span class="preprocessor">#define DMA0TSEL__DMAE0        (31*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 31: ext. Trigger (DMAE0) */</span>
<a name="l01617"></a>01617 
<a name="l01618"></a>01618 <span class="preprocessor">#define DMA1TSEL__DMA_REQ      (0*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 0:  DMA_REQ (sw) */</span>
<a name="l01619"></a>01619 <span class="preprocessor">#define DMA1TSEL__TA0CCR0      (1*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span>
<a name="l01620"></a>01620 <span class="preprocessor">#define DMA1TSEL__TA0CCR2      (2*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span>
<a name="l01621"></a>01621 <span class="preprocessor">#define DMA1TSEL__TA1CCR0      (3*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span>
<a name="l01622"></a>01622 <span class="preprocessor">#define DMA1TSEL__TA1CCR2      (4*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span>
<a name="l01623"></a>01623 <span class="preprocessor">#define DMA1TSEL__TB0CCR0      (5*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 5:  TimerB (TB0CCR0.IFG) */</span>
<a name="l01624"></a>01624 <span class="preprocessor">#define DMA1TSEL__TB0CCR2      (6*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 6:  TimerB (TB0CCR2.IFG) */</span>
<a name="l01625"></a>01625 <span class="preprocessor">#define DMA1TSEL__RES7         (7*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 7:  Reserved */</span>
<a name="l01626"></a>01626 <span class="preprocessor">#define DMA1TSEL__RES8         (8*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 8:  Reserved */</span>
<a name="l01627"></a>01627 <span class="preprocessor">#define DMA1TSEL__RES9         (9*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 9:  Reserved */</span>
<a name="l01628"></a>01628 <span class="preprocessor">#define DMA1TSEL__RES10        (10*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 10: Reserved */</span>
<a name="l01629"></a>01629 <span class="preprocessor">#define DMA1TSEL__RES11        (11*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 11: Reserved */</span>
<a name="l01630"></a>01630 <span class="preprocessor">#define DMA1TSEL__RES12        (12*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 12: Reserved */</span>
<a name="l01631"></a>01631 <span class="preprocessor">#define DMA1TSEL__RES13        (13*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 13: Reserved */</span>
<a name="l01632"></a>01632 <span class="preprocessor">#define DMA1TSEL__RFRXIFG      (14*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 14: RFRXIFG */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#define DMA1TSEL__RFTXIFG      (15*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 15: RFTXIFG */</span>
<a name="l01634"></a>01634 <span class="preprocessor">#define DMA1TSEL__USCIA0RX     (16*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 16: USCIA0 receive */</span>
<a name="l01635"></a>01635 <span class="preprocessor">#define DMA1TSEL__USCIA0TX     (17*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 17: USCIA0 transmit */</span>
<a name="l01636"></a>01636 <span class="preprocessor">#define DMA1TSEL__USCIB0RX     (18*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 18: USCIB0 receive */</span>
<a name="l01637"></a>01637 <span class="preprocessor">#define DMA1TSEL__USCIB0TX     (19*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 19: USCIB0 transmit */</span>
<a name="l01638"></a>01638 <span class="preprocessor">#define DMA1TSEL__RES20        (20*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 20: Reserved  */</span>
<a name="l01639"></a>01639 <span class="preprocessor">#define DMA1TSEL__RES21        (21*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 21: Reserved  */</span>
<a name="l01640"></a>01640 <span class="preprocessor">#define DMA1TSEL__RES22        (22*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 22: Reserved  */</span>
<a name="l01641"></a>01641 <span class="preprocessor">#define DMA1TSEL__RES23        (23*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 23: Reserved  */</span>
<a name="l01642"></a>01642 <span class="preprocessor">#define DMA1TSEL__ADC12IFG     (24*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 24: ADC12IFGx */</span>
<a name="l01643"></a>01643 <span class="preprocessor">#define DMA1TSEL__RES25        (25*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 25: Reserved */</span>
<a name="l01644"></a>01644 <span class="preprocessor">#define DMA1TSEL__RES26        (26*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 26: Reserved */</span>
<a name="l01645"></a>01645 <span class="preprocessor">#define DMA1TSEL__RES27        (27*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 27: Reserved */</span>
<a name="l01646"></a>01646 <span class="preprocessor">#define DMA1TSEL__RES28        (28*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 28: Reserved */</span>
<a name="l01647"></a>01647 <span class="preprocessor">#define DMA1TSEL__MPY          (29*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 29: Multiplier ready */</span>
<a name="l01648"></a>01648 <span class="preprocessor">#define DMA1TSEL__DMA0IFG      (30*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 30: previous DMA channel DMA0IFG */</span>
<a name="l01649"></a>01649 <span class="preprocessor">#define DMA1TSEL__DMAE0        (31*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 31: ext. Trigger (DMAE0) */</span>
<a name="l01650"></a>01650 
<a name="l01651"></a>01651 <span class="preprocessor">#define DMA2TSEL__DMA_REQ      (0*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 0:  DMA_REQ (sw) */</span>
<a name="l01652"></a>01652 <span class="preprocessor">#define DMA2TSEL__TA0CCR0      (1*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span>
<a name="l01653"></a>01653 <span class="preprocessor">#define DMA2TSEL__TA0CCR2      (2*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span>
<a name="l01654"></a>01654 <span class="preprocessor">#define DMA2TSEL__TA1CCR0      (3*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span>
<a name="l01655"></a>01655 <span class="preprocessor">#define DMA2TSEL__TA1CCR2      (4*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span>
<a name="l01656"></a>01656 <span class="preprocessor">#define DMA2TSEL__TB0CCR0      (5*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 5:  TimerB (TB0CCR0.IFG) */</span>
<a name="l01657"></a>01657 <span class="preprocessor">#define DMA2TSEL__TB0CCR2      (6*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 6:  TimerB (TB0CCR2.IFG) */</span>
<a name="l01658"></a>01658 <span class="preprocessor">#define DMA2TSEL__RES7         (7*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 7:  Reserved */</span>
<a name="l01659"></a>01659 <span class="preprocessor">#define DMA2TSEL__RES8         (8*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 8:  Reserved */</span>
<a name="l01660"></a>01660 <span class="preprocessor">#define DMA2TSEL__RES9         (9*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 9:  Reserved */</span>
<a name="l01661"></a>01661 <span class="preprocessor">#define DMA2TSEL__RES10        (10*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 10: Reserved */</span>
<a name="l01662"></a>01662 <span class="preprocessor">#define DMA2TSEL__RES11        (11*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 11: Reserved */</span>
<a name="l01663"></a>01663 <span class="preprocessor">#define DMA2TSEL__RES12        (12*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 12: Reserved */</span>
<a name="l01664"></a>01664 <span class="preprocessor">#define DMA2TSEL__RES13        (13*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 13: Reserved */</span>
<a name="l01665"></a>01665 <span class="preprocessor">#define DMA2TSEL__RFRXIFG      (14*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 14: RFRXIFG */</span>
<a name="l01666"></a>01666 <span class="preprocessor">#define DMA2TSEL__RFTXIFG      (15*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 15: RFTXIFG */</span>
<a name="l01667"></a>01667 <span class="preprocessor">#define DMA2TSEL__USCIA0RX     (16*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 16: USCIA0 receive */</span>
<a name="l01668"></a>01668 <span class="preprocessor">#define DMA2TSEL__USCIA0TX     (17*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 17: USCIA0 transmit */</span>
<a name="l01669"></a>01669 <span class="preprocessor">#define DMA2TSEL__USCIB0RX     (18*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 18: USCIB0 receive */</span>
<a name="l01670"></a>01670 <span class="preprocessor">#define DMA2TSEL__USCIB0TX     (19*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 19: USCIB0 transmit */</span>
<a name="l01671"></a>01671 <span class="preprocessor">#define DMA2TSEL__RES20        (20*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 20: Reserved  */</span>
<a name="l01672"></a>01672 <span class="preprocessor">#define DMA2TSEL__RES21        (21*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 21: Reserved  */</span>
<a name="l01673"></a>01673 <span class="preprocessor">#define DMA2TSEL__RES22        (22*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 22: Reserved  */</span>
<a name="l01674"></a>01674 <span class="preprocessor">#define DMA2TSEL__RES23        (23*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 23: Reserved  */</span>
<a name="l01675"></a>01675 <span class="preprocessor">#define DMA2TSEL__ADC12IFG     (24*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 24: ADC12IFGx */</span>
<a name="l01676"></a>01676 <span class="preprocessor">#define DMA2TSEL__RES25        (25*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 25: Reserved */</span>
<a name="l01677"></a>01677 <span class="preprocessor">#define DMA2TSEL__RES26        (26*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 26: Reserved */</span>
<a name="l01678"></a>01678 <span class="preprocessor">#define DMA2TSEL__RES27        (27*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 27: Reserved */</span>
<a name="l01679"></a>01679 <span class="preprocessor">#define DMA2TSEL__RES28        (28*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 28: Reserved */</span>
<a name="l01680"></a>01680 <span class="preprocessor">#define DMA2TSEL__MPY          (29*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 29: Multiplier ready */</span>
<a name="l01681"></a>01681 <span class="preprocessor">#define DMA2TSEL__DMA1IFG      (30*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 30: previous DMA channel DMA1IFG */</span>
<a name="l01682"></a>01682 <span class="preprocessor">#define DMA2TSEL__DMAE0        (31*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 31: ext. Trigger (DMAE0) */</span>
<a name="l01683"></a>01683 
<a name="l01684"></a>01684 <span class="comment">/*************************************************************</span>
<a name="l01685"></a>01685 <span class="comment">* Flash Memory</span>
<a name="l01686"></a>01686 <span class="comment">*************************************************************/</span>
<a name="l01687"></a>01687 <span class="preprocessor">#define __MSP430_HAS_FLASH__                  </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l01688"></a>01688 <span class="preprocessor">#define __MSP430_BASEADDRESS_FLASH__ 0x0140</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BASE             __MSP430_BASEADDRESS_FLASH__</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span>
<a name="l01691"></a>01691 SFR_16BIT(FCTL1);                             <span class="comment">/* FLASH Control 1 */</span>
<a name="l01692"></a>01692 SFR_8BIT(FCTL1_L);                            <span class="comment">/* FLASH Control 1 */</span>
<a name="l01693"></a>01693 SFR_8BIT(FCTL1_H);                            <span class="comment">/* FLASH Control 1 */</span>
<a name="l01694"></a>01694 <span class="comment">//sfrbw    FCTL2                  (0x0142)  /* FLASH Control 2 */</span>
<a name="l01695"></a>01695 SFR_16BIT(FCTL3);                             <span class="comment">/* FLASH Control 3 */</span>
<a name="l01696"></a>01696 SFR_8BIT(FCTL3_L);                            <span class="comment">/* FLASH Control 3 */</span>
<a name="l01697"></a>01697 SFR_8BIT(FCTL3_H);                            <span class="comment">/* FLASH Control 3 */</span>
<a name="l01698"></a>01698 SFR_16BIT(FCTL4);                             <span class="comment">/* FLASH Control 4 */</span>
<a name="l01699"></a>01699 SFR_8BIT(FCTL4_L);                            <span class="comment">/* FLASH Control 4 */</span>
<a name="l01700"></a>01700 SFR_8BIT(FCTL4_H);                            <span class="comment">/* FLASH Control 4 */</span>
<a name="l01701"></a>01701 
<a name="l01702"></a>01702 <span class="preprocessor">#define FRPW                   (0x9600)       </span><span class="comment">/* Flash password returned by read */</span>
<a name="l01703"></a>01703 <span class="preprocessor">#define FWPW                   (0xA500)       </span><span class="comment">/* Flash password for write */</span>
<a name="l01704"></a>01704 <span class="preprocessor">#define FXPW                   (0x3300)       </span><span class="comment">/* for use with XOR instruction */</span>
<a name="l01705"></a>01705 <span class="preprocessor">#define FRKEY                  (0x9600)       </span><span class="comment">/* (legacy definition) Flash key returned by read */</span>
<a name="l01706"></a>01706 <span class="preprocessor">#define FWKEY                  (0xA500)       </span><span class="comment">/* (legacy definition) Flash key for write */</span>
<a name="l01707"></a>01707 <span class="preprocessor">#define FXKEY                  (0x3300)       </span><span class="comment">/* (legacy definition) for use with XOR instruction */</span>
<a name="l01708"></a>01708 
<a name="l01709"></a>01709 <span class="comment">/* FCTL1 Control Bits */</span>
<a name="l01710"></a>01710 <span class="comment">//#define RESERVED            (0x0001)  /* Reserved */</span>
<a name="l01711"></a>01711 <span class="preprocessor">#define ERASE                  (0x0002)       </span><span class="comment">/* Enable bit for Flash segment erase */</span>
<a name="l01712"></a>01712 <span class="preprocessor">#define MERAS                  (0x0004)       </span><span class="comment">/* Enable bit for Flash mass erase */</span>
<a name="l01713"></a>01713 <span class="comment">//#define RESERVED            (0x0008)  /* Reserved */</span>
<a name="l01714"></a>01714 <span class="comment">//#define RESERVED            (0x0010)  /* Reserved */</span>
<a name="l01715"></a>01715 <span class="preprocessor">#define SWRT                   (0x0020)       </span><span class="comment">/* Smart Write enable */</span>
<a name="l01716"></a>01716 <span class="preprocessor">#define WRT                    (0x0040)       </span><span class="comment">/* Enable bit for Flash write */</span>
<a name="l01717"></a>01717 <span class="preprocessor">#define BLKWRT                 (0x0080)       </span><span class="comment">/* Enable bit for Flash segment write */</span>
<a name="l01718"></a>01718 
<a name="l01719"></a>01719 <span class="comment">/* FCTL1 Control Bits */</span>
<a name="l01720"></a>01720 <span class="comment">//#define RESERVED            (0x0001)  /* Reserved */</span>
<a name="l01721"></a>01721 <span class="preprocessor">#define ERASE_L                (0x0002)       </span><span class="comment">/* Enable bit for Flash segment erase */</span>
<a name="l01722"></a>01722 <span class="preprocessor">#define MERAS_L                (0x0004)       </span><span class="comment">/* Enable bit for Flash mass erase */</span>
<a name="l01723"></a>01723 <span class="comment">//#define RESERVED            (0x0008)  /* Reserved */</span>
<a name="l01724"></a>01724 <span class="comment">//#define RESERVED            (0x0010)  /* Reserved */</span>
<a name="l01725"></a>01725 <span class="preprocessor">#define SWRT_L                 (0x0020)       </span><span class="comment">/* Smart Write enable */</span>
<a name="l01726"></a>01726 <span class="preprocessor">#define WRT_L                  (0x0040)       </span><span class="comment">/* Enable bit for Flash write */</span>
<a name="l01727"></a>01727 <span class="preprocessor">#define BLKWRT_L               (0x0080)       </span><span class="comment">/* Enable bit for Flash segment write */</span>
<a name="l01728"></a>01728 
<a name="l01729"></a>01729 <span class="comment">/* FCTL3 Control Bits */</span>
<a name="l01730"></a>01730 <span class="preprocessor">#define BUSY                   (0x0001)       </span><span class="comment">/* Flash busy: 1 */</span>
<a name="l01731"></a>01731 <span class="preprocessor">#define KEYV                   (0x0002)       </span><span class="comment">/* Flash Key violation flag */</span>
<a name="l01732"></a>01732 <span class="preprocessor">#define ACCVIFG                (0x0004)       </span><span class="comment">/* Flash Access violation flag */</span>
<a name="l01733"></a>01733 <span class="preprocessor">#define WAIT                   (0x0008)       </span><span class="comment">/* Wait flag for segment write */</span>
<a name="l01734"></a>01734 <span class="preprocessor">#define LOCK                   (0x0010)       </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span>
<a name="l01735"></a>01735 <span class="preprocessor">#define EMEX                   (0x0020)       </span><span class="comment">/* Flash Emergency Exit */</span>
<a name="l01736"></a>01736 <span class="preprocessor">#define LOCKA                  (0x0040)       </span><span class="comment">/* Segment A Lock bit: read = 1 - Segment is locked (read only) */</span>
<a name="l01737"></a>01737 <span class="comment">//#define RESERVED            (0x0080)  /* Reserved */</span>
<a name="l01738"></a>01738 
<a name="l01739"></a>01739 <span class="comment">/* FCTL3 Control Bits */</span>
<a name="l01740"></a>01740 <span class="preprocessor">#define BUSY_L                 (0x0001)       </span><span class="comment">/* Flash busy: 1 */</span>
<a name="l01741"></a>01741 <span class="preprocessor">#define KEYV_L                 (0x0002)       </span><span class="comment">/* Flash Key violation flag */</span>
<a name="l01742"></a>01742 <span class="preprocessor">#define ACCVIFG_L              (0x0004)       </span><span class="comment">/* Flash Access violation flag */</span>
<a name="l01743"></a>01743 <span class="preprocessor">#define WAIT_L                 (0x0008)       </span><span class="comment">/* Wait flag for segment write */</span>
<a name="l01744"></a>01744 <span class="preprocessor">#define LOCK_L                 (0x0010)       </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span>
<a name="l01745"></a>01745 <span class="preprocessor">#define EMEX_L                 (0x0020)       </span><span class="comment">/* Flash Emergency Exit */</span>
<a name="l01746"></a>01746 <span class="preprocessor">#define LOCKA_L                (0x0040)       </span><span class="comment">/* Segment A Lock bit: read = 1 - Segment is locked (read only) */</span>
<a name="l01747"></a>01747 <span class="comment">//#define RESERVED            (0x0080)  /* Reserved */</span>
<a name="l01748"></a>01748 
<a name="l01749"></a>01749 <span class="comment">/* FCTL4 Control Bits */</span>
<a name="l01750"></a>01750 <span class="preprocessor">#define VPE                    (0x0001)       </span><span class="comment">/* Voltage Changed during Program Error Flag */</span>
<a name="l01751"></a>01751 <span class="preprocessor">#define MGR0                   (0x0010)       </span><span class="comment">/* Marginal read 0 mode. */</span>
<a name="l01752"></a>01752 <span class="preprocessor">#define MGR1                   (0x0020)       </span><span class="comment">/* Marginal read 1 mode. */</span>
<a name="l01753"></a>01753 <span class="preprocessor">#define LOCKINFO               (0x0080)       </span><span class="comment">/* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</span>
<a name="l01754"></a>01754 
<a name="l01755"></a>01755 <span class="comment">/* FCTL4 Control Bits */</span>
<a name="l01756"></a>01756 <span class="preprocessor">#define VPE_L                  (0x0001)       </span><span class="comment">/* Voltage Changed during Program Error Flag */</span>
<a name="l01757"></a>01757 <span class="preprocessor">#define MGR0_L                 (0x0010)       </span><span class="comment">/* Marginal read 0 mode. */</span>
<a name="l01758"></a>01758 <span class="preprocessor">#define MGR1_L                 (0x0020)       </span><span class="comment">/* Marginal read 1 mode. */</span>
<a name="l01759"></a>01759 <span class="preprocessor">#define LOCKINFO_L             (0x0080)       </span><span class="comment">/* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</span>
<a name="l01760"></a>01760 
<a name="l01761"></a>01761 <span class="comment">/************************************************************</span>
<a name="l01762"></a>01762 <span class="comment">* LCD_B</span>
<a name="l01763"></a>01763 <span class="comment">************************************************************/</span>
<a name="l01764"></a>01764 <span class="preprocessor">#define __MSP430_HAS_LCD_B__                  </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l01765"></a>01765 <span class="preprocessor">#define __MSP430_BASEADDRESS_LCD_B__ 0x0A00</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span><span class="preprocessor">#define LCD_B_BASE             __MSP430_BASEADDRESS_LCD_B__</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span>
<a name="l01768"></a>01768 SFR_16BIT(LCDBCTL0);                          <span class="comment">/* LCD_B Control Register 0 */</span>
<a name="l01769"></a>01769 SFR_8BIT(LCDBCTL0_L);                         <span class="comment">/* LCD_B Control Register 0 */</span>
<a name="l01770"></a>01770 SFR_8BIT(LCDBCTL0_H);                         <span class="comment">/* LCD_B Control Register 0 */</span>
<a name="l01771"></a>01771 SFR_16BIT(LCDBCTL1);                          <span class="comment">/* LCD_B Control Register 1 */</span>
<a name="l01772"></a>01772 SFR_8BIT(LCDBCTL1_L);                         <span class="comment">/* LCD_B Control Register 1 */</span>
<a name="l01773"></a>01773 SFR_8BIT(LCDBCTL1_H);                         <span class="comment">/* LCD_B Control Register 1 */</span>
<a name="l01774"></a>01774 SFR_16BIT(LCDBBLKCTL);                        <span class="comment">/* LCD_B blinking control register */</span>
<a name="l01775"></a>01775 SFR_8BIT(LCDBBLKCTL_L);                       <span class="comment">/* LCD_B blinking control register */</span>
<a name="l01776"></a>01776 SFR_8BIT(LCDBBLKCTL_H);                       <span class="comment">/* LCD_B blinking control register */</span>
<a name="l01777"></a>01777 SFR_16BIT(LCDBMEMCTL);                        <span class="comment">/* LCD_B memory control register */</span>
<a name="l01778"></a>01778 SFR_8BIT(LCDBMEMCTL_L);                       <span class="comment">/* LCD_B memory control register */</span>
<a name="l01779"></a>01779 SFR_8BIT(LCDBMEMCTL_H);                       <span class="comment">/* LCD_B memory control register */</span>
<a name="l01780"></a>01780 SFR_16BIT(LCDBVCTL);                          <span class="comment">/* LCD_B Voltage Control Register */</span>
<a name="l01781"></a>01781 SFR_8BIT(LCDBVCTL_L);                         <span class="comment">/* LCD_B Voltage Control Register */</span>
<a name="l01782"></a>01782 SFR_8BIT(LCDBVCTL_H);                         <span class="comment">/* LCD_B Voltage Control Register */</span>
<a name="l01783"></a>01783 SFR_16BIT(LCDBPCTL0);                         <span class="comment">/* LCD_B Port Control Register 0 */</span>
<a name="l01784"></a>01784 SFR_8BIT(LCDBPCTL0_L);                        <span class="comment">/* LCD_B Port Control Register 0 */</span>
<a name="l01785"></a>01785 SFR_8BIT(LCDBPCTL0_H);                        <span class="comment">/* LCD_B Port Control Register 0 */</span>
<a name="l01786"></a>01786 SFR_16BIT(LCDBPCTL1);                         <span class="comment">/* LCD_B Port Control Register 1 */</span>
<a name="l01787"></a>01787 SFR_8BIT(LCDBPCTL1_L);                        <span class="comment">/* LCD_B Port Control Register 1 */</span>
<a name="l01788"></a>01788 SFR_8BIT(LCDBPCTL1_H);                        <span class="comment">/* LCD_B Port Control Register 1 */</span>
<a name="l01789"></a>01789 SFR_16BIT(LCDBPCTL2);                         <span class="comment">/* LCD_B Port Control Register 2 */</span>
<a name="l01790"></a>01790 SFR_8BIT(LCDBPCTL2_L);                        <span class="comment">/* LCD_B Port Control Register 2 */</span>
<a name="l01791"></a>01791 SFR_8BIT(LCDBPCTL2_H);                        <span class="comment">/* LCD_B Port Control Register 2 */</span>
<a name="l01792"></a>01792 SFR_16BIT(LCDBPCTL3);                         <span class="comment">/* LCD_B Port Control Register 3 */</span>
<a name="l01793"></a>01793 SFR_8BIT(LCDBPCTL3_L);                        <span class="comment">/* LCD_B Port Control Register 3 */</span>
<a name="l01794"></a>01794 SFR_8BIT(LCDBPCTL3_H);                        <span class="comment">/* LCD_B Port Control Register 3 */</span>
<a name="l01795"></a>01795 SFR_16BIT(LCDBCPCTL);                         <span class="comment">/* LCD_B Charge Pump Control Register 3 */</span>
<a name="l01796"></a>01796 SFR_8BIT(LCDBCPCTL_L);                        <span class="comment">/* LCD_B Charge Pump Control Register 3 */</span>
<a name="l01797"></a>01797 SFR_8BIT(LCDBCPCTL_H);                        <span class="comment">/* LCD_B Charge Pump Control Register 3 */</span>
<a name="l01798"></a>01798 SFR_16BIT(LCDBIV);                            <span class="comment">/* LCD_B Interrupt Vector Register */</span>
<a name="l01799"></a>01799 
<a name="l01800"></a>01800 <span class="comment">// LCDBCTL0</span>
<a name="l01801"></a>01801 <span class="preprocessor">#define LCDON                  (0x0001)       </span><span class="comment">/* LCD_B LCD On */</span>
<a name="l01802"></a>01802 <span class="preprocessor">#define LCDSON                 (0x0004)       </span><span class="comment">/* LCD_B LCD Segments On */</span>
<a name="l01803"></a>01803 <span class="preprocessor">#define LCDMX0                 (0x0008)       </span><span class="comment">/* LCD_B Mux Rate Bit: 0 */</span>
<a name="l01804"></a>01804 <span class="preprocessor">#define LCDMX1                 (0x0010)       </span><span class="comment">/* LCD_B Mux Rate Bit: 1 */</span>
<a name="l01805"></a>01805 <span class="comment">//#define RESERVED            (0x0020)  /* LCD_B RESERVED */</span>
<a name="l01806"></a>01806 <span class="comment">//#define RESERVED            (0x0040)  /* LCD_B RESERVED */</span>
<a name="l01807"></a>01807 <span class="preprocessor">#define LCDSSEL                (0x0080)       </span><span class="comment">/* LCD_B Clock Select */</span>
<a name="l01808"></a>01808 <span class="preprocessor">#define LCDPRE0                (0x0100)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 0 */</span>
<a name="l01809"></a>01809 <span class="preprocessor">#define LCDPRE1                (0x0200)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 1 */</span>
<a name="l01810"></a>01810 <span class="preprocessor">#define LCDPRE2                (0x0400)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 2 */</span>
<a name="l01811"></a>01811 <span class="preprocessor">#define LCDDIV0                (0x0800)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 0 */</span>
<a name="l01812"></a>01812 <span class="preprocessor">#define LCDDIV1                (0x1000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 1 */</span>
<a name="l01813"></a>01813 <span class="preprocessor">#define LCDDIV2                (0x2000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 2 */</span>
<a name="l01814"></a>01814 <span class="preprocessor">#define LCDDIV3                (0x4000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 3 */</span>
<a name="l01815"></a>01815 <span class="preprocessor">#define LCDDIV4                (0x8000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 4 */</span>
<a name="l01816"></a>01816 
<a name="l01817"></a>01817 <span class="comment">// LCDBCTL0</span>
<a name="l01818"></a>01818 <span class="preprocessor">#define LCDON_L                (0x0001)       </span><span class="comment">/* LCD_B LCD On */</span>
<a name="l01819"></a>01819 <span class="preprocessor">#define LCDSON_L               (0x0004)       </span><span class="comment">/* LCD_B LCD Segments On */</span>
<a name="l01820"></a>01820 <span class="preprocessor">#define LCDMX0_L               (0x0008)       </span><span class="comment">/* LCD_B Mux Rate Bit: 0 */</span>
<a name="l01821"></a>01821 <span class="preprocessor">#define LCDMX1_L               (0x0010)       </span><span class="comment">/* LCD_B Mux Rate Bit: 1 */</span>
<a name="l01822"></a>01822 <span class="comment">//#define RESERVED            (0x0020)  /* LCD_B RESERVED */</span>
<a name="l01823"></a>01823 <span class="comment">//#define RESERVED            (0x0040)  /* LCD_B RESERVED */</span>
<a name="l01824"></a>01824 <span class="preprocessor">#define LCDSSEL_L              (0x0080)       </span><span class="comment">/* LCD_B Clock Select */</span>
<a name="l01825"></a>01825 
<a name="l01826"></a>01826 <span class="comment">// LCDBCTL0</span>
<a name="l01827"></a>01827 <span class="comment">//#define RESERVED            (0x0020)  /* LCD_B RESERVED */</span>
<a name="l01828"></a>01828 <span class="comment">//#define RESERVED            (0x0040)  /* LCD_B RESERVED */</span>
<a name="l01829"></a>01829 <span class="preprocessor">#define LCDPRE0_H              (0x0001)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 0 */</span>
<a name="l01830"></a>01830 <span class="preprocessor">#define LCDPRE1_H              (0x0002)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 1 */</span>
<a name="l01831"></a>01831 <span class="preprocessor">#define LCDPRE2_H              (0x0004)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 2 */</span>
<a name="l01832"></a>01832 <span class="preprocessor">#define LCDDIV0_H              (0x0008)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 0 */</span>
<a name="l01833"></a>01833 <span class="preprocessor">#define LCDDIV1_H              (0x0010)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 1 */</span>
<a name="l01834"></a>01834 <span class="preprocessor">#define LCDDIV2_H              (0x0020)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 2 */</span>
<a name="l01835"></a>01835 <span class="preprocessor">#define LCDDIV3_H              (0x0040)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 3 */</span>
<a name="l01836"></a>01836 <span class="preprocessor">#define LCDDIV4_H              (0x0080)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 4 */</span>
<a name="l01837"></a>01837 
<a name="l01838"></a>01838 <span class="preprocessor">#define LCDPRE_0               (0x0000)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /1 */</span>
<a name="l01839"></a>01839 <span class="preprocessor">#define LCDPRE_1               (0x0100)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /2 */</span>
<a name="l01840"></a>01840 <span class="preprocessor">#define LCDPRE_2               (0x0200)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /4 */</span>
<a name="l01841"></a>01841 <span class="preprocessor">#define LCDPRE_3               (0x0300)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /8 */</span>
<a name="l01842"></a>01842 <span class="preprocessor">#define LCDPRE_4               (0x0400)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /16 */</span>
<a name="l01843"></a>01843 <span class="preprocessor">#define LCDPRE_5               (0x0500)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /32 */</span>
<a name="l01844"></a>01844 <span class="preprocessor">#define LCDPRE__1              (0x0000)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /1 */</span>
<a name="l01845"></a>01845 <span class="preprocessor">#define LCDPRE__2              (0x0100)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /2 */</span>
<a name="l01846"></a>01846 <span class="preprocessor">#define LCDPRE__4              (0x0200)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /4 */</span>
<a name="l01847"></a>01847 <span class="preprocessor">#define LCDPRE__8              (0x0300)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /8 */</span>
<a name="l01848"></a>01848 <span class="preprocessor">#define LCDPRE__16             (0x0400)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /16 */</span>
<a name="l01849"></a>01849 <span class="preprocessor">#define LCDPRE__32             (0x0500)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /32 */</span>
<a name="l01850"></a>01850 
<a name="l01851"></a>01851 <span class="preprocessor">#define LCDDIV_0               (0x0000)       </span><span class="comment">/* LCD_B LCD frequency divider: /1 */</span>
<a name="l01852"></a>01852 <span class="preprocessor">#define LCDDIV_1               (0x0800)       </span><span class="comment">/* LCD_B LCD frequency divider: /2 */</span>
<a name="l01853"></a>01853 <span class="preprocessor">#define LCDDIV_2               (0x1000)       </span><span class="comment">/* LCD_B LCD frequency divider: /3 */</span>
<a name="l01854"></a>01854 <span class="preprocessor">#define LCDDIV_3               (0x1800)       </span><span class="comment">/* LCD_B LCD frequency divider: /4 */</span>
<a name="l01855"></a>01855 <span class="preprocessor">#define LCDDIV_4               (0x2000)       </span><span class="comment">/* LCD_B LCD frequency divider: /5 */</span>
<a name="l01856"></a>01856 <span class="preprocessor">#define LCDDIV_5               (0x2800)       </span><span class="comment">/* LCD_B LCD frequency divider: /6 */</span>
<a name="l01857"></a>01857 <span class="preprocessor">#define LCDDIV_6               (0x3000)       </span><span class="comment">/* LCD_B LCD frequency divider: /7 */</span>
<a name="l01858"></a>01858 <span class="preprocessor">#define LCDDIV_7               (0x3800)       </span><span class="comment">/* LCD_B LCD frequency divider: /8 */</span>
<a name="l01859"></a>01859 <span class="preprocessor">#define LCDDIV_8               (0x4000)       </span><span class="comment">/* LCD_B LCD frequency divider: /9 */</span>
<a name="l01860"></a>01860 <span class="preprocessor">#define LCDDIV_9               (0x4800)       </span><span class="comment">/* LCD_B LCD frequency divider: /10 */</span>
<a name="l01861"></a>01861 <span class="preprocessor">#define LCDDIV_10              (0x5000)       </span><span class="comment">/* LCD_B LCD frequency divider: /11 */</span>
<a name="l01862"></a>01862 <span class="preprocessor">#define LCDDIV_11              (0x5800)       </span><span class="comment">/* LCD_B LCD frequency divider: /12 */</span>
<a name="l01863"></a>01863 <span class="preprocessor">#define LCDDIV_12              (0x6000)       </span><span class="comment">/* LCD_B LCD frequency divider: /13 */</span>
<a name="l01864"></a>01864 <span class="preprocessor">#define LCDDIV_13              (0x6800)       </span><span class="comment">/* LCD_B LCD frequency divider: /14 */</span>
<a name="l01865"></a>01865 <span class="preprocessor">#define LCDDIV_14              (0x7000)       </span><span class="comment">/* LCD_B LCD frequency divider: /15 */</span>
<a name="l01866"></a>01866 <span class="preprocessor">#define LCDDIV_15              (0x7800)       </span><span class="comment">/* LCD_B LCD frequency divider: /16 */</span>
<a name="l01867"></a>01867 <span class="preprocessor">#define LCDDIV_16              (0x8000)       </span><span class="comment">/* LCD_B LCD frequency divider: /17 */</span>
<a name="l01868"></a>01868 <span class="preprocessor">#define LCDDIV_17              (0x8800)       </span><span class="comment">/* LCD_B LCD frequency divider: /18 */</span>
<a name="l01869"></a>01869 <span class="preprocessor">#define LCDDIV_18              (0x9000)       </span><span class="comment">/* LCD_B LCD frequency divider: /19 */</span>
<a name="l01870"></a>01870 <span class="preprocessor">#define LCDDIV_19              (0x9800)       </span><span class="comment">/* LCD_B LCD frequency divider: /20 */</span>
<a name="l01871"></a>01871 <span class="preprocessor">#define LCDDIV_20              (0xA000)       </span><span class="comment">/* LCD_B LCD frequency divider: /21 */</span>
<a name="l01872"></a>01872 <span class="preprocessor">#define LCDDIV_21              (0xA800)       </span><span class="comment">/* LCD_B LCD frequency divider: /22 */</span>
<a name="l01873"></a>01873 <span class="preprocessor">#define LCDDIV_22              (0xB000)       </span><span class="comment">/* LCD_B LCD frequency divider: /23 */</span>
<a name="l01874"></a>01874 <span class="preprocessor">#define LCDDIV_23              (0xB800)       </span><span class="comment">/* LCD_B LCD frequency divider: /24 */</span>
<a name="l01875"></a>01875 <span class="preprocessor">#define LCDDIV_24              (0xC000)       </span><span class="comment">/* LCD_B LCD frequency divider: /25 */</span>
<a name="l01876"></a>01876 <span class="preprocessor">#define LCDDIV_25              (0xC800)       </span><span class="comment">/* LCD_B LCD frequency divider: /26 */</span>
<a name="l01877"></a>01877 <span class="preprocessor">#define LCDDIV_26              (0xD000)       </span><span class="comment">/* LCD_B LCD frequency divider: /27 */</span>
<a name="l01878"></a>01878 <span class="preprocessor">#define LCDDIV_27              (0xD800)       </span><span class="comment">/* LCD_B LCD frequency divider: /28 */</span>
<a name="l01879"></a>01879 <span class="preprocessor">#define LCDDIV_28              (0xE000)       </span><span class="comment">/* LCD_B LCD frequency divider: /29 */</span>
<a name="l01880"></a>01880 <span class="preprocessor">#define LCDDIV_29              (0xE800)       </span><span class="comment">/* LCD_B LCD frequency divider: /30 */</span>
<a name="l01881"></a>01881 <span class="preprocessor">#define LCDDIV_30              (0xF000)       </span><span class="comment">/* LCD_B LCD frequency divider: /31 */</span>
<a name="l01882"></a>01882 <span class="preprocessor">#define LCDDIV_31              (0xF800)       </span><span class="comment">/* LCD_B LCD frequency divider: /32 */</span>
<a name="l01883"></a>01883 <span class="preprocessor">#define LCDDIV__1              (0x0000)       </span><span class="comment">/* LCD_B LCD frequency divider: /1 */</span>
<a name="l01884"></a>01884 <span class="preprocessor">#define LCDDIV__2              (0x0800)       </span><span class="comment">/* LCD_B LCD frequency divider: /2 */</span>
<a name="l01885"></a>01885 <span class="preprocessor">#define LCDDIV__3              (0x1000)       </span><span class="comment">/* LCD_B LCD frequency divider: /3 */</span>
<a name="l01886"></a>01886 <span class="preprocessor">#define LCDDIV__4              (0x1800)       </span><span class="comment">/* LCD_B LCD frequency divider: /4 */</span>
<a name="l01887"></a>01887 <span class="preprocessor">#define LCDDIV__5              (0x2000)       </span><span class="comment">/* LCD_B LCD frequency divider: /5 */</span>
<a name="l01888"></a>01888 <span class="preprocessor">#define LCDDIV__6              (0x2800)       </span><span class="comment">/* LCD_B LCD frequency divider: /6 */</span>
<a name="l01889"></a>01889 <span class="preprocessor">#define LCDDIV__7              (0x3000)       </span><span class="comment">/* LCD_B LCD frequency divider: /7 */</span>
<a name="l01890"></a>01890 <span class="preprocessor">#define LCDDIV__8              (0x3800)       </span><span class="comment">/* LCD_B LCD frequency divider: /8 */</span>
<a name="l01891"></a>01891 <span class="preprocessor">#define LCDDIV__9              (0x4000)       </span><span class="comment">/* LCD_B LCD frequency divider: /9 */</span>
<a name="l01892"></a>01892 <span class="preprocessor">#define LCDDIV__10             (0x4800)       </span><span class="comment">/* LCD_B LCD frequency divider: /10 */</span>
<a name="l01893"></a>01893 <span class="preprocessor">#define LCDDIV__11             (0x5000)       </span><span class="comment">/* LCD_B LCD frequency divider: /11 */</span>
<a name="l01894"></a>01894 <span class="preprocessor">#define LCDDIV__12             (0x5800)       </span><span class="comment">/* LCD_B LCD frequency divider: /12 */</span>
<a name="l01895"></a>01895 <span class="preprocessor">#define LCDDIV__13             (0x6000)       </span><span class="comment">/* LCD_B LCD frequency divider: /13 */</span>
<a name="l01896"></a>01896 <span class="preprocessor">#define LCDDIV__14             (0x6800)       </span><span class="comment">/* LCD_B LCD frequency divider: /14 */</span>
<a name="l01897"></a>01897 <span class="preprocessor">#define LCDDIV__15             (0x7000)       </span><span class="comment">/* LCD_B LCD frequency divider: /15 */</span>
<a name="l01898"></a>01898 <span class="preprocessor">#define LCDDIV__16             (0x7800)       </span><span class="comment">/* LCD_B LCD frequency divider: /16 */</span>
<a name="l01899"></a>01899 <span class="preprocessor">#define LCDDIV__17             (0x8000)       </span><span class="comment">/* LCD_B LCD frequency divider: /17 */</span>
<a name="l01900"></a>01900 <span class="preprocessor">#define LCDDIV__18             (0x8800)       </span><span class="comment">/* LCD_B LCD frequency divider: /18 */</span>
<a name="l01901"></a>01901 <span class="preprocessor">#define LCDDIV__19             (0x9000)       </span><span class="comment">/* LCD_B LCD frequency divider: /19 */</span>
<a name="l01902"></a>01902 <span class="preprocessor">#define LCDDIV__20             (0x9800)       </span><span class="comment">/* LCD_B LCD frequency divider: /20 */</span>
<a name="l01903"></a>01903 <span class="preprocessor">#define LCDDIV__21             (0xA000)       </span><span class="comment">/* LCD_B LCD frequency divider: /21 */</span>
<a name="l01904"></a>01904 <span class="preprocessor">#define LCDDIV__22             (0xA800)       </span><span class="comment">/* LCD_B LCD frequency divider: /22 */</span>
<a name="l01905"></a>01905 <span class="preprocessor">#define LCDDIV__23             (0xB000)       </span><span class="comment">/* LCD_B LCD frequency divider: /23 */</span>
<a name="l01906"></a>01906 <span class="preprocessor">#define LCDDIV__24             (0xB800)       </span><span class="comment">/* LCD_B LCD frequency divider: /24 */</span>
<a name="l01907"></a>01907 <span class="preprocessor">#define LCDDIV__25             (0xC000)       </span><span class="comment">/* LCD_B LCD frequency divider: /25 */</span>
<a name="l01908"></a>01908 <span class="preprocessor">#define LCDDIV__26             (0xC800)       </span><span class="comment">/* LCD_B LCD frequency divider: /26 */</span>
<a name="l01909"></a>01909 <span class="preprocessor">#define LCDDIV__27             (0xD000)       </span><span class="comment">/* LCD_B LCD frequency divider: /27 */</span>
<a name="l01910"></a>01910 <span class="preprocessor">#define LCDDIV__28             (0xD800)       </span><span class="comment">/* LCD_B LCD frequency divider: /28 */</span>
<a name="l01911"></a>01911 <span class="preprocessor">#define LCDDIV__29             (0xE000)       </span><span class="comment">/* LCD_B LCD frequency divider: /29 */</span>
<a name="l01912"></a>01912 <span class="preprocessor">#define LCDDIV__30             (0xE800)       </span><span class="comment">/* LCD_B LCD frequency divider: /30 */</span>
<a name="l01913"></a>01913 <span class="preprocessor">#define LCDDIV__31             (0xF000)       </span><span class="comment">/* LCD_B LCD frequency divider: /31 */</span>
<a name="l01914"></a>01914 <span class="preprocessor">#define LCDDIV__32             (0xF800)       </span><span class="comment">/* LCD_B LCD frequency divider: /32 */</span>
<a name="l01915"></a>01915 
<a name="l01916"></a>01916 <span class="comment">/* Display modes coded with Bits 2-4 */</span>
<a name="l01917"></a>01917 <span class="preprocessor">#define LCDSTATIC              (LCDSON)</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span><span class="preprocessor">#define LCD2MUX                (LCDMX0+LCDSON)</span>
<a name="l01919"></a>01919 <span class="preprocessor"></span><span class="preprocessor">#define LCD3MUX                (LCDMX1+LCDSON)</span>
<a name="l01920"></a>01920 <span class="preprocessor"></span><span class="preprocessor">#define LCD4MUX                (LCDMX1+LCDMX0+LCDSON)</span>
<a name="l01921"></a>01921 <span class="preprocessor"></span>
<a name="l01922"></a>01922 <span class="comment">// LCDBCTL1</span>
<a name="l01923"></a>01923 <span class="preprocessor">#define LCDFRMIFG              (0x0001)       </span><span class="comment">/* LCD_B LCD frame interrupt flag */</span>
<a name="l01924"></a>01924 <span class="preprocessor">#define LCDBLKOFFIFG           (0x0002)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span>
<a name="l01925"></a>01925 <span class="preprocessor">#define LCDBLKONIFG            (0x0004)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span>
<a name="l01926"></a>01926 <span class="preprocessor">#define LCDNOCAPIFG            (0x0008)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt flag */</span>
<a name="l01927"></a>01927 <span class="preprocessor">#define LCDFRMIE               (0x0100)       </span><span class="comment">/* LCD_B LCD frame interrupt enable */</span>
<a name="l01928"></a>01928 <span class="preprocessor">#define LCDBLKOFFIE            (0x0200)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span>
<a name="l01929"></a>01929 <span class="preprocessor">#define LCDBLKONIE             (0x0400)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span>
<a name="l01930"></a>01930 <span class="preprocessor">#define LCDNOCAPIE             (0x0800)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt enable */</span>
<a name="l01931"></a>01931 
<a name="l01932"></a>01932 <span class="comment">// LCDBCTL1</span>
<a name="l01933"></a>01933 <span class="preprocessor">#define LCDFRMIFG_L            (0x0001)       </span><span class="comment">/* LCD_B LCD frame interrupt flag */</span>
<a name="l01934"></a>01934 <span class="preprocessor">#define LCDBLKOFFIFG_L         (0x0002)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span>
<a name="l01935"></a>01935 <span class="preprocessor">#define LCDBLKONIFG_L          (0x0004)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span>
<a name="l01936"></a>01936 <span class="preprocessor">#define LCDNOCAPIFG_L          (0x0008)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt flag */</span>
<a name="l01937"></a>01937 
<a name="l01938"></a>01938 <span class="comment">// LCDBCTL1</span>
<a name="l01939"></a>01939 <span class="preprocessor">#define LCDFRMIE_H             (0x0001)       </span><span class="comment">/* LCD_B LCD frame interrupt enable */</span>
<a name="l01940"></a>01940 <span class="preprocessor">#define LCDBLKOFFIE_H          (0x0002)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span>
<a name="l01941"></a>01941 <span class="preprocessor">#define LCDBLKONIE_H           (0x0004)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span>
<a name="l01942"></a>01942 <span class="preprocessor">#define LCDNOCAPIE_H           (0x0008)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt enable */</span>
<a name="l01943"></a>01943 
<a name="l01944"></a>01944 <span class="comment">// LCDBBLKCTL</span>
<a name="l01945"></a>01945 <span class="preprocessor">#define LCDBLKMOD0             (0x0001)       </span><span class="comment">/* LCD_B Blinking mode Bit: 0 */</span>
<a name="l01946"></a>01946 <span class="preprocessor">#define LCDBLKMOD1             (0x0002)       </span><span class="comment">/* LCD_B Blinking mode Bit: 1 */</span>
<a name="l01947"></a>01947 <span class="preprocessor">#define LCDBLKPRE0             (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 0 */</span>
<a name="l01948"></a>01948 <span class="preprocessor">#define LCDBLKPRE1             (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 1 */</span>
<a name="l01949"></a>01949 <span class="preprocessor">#define LCDBLKPRE2             (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 2 */</span>
<a name="l01950"></a>01950 <span class="preprocessor">#define LCDBLKDIV0             (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 0 */</span>
<a name="l01951"></a>01951 <span class="preprocessor">#define LCDBLKDIV1             (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 1 */</span>
<a name="l01952"></a>01952 <span class="preprocessor">#define LCDBLKDIV2             (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 2 */</span>
<a name="l01953"></a>01953 
<a name="l01954"></a>01954 <span class="comment">// LCDBBLKCTL</span>
<a name="l01955"></a>01955 <span class="preprocessor">#define LCDBLKMOD0_L           (0x0001)       </span><span class="comment">/* LCD_B Blinking mode Bit: 0 */</span>
<a name="l01956"></a>01956 <span class="preprocessor">#define LCDBLKMOD1_L           (0x0002)       </span><span class="comment">/* LCD_B Blinking mode Bit: 1 */</span>
<a name="l01957"></a>01957 <span class="preprocessor">#define LCDBLKPRE0_L           (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 0 */</span>
<a name="l01958"></a>01958 <span class="preprocessor">#define LCDBLKPRE1_L           (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 1 */</span>
<a name="l01959"></a>01959 <span class="preprocessor">#define LCDBLKPRE2_L           (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 2 */</span>
<a name="l01960"></a>01960 <span class="preprocessor">#define LCDBLKDIV0_L           (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 0 */</span>
<a name="l01961"></a>01961 <span class="preprocessor">#define LCDBLKDIV1_L           (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 1 */</span>
<a name="l01962"></a>01962 <span class="preprocessor">#define LCDBLKDIV2_L           (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 2 */</span>
<a name="l01963"></a>01963 
<a name="l01964"></a>01964 <span class="preprocessor">#define LCDBLKMOD_0            (0x0000)       </span><span class="comment">/* LCD_B Blinking mode: Off */</span>
<a name="l01965"></a>01965 <span class="preprocessor">#define LCDBLKMOD_1            (0x0001)       </span><span class="comment">/* LCD_B Blinking mode: Individual */</span>
<a name="l01966"></a>01966 <span class="preprocessor">#define LCDBLKMOD_2            (0x0002)       </span><span class="comment">/* LCD_B Blinking mode: All */</span>
<a name="l01967"></a>01967 <span class="preprocessor">#define LCDBLKMOD_3            (0x0003)       </span><span class="comment">/* LCD_B Blinking mode: Switching */</span>
<a name="l01968"></a>01968 
<a name="l01969"></a>01969 <span class="preprocessor">#define LCDBLKPRE_0            (0x0000)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 0 */</span>
<a name="l01970"></a>01970 <span class="preprocessor">#define LCDBLKPRE_1            (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 1 */</span>
<a name="l01971"></a>01971 <span class="preprocessor">#define LCDBLKPRE_2            (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 2 */</span>
<a name="l01972"></a>01972 <span class="preprocessor">#define LCDBLKPRE_3            (0x000C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 3 */</span>
<a name="l01973"></a>01973 <span class="preprocessor">#define LCDBLKPRE_4            (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 4 */</span>
<a name="l01974"></a>01974 <span class="preprocessor">#define LCDBLKPRE_5            (0x0014)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 5 */</span>
<a name="l01975"></a>01975 <span class="preprocessor">#define LCDBLKPRE_6            (0x0018)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 6 */</span>
<a name="l01976"></a>01976 <span class="preprocessor">#define LCDBLKPRE_7            (0x001C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 7 */</span>
<a name="l01977"></a>01977 
<a name="l01978"></a>01978 <span class="preprocessor">#define LCDBLKPRE__512         (0x0000)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 512   */</span>
<a name="l01979"></a>01979 <span class="preprocessor">#define LCDBLKPRE__1024        (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 1024  */</span>
<a name="l01980"></a>01980 <span class="preprocessor">#define LCDBLKPRE__2048        (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 2048  */</span>
<a name="l01981"></a>01981 <span class="preprocessor">#define LCDBLKPRE__4096        (0x000C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 4096  */</span>
<a name="l01982"></a>01982 <span class="preprocessor">#define LCDBLKPRE__8192        (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 8192  */</span>
<a name="l01983"></a>01983 <span class="preprocessor">#define LCDBLKPRE__16384       (0x0014)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 16384 */</span>
<a name="l01984"></a>01984 <span class="preprocessor">#define LCDBLKPRE__32768       (0x0018)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 32768 */</span>
<a name="l01985"></a>01985 <span class="preprocessor">#define LCDBLKPRE__65536       (0x001C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 65536 */</span>
<a name="l01986"></a>01986 
<a name="l01987"></a>01987 <span class="preprocessor">#define LCDBLKDIV_0            (0x0000)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 0 */</span>
<a name="l01988"></a>01988 <span class="preprocessor">#define LCDBLKDIV_1            (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 1 */</span>
<a name="l01989"></a>01989 <span class="preprocessor">#define LCDBLKDIV_2            (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 2 */</span>
<a name="l01990"></a>01990 <span class="preprocessor">#define LCDBLKDIV_3            (0x0060)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 3 */</span>
<a name="l01991"></a>01991 <span class="preprocessor">#define LCDBLKDIV_4            (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 4 */</span>
<a name="l01992"></a>01992 <span class="preprocessor">#define LCDBLKDIV_5            (0x00A0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 5 */</span>
<a name="l01993"></a>01993 <span class="preprocessor">#define LCDBLKDIV_6            (0x00C0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 6 */</span>
<a name="l01994"></a>01994 <span class="preprocessor">#define LCDBLKDIV_7            (0x00E0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 7 */</span>
<a name="l01995"></a>01995 
<a name="l01996"></a>01996 <span class="preprocessor">#define LCDBLKDIV__1           (0x0000)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /1 */</span>
<a name="l01997"></a>01997 <span class="preprocessor">#define LCDBLKDIV__2           (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /2 */</span>
<a name="l01998"></a>01998 <span class="preprocessor">#define LCDBLKDIV__3           (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /3 */</span>
<a name="l01999"></a>01999 <span class="preprocessor">#define LCDBLKDIV__4           (0x0060)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /4 */</span>
<a name="l02000"></a>02000 <span class="preprocessor">#define LCDBLKDIV__5           (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /5 */</span>
<a name="l02001"></a>02001 <span class="preprocessor">#define LCDBLKDIV__6           (0x00A0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /6 */</span>
<a name="l02002"></a>02002 <span class="preprocessor">#define LCDBLKDIV__7           (0x00C0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /7 */</span>
<a name="l02003"></a>02003 <span class="preprocessor">#define LCDBLKDIV__8           (0x00E0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /8 */</span>
<a name="l02004"></a>02004 
<a name="l02005"></a>02005 <span class="comment">// LCDBMEMCTL</span>
<a name="l02006"></a>02006 <span class="preprocessor">#define LCDDISP                (0x0001)       </span><span class="comment">/* LCD_B LCD memory registers for display */</span>
<a name="l02007"></a>02007 <span class="preprocessor">#define LCDCLRM                (0x0002)       </span><span class="comment">/* LCD_B Clear LCD memory */</span>
<a name="l02008"></a>02008 <span class="preprocessor">#define LCDCLRBM               (0x0004)       </span><span class="comment">/* LCD_B Clear LCD blinking memory */</span>
<a name="l02009"></a>02009 
<a name="l02010"></a>02010 <span class="comment">// LCDBMEMCTL</span>
<a name="l02011"></a>02011 <span class="preprocessor">#define LCDDISP_L              (0x0001)       </span><span class="comment">/* LCD_B LCD memory registers for display */</span>
<a name="l02012"></a>02012 <span class="preprocessor">#define LCDCLRM_L              (0x0002)       </span><span class="comment">/* LCD_B Clear LCD memory */</span>
<a name="l02013"></a>02013 <span class="preprocessor">#define LCDCLRBM_L             (0x0004)       </span><span class="comment">/* LCD_B Clear LCD blinking memory */</span>
<a name="l02014"></a>02014 
<a name="l02015"></a>02015 <span class="comment">// LCDBVCTL</span>
<a name="l02016"></a>02016 <span class="preprocessor">#define LCD2B                  (0x0001)       </span><span class="comment">/* Selects 1/2 bias. */</span>
<a name="l02017"></a>02017 <span class="preprocessor">#define VLCDREF0               (0x0002)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span>
<a name="l02018"></a>02018 <span class="preprocessor">#define VLCDREF1               (0x0004)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span>
<a name="l02019"></a>02019 <span class="preprocessor">#define LCDCPEN                (0x0008)       </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span>
<a name="l02020"></a>02020 <span class="preprocessor">#define VLCDEXT                (0x0010)       </span><span class="comment">/* Select external source for VLCD. */</span>
<a name="l02021"></a>02021 <span class="preprocessor">#define LCDEXTBIAS             (0x0020)       </span><span class="comment">/* V2 - V4 voltage select. */</span>
<a name="l02022"></a>02022 <span class="preprocessor">#define R03EXT                 (0x0040)       </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span>
<a name="l02023"></a>02023 <span class="preprocessor">#define LCDREXT                (0x0080)       </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span>
<a name="l02024"></a>02024 <span class="preprocessor">#define VLCD0                  (0x0200)       </span><span class="comment">/* VLCD select: 0 */</span>
<a name="l02025"></a>02025 <span class="preprocessor">#define VLCD1                  (0x0400)       </span><span class="comment">/* VLCD select: 1 */</span>
<a name="l02026"></a>02026 <span class="preprocessor">#define VLCD2                  (0x0800)       </span><span class="comment">/* VLCD select: 2 */</span>
<a name="l02027"></a>02027 <span class="preprocessor">#define VLCD3                  (0x1000)       </span><span class="comment">/* VLCD select: 3 */</span>
<a name="l02028"></a>02028 
<a name="l02029"></a>02029 <span class="comment">// LCDBVCTL</span>
<a name="l02030"></a>02030 <span class="preprocessor">#define LCD2B_L                (0x0001)       </span><span class="comment">/* Selects 1/2 bias. */</span>
<a name="l02031"></a>02031 <span class="preprocessor">#define VLCDREF0_L             (0x0002)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span>
<a name="l02032"></a>02032 <span class="preprocessor">#define VLCDREF1_L             (0x0004)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span>
<a name="l02033"></a>02033 <span class="preprocessor">#define LCDCPEN_L              (0x0008)       </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span>
<a name="l02034"></a>02034 <span class="preprocessor">#define VLCDEXT_L              (0x0010)       </span><span class="comment">/* Select external source for VLCD. */</span>
<a name="l02035"></a>02035 <span class="preprocessor">#define LCDEXTBIAS_L           (0x0020)       </span><span class="comment">/* V2 - V4 voltage select. */</span>
<a name="l02036"></a>02036 <span class="preprocessor">#define R03EXT_L               (0x0040)       </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span>
<a name="l02037"></a>02037 <span class="preprocessor">#define LCDREXT_L              (0x0080)       </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span>
<a name="l02038"></a>02038 
<a name="l02039"></a>02039 <span class="comment">// LCDBVCTL</span>
<a name="l02040"></a>02040 <span class="preprocessor">#define VLCD0_H                (0x0002)       </span><span class="comment">/* VLCD select: 0 */</span>
<a name="l02041"></a>02041 <span class="preprocessor">#define VLCD1_H                (0x0004)       </span><span class="comment">/* VLCD select: 1 */</span>
<a name="l02042"></a>02042 <span class="preprocessor">#define VLCD2_H                (0x0008)       </span><span class="comment">/* VLCD select: 2 */</span>
<a name="l02043"></a>02043 <span class="preprocessor">#define VLCD3_H                (0x0010)       </span><span class="comment">/* VLCD select: 3 */</span>
<a name="l02044"></a>02044 
<a name="l02045"></a>02045 <span class="comment">/* Reference voltage source select for the regulated charge pump */</span>
<a name="l02046"></a>02046 <span class="preprocessor">#define VLCDREF_0              (0&lt;&lt;1)         </span><span class="comment">/* Internal */</span>
<a name="l02047"></a>02047 <span class="preprocessor">#define VLCDREF_1              (1&lt;&lt;1)         </span><span class="comment">/* External */</span>
<a name="l02048"></a>02048 <span class="preprocessor">#define VLCDREF_2              (2&lt;&lt;1)         </span><span class="comment">/* Reserved */</span>
<a name="l02049"></a>02049 <span class="preprocessor">#define VLCDREF_3              (3&lt;&lt;1)         </span><span class="comment">/* Reserved */</span>
<a name="l02050"></a>02050 
<a name="l02051"></a>02051 <span class="comment">/* Charge pump voltage selections */</span>
<a name="l02052"></a>02052 <span class="preprocessor">#define VLCD_0                 (0&lt;&lt;9)         </span><span class="comment">/* Charge pump disabled */</span>
<a name="l02053"></a>02053 <span class="preprocessor">#define VLCD_1                 (1&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.60V */</span>
<a name="l02054"></a>02054 <span class="preprocessor">#define VLCD_2                 (2&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.66V */</span>
<a name="l02055"></a>02055 <span class="preprocessor">#define VLCD_3                 (3&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.72V */</span>
<a name="l02056"></a>02056 <span class="preprocessor">#define VLCD_4                 (4&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.78V */</span>
<a name="l02057"></a>02057 <span class="preprocessor">#define VLCD_5                 (5&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.84V */</span>
<a name="l02058"></a>02058 <span class="preprocessor">#define VLCD_6                 (6&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.90V */</span>
<a name="l02059"></a>02059 <span class="preprocessor">#define VLCD_7                 (7&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.96V */</span>
<a name="l02060"></a>02060 <span class="preprocessor">#define VLCD_8                 (8&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.02V */</span>
<a name="l02061"></a>02061 <span class="preprocessor">#define VLCD_9                 (9&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.08V */</span>
<a name="l02062"></a>02062 <span class="preprocessor">#define VLCD_10                (10&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.14V */</span>
<a name="l02063"></a>02063 <span class="preprocessor">#define VLCD_11                (11&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.20V */</span>
<a name="l02064"></a>02064 <span class="preprocessor">#define VLCD_12                (12&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.26V */</span>
<a name="l02065"></a>02065 <span class="preprocessor">#define VLCD_13                (13&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.32V */</span>
<a name="l02066"></a>02066 <span class="preprocessor">#define VLCD_14                (14&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.38V */</span>
<a name="l02067"></a>02067 <span class="preprocessor">#define VLCD_15                (15&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.44V */</span>
<a name="l02068"></a>02068 
<a name="l02069"></a>02069 <span class="preprocessor">#define VLCD_DISABLED          (0&lt;&lt;9)         </span><span class="comment">/* Charge pump disabled */</span>
<a name="l02070"></a>02070 <span class="preprocessor">#define VLCD_2_60              (1&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.60V */</span>
<a name="l02071"></a>02071 <span class="preprocessor">#define VLCD_2_66              (2&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.66V */</span>
<a name="l02072"></a>02072 <span class="preprocessor">#define VLCD_2_72              (3&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.72V */</span>
<a name="l02073"></a>02073 <span class="preprocessor">#define VLCD_2_78              (4&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.78V */</span>
<a name="l02074"></a>02074 <span class="preprocessor">#define VLCD_2_84              (5&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.84V */</span>
<a name="l02075"></a>02075 <span class="preprocessor">#define VLCD_2_90              (6&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.90V */</span>
<a name="l02076"></a>02076 <span class="preprocessor">#define VLCD_2_96              (7&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.96V */</span>
<a name="l02077"></a>02077 <span class="preprocessor">#define VLCD_3_02              (8&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.02V */</span>
<a name="l02078"></a>02078 <span class="preprocessor">#define VLCD_3_08              (9&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.08V */</span>
<a name="l02079"></a>02079 <span class="preprocessor">#define VLCD_3_14              (10&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.14V */</span>
<a name="l02080"></a>02080 <span class="preprocessor">#define VLCD_3_20              (11&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.20V */</span>
<a name="l02081"></a>02081 <span class="preprocessor">#define VLCD_3_26              (12&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.26V */</span>
<a name="l02082"></a>02082 <span class="preprocessor">#define VLCD_3_32              (13&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.32V */</span>
<a name="l02083"></a>02083 <span class="preprocessor">#define VLCD_3_38              (14&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.38V */</span>
<a name="l02084"></a>02084 <span class="preprocessor">#define VLCD_3_44              (15&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.44V */</span>
<a name="l02085"></a>02085 
<a name="l02086"></a>02086 <span class="comment">// LCDBPCTL0</span>
<a name="l02087"></a>02087 <span class="preprocessor">#define LCDS0                  (0x0001)       </span><span class="comment">/* LCD Segment  0 enable. */</span>
<a name="l02088"></a>02088 <span class="preprocessor">#define LCDS1                  (0x0002)       </span><span class="comment">/* LCD Segment  1 enable. */</span>
<a name="l02089"></a>02089 <span class="preprocessor">#define LCDS2                  (0x0004)       </span><span class="comment">/* LCD Segment  2 enable. */</span>
<a name="l02090"></a>02090 <span class="preprocessor">#define LCDS3                  (0x0008)       </span><span class="comment">/* LCD Segment  3 enable. */</span>
<a name="l02091"></a>02091 <span class="preprocessor">#define LCDS4                  (0x0010)       </span><span class="comment">/* LCD Segment  4 enable. */</span>
<a name="l02092"></a>02092 <span class="preprocessor">#define LCDS5                  (0x0020)       </span><span class="comment">/* LCD Segment  5 enable. */</span>
<a name="l02093"></a>02093 <span class="preprocessor">#define LCDS6                  (0x0040)       </span><span class="comment">/* LCD Segment  6 enable. */</span>
<a name="l02094"></a>02094 <span class="preprocessor">#define LCDS7                  (0x0080)       </span><span class="comment">/* LCD Segment  7 enable. */</span>
<a name="l02095"></a>02095 <span class="preprocessor">#define LCDS8                  (0x0100)       </span><span class="comment">/* LCD Segment  8 enable. */</span>
<a name="l02096"></a>02096 <span class="preprocessor">#define LCDS9                  (0x0200)       </span><span class="comment">/* LCD Segment  9 enable. */</span>
<a name="l02097"></a>02097 <span class="preprocessor">#define LCDS10                 (0x0400)       </span><span class="comment">/* LCD Segment 10 enable. */</span>
<a name="l02098"></a>02098 <span class="preprocessor">#define LCDS11                 (0x0800)       </span><span class="comment">/* LCD Segment 11 enable. */</span>
<a name="l02099"></a>02099 <span class="preprocessor">#define LCDS12                 (0x1000)       </span><span class="comment">/* LCD Segment 12 enable. */</span>
<a name="l02100"></a>02100 <span class="preprocessor">#define LCDS13                 (0x2000)       </span><span class="comment">/* LCD Segment 13 enable. */</span>
<a name="l02101"></a>02101 <span class="preprocessor">#define LCDS14                 (0x4000)       </span><span class="comment">/* LCD Segment 14 enable. */</span>
<a name="l02102"></a>02102 <span class="preprocessor">#define LCDS15                 (0x8000)       </span><span class="comment">/* LCD Segment 15 enable. */</span>
<a name="l02103"></a>02103 
<a name="l02104"></a>02104 <span class="comment">// LCDBPCTL0</span>
<a name="l02105"></a>02105 <span class="preprocessor">#define LCDS0_L                (0x0001)       </span><span class="comment">/* LCD Segment  0 enable. */</span>
<a name="l02106"></a>02106 <span class="preprocessor">#define LCDS1_L                (0x0002)       </span><span class="comment">/* LCD Segment  1 enable. */</span>
<a name="l02107"></a>02107 <span class="preprocessor">#define LCDS2_L                (0x0004)       </span><span class="comment">/* LCD Segment  2 enable. */</span>
<a name="l02108"></a>02108 <span class="preprocessor">#define LCDS3_L                (0x0008)       </span><span class="comment">/* LCD Segment  3 enable. */</span>
<a name="l02109"></a>02109 <span class="preprocessor">#define LCDS4_L                (0x0010)       </span><span class="comment">/* LCD Segment  4 enable. */</span>
<a name="l02110"></a>02110 <span class="preprocessor">#define LCDS5_L                (0x0020)       </span><span class="comment">/* LCD Segment  5 enable. */</span>
<a name="l02111"></a>02111 <span class="preprocessor">#define LCDS6_L                (0x0040)       </span><span class="comment">/* LCD Segment  6 enable. */</span>
<a name="l02112"></a>02112 <span class="preprocessor">#define LCDS7_L                (0x0080)       </span><span class="comment">/* LCD Segment  7 enable. */</span>
<a name="l02113"></a>02113 
<a name="l02114"></a>02114 <span class="comment">// LCDBPCTL0</span>
<a name="l02115"></a>02115 <span class="preprocessor">#define LCDS8_H                (0x0001)       </span><span class="comment">/* LCD Segment  8 enable. */</span>
<a name="l02116"></a>02116 <span class="preprocessor">#define LCDS9_H                (0x0002)       </span><span class="comment">/* LCD Segment  9 enable. */</span>
<a name="l02117"></a>02117 <span class="preprocessor">#define LCDS10_H               (0x0004)       </span><span class="comment">/* LCD Segment 10 enable. */</span>
<a name="l02118"></a>02118 <span class="preprocessor">#define LCDS11_H               (0x0008)       </span><span class="comment">/* LCD Segment 11 enable. */</span>
<a name="l02119"></a>02119 <span class="preprocessor">#define LCDS12_H               (0x0010)       </span><span class="comment">/* LCD Segment 12 enable. */</span>
<a name="l02120"></a>02120 <span class="preprocessor">#define LCDS13_H               (0x0020)       </span><span class="comment">/* LCD Segment 13 enable. */</span>
<a name="l02121"></a>02121 <span class="preprocessor">#define LCDS14_H               (0x0040)       </span><span class="comment">/* LCD Segment 14 enable. */</span>
<a name="l02122"></a>02122 <span class="preprocessor">#define LCDS15_H               (0x0080)       </span><span class="comment">/* LCD Segment 15 enable. */</span>
<a name="l02123"></a>02123 
<a name="l02124"></a>02124 <span class="comment">// LCDBPCTL1</span>
<a name="l02125"></a>02125 <span class="preprocessor">#define LCDS16                 (0x0001)       </span><span class="comment">/* LCD Segment 16 enable. */</span>
<a name="l02126"></a>02126 <span class="preprocessor">#define LCDS17                 (0x0002)       </span><span class="comment">/* LCD Segment 17 enable. */</span>
<a name="l02127"></a>02127 <span class="preprocessor">#define LCDS18                 (0x0004)       </span><span class="comment">/* LCD Segment 18 enable. */</span>
<a name="l02128"></a>02128 <span class="preprocessor">#define LCDS19                 (0x0008)       </span><span class="comment">/* LCD Segment 19 enable. */</span>
<a name="l02129"></a>02129 <span class="preprocessor">#define LCDS20                 (0x0010)       </span><span class="comment">/* LCD Segment 20 enable. */</span>
<a name="l02130"></a>02130 <span class="preprocessor">#define LCDS21                 (0x0020)       </span><span class="comment">/* LCD Segment 21 enable. */</span>
<a name="l02131"></a>02131 <span class="preprocessor">#define LCDS22                 (0x0040)       </span><span class="comment">/* LCD Segment 22 enable. */</span>
<a name="l02132"></a>02132 <span class="preprocessor">#define LCDS23                 (0x0080)       </span><span class="comment">/* LCD Segment 23 enable. */</span>
<a name="l02133"></a>02133 <span class="preprocessor">#define LCDS24                 (0x0100)       </span><span class="comment">/* LCD Segment 24 enable. */</span>
<a name="l02134"></a>02134 <span class="preprocessor">#define LCDS25                 (0x0200)       </span><span class="comment">/* LCD Segment 25 enable. */</span>
<a name="l02135"></a>02135 <span class="preprocessor">#define LCDS26                 (0x0400)       </span><span class="comment">/* LCD Segment 26 enable. */</span>
<a name="l02136"></a>02136 <span class="preprocessor">#define LCDS27                 (0x0800)       </span><span class="comment">/* LCD Segment 27 enable. */</span>
<a name="l02137"></a>02137 <span class="preprocessor">#define LCDS28                 (0x1000)       </span><span class="comment">/* LCD Segment 28 enable. */</span>
<a name="l02138"></a>02138 <span class="preprocessor">#define LCDS29                 (0x2000)       </span><span class="comment">/* LCD Segment 29 enable. */</span>
<a name="l02139"></a>02139 <span class="preprocessor">#define LCDS30                 (0x4000)       </span><span class="comment">/* LCD Segment 30 enable. */</span>
<a name="l02140"></a>02140 <span class="preprocessor">#define LCDS31                 (0x8000)       </span><span class="comment">/* LCD Segment 31 enable. */</span>
<a name="l02141"></a>02141 
<a name="l02142"></a>02142 <span class="comment">// LCDBPCTL1</span>
<a name="l02143"></a>02143 <span class="preprocessor">#define LCDS16_L               (0x0001)       </span><span class="comment">/* LCD Segment 16 enable. */</span>
<a name="l02144"></a>02144 <span class="preprocessor">#define LCDS17_L               (0x0002)       </span><span class="comment">/* LCD Segment 17 enable. */</span>
<a name="l02145"></a>02145 <span class="preprocessor">#define LCDS18_L               (0x0004)       </span><span class="comment">/* LCD Segment 18 enable. */</span>
<a name="l02146"></a>02146 <span class="preprocessor">#define LCDS19_L               (0x0008)       </span><span class="comment">/* LCD Segment 19 enable. */</span>
<a name="l02147"></a>02147 <span class="preprocessor">#define LCDS20_L               (0x0010)       </span><span class="comment">/* LCD Segment 20 enable. */</span>
<a name="l02148"></a>02148 <span class="preprocessor">#define LCDS21_L               (0x0020)       </span><span class="comment">/* LCD Segment 21 enable. */</span>
<a name="l02149"></a>02149 <span class="preprocessor">#define LCDS22_L               (0x0040)       </span><span class="comment">/* LCD Segment 22 enable. */</span>
<a name="l02150"></a>02150 <span class="preprocessor">#define LCDS23_L               (0x0080)       </span><span class="comment">/* LCD Segment 23 enable. */</span>
<a name="l02151"></a>02151 
<a name="l02152"></a>02152 <span class="comment">// LCDBPCTL1</span>
<a name="l02153"></a>02153 <span class="preprocessor">#define LCDS24_H               (0x0001)       </span><span class="comment">/* LCD Segment 24 enable. */</span>
<a name="l02154"></a>02154 <span class="preprocessor">#define LCDS25_H               (0x0002)       </span><span class="comment">/* LCD Segment 25 enable. */</span>
<a name="l02155"></a>02155 <span class="preprocessor">#define LCDS26_H               (0x0004)       </span><span class="comment">/* LCD Segment 26 enable. */</span>
<a name="l02156"></a>02156 <span class="preprocessor">#define LCDS27_H               (0x0008)       </span><span class="comment">/* LCD Segment 27 enable. */</span>
<a name="l02157"></a>02157 <span class="preprocessor">#define LCDS28_H               (0x0010)       </span><span class="comment">/* LCD Segment 28 enable. */</span>
<a name="l02158"></a>02158 <span class="preprocessor">#define LCDS29_H               (0x0020)       </span><span class="comment">/* LCD Segment 29 enable. */</span>
<a name="l02159"></a>02159 <span class="preprocessor">#define LCDS30_H               (0x0040)       </span><span class="comment">/* LCD Segment 30 enable. */</span>
<a name="l02160"></a>02160 <span class="preprocessor">#define LCDS31_H               (0x0080)       </span><span class="comment">/* LCD Segment 31 enable. */</span>
<a name="l02161"></a>02161 
<a name="l02162"></a>02162 <span class="comment">// LCDBPCTL2</span>
<a name="l02163"></a>02163 <span class="preprocessor">#define LCDS32                 (0x0001)       </span><span class="comment">/* LCD Segment 32 enable. */</span>
<a name="l02164"></a>02164 <span class="preprocessor">#define LCDS33                 (0x0002)       </span><span class="comment">/* LCD Segment 33 enable. */</span>
<a name="l02165"></a>02165 <span class="preprocessor">#define LCDS34                 (0x0004)       </span><span class="comment">/* LCD Segment 34 enable. */</span>
<a name="l02166"></a>02166 <span class="preprocessor">#define LCDS35                 (0x0008)       </span><span class="comment">/* LCD Segment 35 enable. */</span>
<a name="l02167"></a>02167 <span class="preprocessor">#define LCDS36                 (0x0010)       </span><span class="comment">/* LCD Segment 36 enable. */</span>
<a name="l02168"></a>02168 <span class="preprocessor">#define LCDS37                 (0x0020)       </span><span class="comment">/* LCD Segment 37 enable. */</span>
<a name="l02169"></a>02169 <span class="preprocessor">#define LCDS38                 (0x0040)       </span><span class="comment">/* LCD Segment 38 enable. */</span>
<a name="l02170"></a>02170 <span class="preprocessor">#define LCDS39                 (0x0080)       </span><span class="comment">/* LCD Segment 39 enable. */</span>
<a name="l02171"></a>02171 <span class="preprocessor">#define LCDS40                 (0x0100)       </span><span class="comment">/* LCD Segment 40 enable. */</span>
<a name="l02172"></a>02172 <span class="preprocessor">#define LCDS41                 (0x0200)       </span><span class="comment">/* LCD Segment 41 enable. */</span>
<a name="l02173"></a>02173 <span class="preprocessor">#define LCDS42                 (0x0400)       </span><span class="comment">/* LCD Segment 42 enable. */</span>
<a name="l02174"></a>02174 <span class="preprocessor">#define LCDS43                 (0x0800)       </span><span class="comment">/* LCD Segment 43 enable. */</span>
<a name="l02175"></a>02175 <span class="preprocessor">#define LCDS44                 (0x1000)       </span><span class="comment">/* LCD Segment 44 enable. */</span>
<a name="l02176"></a>02176 <span class="preprocessor">#define LCDS45                 (0x2000)       </span><span class="comment">/* LCD Segment 45 enable. */</span>
<a name="l02177"></a>02177 <span class="preprocessor">#define LCDS46                 (0x4000)       </span><span class="comment">/* LCD Segment 46 enable. */</span>
<a name="l02178"></a>02178 <span class="preprocessor">#define LCDS47                 (0x8000)       </span><span class="comment">/* LCD Segment 47 enable. */</span>
<a name="l02179"></a>02179 
<a name="l02180"></a>02180 <span class="comment">// LCDBPCTL2</span>
<a name="l02181"></a>02181 <span class="preprocessor">#define LCDS32_L               (0x0001)       </span><span class="comment">/* LCD Segment 32 enable. */</span>
<a name="l02182"></a>02182 <span class="preprocessor">#define LCDS33_L               (0x0002)       </span><span class="comment">/* LCD Segment 33 enable. */</span>
<a name="l02183"></a>02183 <span class="preprocessor">#define LCDS34_L               (0x0004)       </span><span class="comment">/* LCD Segment 34 enable. */</span>
<a name="l02184"></a>02184 <span class="preprocessor">#define LCDS35_L               (0x0008)       </span><span class="comment">/* LCD Segment 35 enable. */</span>
<a name="l02185"></a>02185 <span class="preprocessor">#define LCDS36_L               (0x0010)       </span><span class="comment">/* LCD Segment 36 enable. */</span>
<a name="l02186"></a>02186 <span class="preprocessor">#define LCDS37_L               (0x0020)       </span><span class="comment">/* LCD Segment 37 enable. */</span>
<a name="l02187"></a>02187 <span class="preprocessor">#define LCDS38_L               (0x0040)       </span><span class="comment">/* LCD Segment 38 enable. */</span>
<a name="l02188"></a>02188 <span class="preprocessor">#define LCDS39_L               (0x0080)       </span><span class="comment">/* LCD Segment 39 enable. */</span>
<a name="l02189"></a>02189 
<a name="l02190"></a>02190 <span class="comment">// LCDBPCTL2</span>
<a name="l02191"></a>02191 <span class="preprocessor">#define LCDS40_H               (0x0001)       </span><span class="comment">/* LCD Segment 40 enable. */</span>
<a name="l02192"></a>02192 <span class="preprocessor">#define LCDS41_H               (0x0002)       </span><span class="comment">/* LCD Segment 41 enable. */</span>
<a name="l02193"></a>02193 <span class="preprocessor">#define LCDS42_H               (0x0004)       </span><span class="comment">/* LCD Segment 42 enable. */</span>
<a name="l02194"></a>02194 <span class="preprocessor">#define LCDS43_H               (0x0008)       </span><span class="comment">/* LCD Segment 43 enable. */</span>
<a name="l02195"></a>02195 <span class="preprocessor">#define LCDS44_H               (0x0010)       </span><span class="comment">/* LCD Segment 44 enable. */</span>
<a name="l02196"></a>02196 <span class="preprocessor">#define LCDS45_H               (0x0020)       </span><span class="comment">/* LCD Segment 45 enable. */</span>
<a name="l02197"></a>02197 <span class="preprocessor">#define LCDS46_H               (0x0040)       </span><span class="comment">/* LCD Segment 46 enable. */</span>
<a name="l02198"></a>02198 <span class="preprocessor">#define LCDS47_H               (0x0080)       </span><span class="comment">/* LCD Segment 47 enable. */</span>
<a name="l02199"></a>02199 
<a name="l02200"></a>02200 <span class="comment">// LCDBPCTL3</span>
<a name="l02201"></a>02201 <span class="preprocessor">#define LCDS48                 (0x0001)       </span><span class="comment">/* LCD Segment 48 enable. */</span>
<a name="l02202"></a>02202 <span class="preprocessor">#define LCDS49                 (0x0002)       </span><span class="comment">/* LCD Segment 49 enable. */</span>
<a name="l02203"></a>02203 <span class="preprocessor">#define LCDS50                 (0x0004)       </span><span class="comment">/* LCD Segment 50 enable. */</span>
<a name="l02204"></a>02204 
<a name="l02205"></a>02205 <span class="comment">// LCDBPCTL3</span>
<a name="l02206"></a>02206 <span class="preprocessor">#define LCDS48_L               (0x0001)       </span><span class="comment">/* LCD Segment 48 enable. */</span>
<a name="l02207"></a>02207 <span class="preprocessor">#define LCDS49_L               (0x0002)       </span><span class="comment">/* LCD Segment 49 enable. */</span>
<a name="l02208"></a>02208 <span class="preprocessor">#define LCDS50_L               (0x0004)       </span><span class="comment">/* LCD Segment 50 enable. */</span>
<a name="l02209"></a>02209 
<a name="l02210"></a>02210 <span class="comment">// LCDBCPCTL</span>
<a name="l02211"></a>02211 <span class="preprocessor">#define LCDCPDIS0              (0x0001)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02212"></a>02212 <span class="preprocessor">#define LCDCPDIS1              (0x0002)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02213"></a>02213 <span class="preprocessor">#define LCDCPDIS2              (0x0004)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02214"></a>02214 <span class="preprocessor">#define LCDCPDIS3              (0x0008)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02215"></a>02215 <span class="preprocessor">#define LCDCPDIS4              (0x0010)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02216"></a>02216 <span class="preprocessor">#define LCDCPDIS5              (0x0020)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02217"></a>02217 <span class="preprocessor">#define LCDCPDIS6              (0x0040)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02218"></a>02218 <span class="preprocessor">#define LCDCPDIS7              (0x0080)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02219"></a>02219 <span class="preprocessor">#define LCDCPCLKSYNC           (0x8000)       </span><span class="comment">/* LCD charge pump clock synchronization */</span>
<a name="l02220"></a>02220 
<a name="l02221"></a>02221 <span class="comment">// LCDBCPCTL</span>
<a name="l02222"></a>02222 <span class="preprocessor">#define LCDCPDIS0_L            (0x0001)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02223"></a>02223 <span class="preprocessor">#define LCDCPDIS1_L            (0x0002)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02224"></a>02224 <span class="preprocessor">#define LCDCPDIS2_L            (0x0004)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02225"></a>02225 <span class="preprocessor">#define LCDCPDIS3_L            (0x0008)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02226"></a>02226 <span class="preprocessor">#define LCDCPDIS4_L            (0x0010)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02227"></a>02227 <span class="preprocessor">#define LCDCPDIS5_L            (0x0020)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02228"></a>02228 <span class="preprocessor">#define LCDCPDIS6_L            (0x0040)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02229"></a>02229 <span class="preprocessor">#define LCDCPDIS7_L            (0x0080)       </span><span class="comment">/* LCD charge pump disable */</span>
<a name="l02230"></a>02230 
<a name="l02231"></a>02231 <span class="comment">// LCDBCPCTL</span>
<a name="l02232"></a>02232 <span class="preprocessor">#define LCDCPCLKSYNC_H         (0x0080)       </span><span class="comment">/* LCD charge pump clock synchronization */</span>
<a name="l02233"></a>02233 
<a name="l02234"></a>02234 SFR_8BIT(LCDM1);                              <span class="comment">/* LCD Memory 1 */</span>
<a name="l02235"></a>02235 <span class="preprocessor">#define LCDMEM_                LCDM1          </span><span class="comment">/* LCD Memory */</span>
<a name="l02236"></a>02236 <span class="preprocessor">#ifdef __ASM_HEADER__</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span><span class="preprocessor">#define LCDMEM                 LCDM1          </span><span class="comment">/* LCD Memory (for assembler) */</span>
<a name="l02238"></a>02238 <span class="preprocessor">#else</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span><span class="preprocessor">#define LCDMEM                 ((char*)       &amp;LCDM1) </span><span class="comment">/* LCD Memory (for C) */</span>
<a name="l02240"></a>02240 <span class="preprocessor">#endif</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span>SFR_8BIT(LCDM2);                              <span class="comment">/* LCD Memory 2 */</span>
<a name="l02242"></a>02242 SFR_8BIT(LCDM3);                              <span class="comment">/* LCD Memory 3 */</span>
<a name="l02243"></a>02243 SFR_8BIT(LCDM4);                              <span class="comment">/* LCD Memory 4 */</span>
<a name="l02244"></a>02244 SFR_8BIT(LCDM5);                              <span class="comment">/* LCD Memory 5 */</span>
<a name="l02245"></a>02245 SFR_8BIT(LCDM6);                              <span class="comment">/* LCD Memory 6 */</span>
<a name="l02246"></a>02246 SFR_8BIT(LCDM7);                              <span class="comment">/* LCD Memory 7 */</span>
<a name="l02247"></a>02247 SFR_8BIT(LCDM8);                              <span class="comment">/* LCD Memory 8 */</span>
<a name="l02248"></a>02248 SFR_8BIT(LCDM9);                              <span class="comment">/* LCD Memory 9 */</span>
<a name="l02249"></a>02249 SFR_8BIT(LCDM10);                             <span class="comment">/* LCD Memory 10 */</span>
<a name="l02250"></a>02250 SFR_8BIT(LCDM11);                             <span class="comment">/* LCD Memory 11 */</span>
<a name="l02251"></a>02251 SFR_8BIT(LCDM12);                             <span class="comment">/* LCD Memory 12 */</span>
<a name="l02252"></a>02252 SFR_8BIT(LCDM13);                             <span class="comment">/* LCD Memory 13 */</span>
<a name="l02253"></a>02253 SFR_8BIT(LCDM14);                             <span class="comment">/* LCD Memory 14 */</span>
<a name="l02254"></a>02254 SFR_8BIT(LCDM15);                             <span class="comment">/* LCD Memory 15 */</span>
<a name="l02255"></a>02255 SFR_8BIT(LCDM16);                             <span class="comment">/* LCD Memory 16 */</span>
<a name="l02256"></a>02256 SFR_8BIT(LCDM17);                             <span class="comment">/* LCD Memory 17 */</span>
<a name="l02257"></a>02257 SFR_8BIT(LCDM18);                             <span class="comment">/* LCD Memory 18 */</span>
<a name="l02258"></a>02258 SFR_8BIT(LCDM19);                             <span class="comment">/* LCD Memory 19 */</span>
<a name="l02259"></a>02259 SFR_8BIT(LCDM20);                             <span class="comment">/* LCD Memory 20 */</span>
<a name="l02260"></a>02260 SFR_8BIT(LCDM21);                             <span class="comment">/* LCD Memory 21 */</span>
<a name="l02261"></a>02261 SFR_8BIT(LCDM22);                             <span class="comment">/* LCD Memory 22 */</span>
<a name="l02262"></a>02262 SFR_8BIT(LCDM23);                             <span class="comment">/* LCD Memory 23 */</span>
<a name="l02263"></a>02263 SFR_8BIT(LCDM24);                             <span class="comment">/* LCD Memory 24 */</span>
<a name="l02264"></a>02264 
<a name="l02265"></a>02265 SFR_8BIT(LCDBM1);                             <span class="comment">/* LCD Blinking Memory 1 */</span>
<a name="l02266"></a>02266 <span class="preprocessor">#define LCDBMEM_               LCDBM1         </span><span class="comment">/* LCD Blinking Memory */</span>
<a name="l02267"></a>02267 <span class="preprocessor">#ifdef __ASM_HEADER__</span>
<a name="l02268"></a>02268 <span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM                (LCDBM1)       </span><span class="comment">/* LCD Blinking Memory (for assembler) */</span>
<a name="l02269"></a>02269 <span class="preprocessor">#else</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span><span class="preprocessor">#define LCDBMEM                ((char*)       &amp;LCDBM1) </span><span class="comment">/* LCD Blinking Memory (for C) */</span>
<a name="l02271"></a>02271 <span class="preprocessor">#endif</span>
<a name="l02272"></a>02272 <span class="preprocessor"></span>SFR_8BIT(LCDBM2);                             <span class="comment">/* LCD Blinking Memory 2 */</span>
<a name="l02273"></a>02273 SFR_8BIT(LCDBM3);                             <span class="comment">/* LCD Blinking Memory 3 */</span>
<a name="l02274"></a>02274 SFR_8BIT(LCDBM4);                             <span class="comment">/* LCD Blinking Memory 4 */</span>
<a name="l02275"></a>02275 SFR_8BIT(LCDBM5);                             <span class="comment">/* LCD Blinking Memory 5 */</span>
<a name="l02276"></a>02276 SFR_8BIT(LCDBM6);                             <span class="comment">/* LCD Blinking Memory 6 */</span>
<a name="l02277"></a>02277 SFR_8BIT(LCDBM7);                             <span class="comment">/* LCD Blinking Memory 7 */</span>
<a name="l02278"></a>02278 SFR_8BIT(LCDBM8);                             <span class="comment">/* LCD Blinking Memory 8 */</span>
<a name="l02279"></a>02279 SFR_8BIT(LCDBM9);                             <span class="comment">/* LCD Blinking Memory 9 */</span>
<a name="l02280"></a>02280 SFR_8BIT(LCDBM10);                            <span class="comment">/* LCD Blinking Memory 10 */</span>
<a name="l02281"></a>02281 SFR_8BIT(LCDBM11);                            <span class="comment">/* LCD Blinking Memory 11 */</span>
<a name="l02282"></a>02282 SFR_8BIT(LCDBM12);                            <span class="comment">/* LCD Blinking Memory 12 */</span>
<a name="l02283"></a>02283 SFR_8BIT(LCDBM13);                            <span class="comment">/* LCD Blinking Memory 13 */</span>
<a name="l02284"></a>02284 SFR_8BIT(LCDBM14);                            <span class="comment">/* LCD Blinking Memory 14 */</span>
<a name="l02285"></a>02285 SFR_8BIT(LCDBM15);                            <span class="comment">/* LCD Blinking Memory 15 */</span>
<a name="l02286"></a>02286 SFR_8BIT(LCDBM16);                            <span class="comment">/* LCD Blinking Memory 16 */</span>
<a name="l02287"></a>02287 SFR_8BIT(LCDBM17);                            <span class="comment">/* LCD Blinking Memory 17 */</span>
<a name="l02288"></a>02288 SFR_8BIT(LCDBM18);                            <span class="comment">/* LCD Blinking Memory 18 */</span>
<a name="l02289"></a>02289 SFR_8BIT(LCDBM19);                            <span class="comment">/* LCD Blinking Memory 19 */</span>
<a name="l02290"></a>02290 SFR_8BIT(LCDBM20);                            <span class="comment">/* LCD Blinking Memory 20 */</span>
<a name="l02291"></a>02291 SFR_8BIT(LCDBM21);                            <span class="comment">/* LCD Blinking Memory 21 */</span>
<a name="l02292"></a>02292 SFR_8BIT(LCDBM22);                            <span class="comment">/* LCD Blinking Memory 22 */</span>
<a name="l02293"></a>02293 SFR_8BIT(LCDBM23);                            <span class="comment">/* LCD Blinking Memory 23 */</span>
<a name="l02294"></a>02294 SFR_8BIT(LCDBM24);                            <span class="comment">/* LCD Blinking Memory 24 */</span>
<a name="l02295"></a>02295 
<a name="l02296"></a>02296 <span class="comment">/* LCDBIV Definitions */</span>
<a name="l02297"></a>02297 <span class="preprocessor">#define LCDBIV_NONE            (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l02298"></a>02298 <span class="preprocessor">#define LCDBIV_LCDNOCAPIFG     (0x0002)       </span><span class="comment">/* No capacitor connected */</span>
<a name="l02299"></a>02299 <span class="preprocessor">#define LCDBIV_LCDBLKOFFIFG    (0x0004)       </span><span class="comment">/* Blink, segments off */</span>
<a name="l02300"></a>02300 <span class="preprocessor">#define LCDBIV_LCDBLKONIFG     (0x0006)       </span><span class="comment">/* Blink, segments on */</span>
<a name="l02301"></a>02301 <span class="preprocessor">#define LCDBIV_LCDFRMIFG       (0x0008)       </span><span class="comment">/* Frame interrupt */</span>
<a name="l02302"></a>02302 
<a name="l02303"></a>02303 <span class="comment">/************************************************************</span>
<a name="l02304"></a>02304 <span class="comment">* HARDWARE MULTIPLIER 32Bit</span>
<a name="l02305"></a>02305 <span class="comment">************************************************************/</span>
<a name="l02306"></a>02306 <span class="preprocessor">#define __MSP430_HAS_MPY32__                  </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02307"></a>02307 <span class="preprocessor">#define __MSP430_BASEADDRESS_MPY32__ 0x04C0</span>
<a name="l02308"></a>02308 <span class="preprocessor"></span><span class="preprocessor">#define MPY32_BASE             __MSP430_BASEADDRESS_MPY32__</span>
<a name="l02309"></a>02309 <span class="preprocessor"></span>
<a name="l02310"></a>02310 SFR_16BIT(MPY);                               <span class="comment">/* Multiply Unsigned/Operand 1 */</span>
<a name="l02311"></a>02311 SFR_8BIT(MPY_L);                              <span class="comment">/* Multiply Unsigned/Operand 1 */</span>
<a name="l02312"></a>02312 SFR_8BIT(MPY_H);                              <span class="comment">/* Multiply Unsigned/Operand 1 */</span>
<a name="l02313"></a>02313 SFR_16BIT(MPYS);                              <span class="comment">/* Multiply Signed/Operand 1 */</span>
<a name="l02314"></a>02314 SFR_8BIT(MPYS_L);                             <span class="comment">/* Multiply Signed/Operand 1 */</span>
<a name="l02315"></a>02315 SFR_8BIT(MPYS_H);                             <span class="comment">/* Multiply Signed/Operand 1 */</span>
<a name="l02316"></a>02316 SFR_16BIT(MAC);                               <span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span>
<a name="l02317"></a>02317 SFR_8BIT(MAC_L);                              <span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span>
<a name="l02318"></a>02318 SFR_8BIT(MAC_H);                              <span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span>
<a name="l02319"></a>02319 SFR_16BIT(MACS);                              <span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span>
<a name="l02320"></a>02320 SFR_8BIT(MACS_L);                             <span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span>
<a name="l02321"></a>02321 SFR_8BIT(MACS_H);                             <span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span>
<a name="l02322"></a>02322 SFR_16BIT(OP2);                               <span class="comment">/* Operand 2 */</span>
<a name="l02323"></a>02323 SFR_8BIT(OP2_L);                              <span class="comment">/* Operand 2 */</span>
<a name="l02324"></a>02324 SFR_8BIT(OP2_H);                              <span class="comment">/* Operand 2 */</span>
<a name="l02325"></a>02325 SFR_16BIT(RESLO);                             <span class="comment">/* Result Low Word */</span>
<a name="l02326"></a>02326 SFR_8BIT(RESLO_L);                            <span class="comment">/* Result Low Word */</span>
<a name="l02327"></a>02327 SFR_8BIT(RESLO_H);                            <span class="comment">/* Result Low Word */</span>
<a name="l02328"></a>02328 SFR_16BIT(RESHI);                             <span class="comment">/* Result High Word */</span>
<a name="l02329"></a>02329 SFR_8BIT(RESHI_L);                            <span class="comment">/* Result High Word */</span>
<a name="l02330"></a>02330 SFR_8BIT(RESHI_H);                            <span class="comment">/* Result High Word */</span>
<a name="l02331"></a>02331 SFR_16BIT(SUMEXT);                            <span class="comment">/* Sum Extend */</span>
<a name="l02332"></a>02332 SFR_8BIT(SUMEXT_L);                           <span class="comment">/* Sum Extend */</span>
<a name="l02333"></a>02333 SFR_8BIT(SUMEXT_H);                           <span class="comment">/* Sum Extend */</span>
<a name="l02334"></a>02334 
<a name="l02335"></a>02335 SFR_16BIT(MPY32L);                            <span class="comment">/* 32-bit operand 1 - multiply - low word */</span>
<a name="l02336"></a>02336 SFR_8BIT(MPY32L_L);                           <span class="comment">/* 32-bit operand 1 - multiply - low word */</span>
<a name="l02337"></a>02337 SFR_8BIT(MPY32L_H);                           <span class="comment">/* 32-bit operand 1 - multiply - low word */</span>
<a name="l02338"></a>02338 SFR_16BIT(MPY32H);                            <span class="comment">/* 32-bit operand 1 - multiply - high word */</span>
<a name="l02339"></a>02339 SFR_8BIT(MPY32H_L);                           <span class="comment">/* 32-bit operand 1 - multiply - high word */</span>
<a name="l02340"></a>02340 SFR_8BIT(MPY32H_H);                           <span class="comment">/* 32-bit operand 1 - multiply - high word */</span>
<a name="l02341"></a>02341 SFR_16BIT(MPYS32L);                           <span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span>
<a name="l02342"></a>02342 SFR_8BIT(MPYS32L_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span>
<a name="l02343"></a>02343 SFR_8BIT(MPYS32L_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span>
<a name="l02344"></a>02344 SFR_16BIT(MPYS32H);                           <span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span>
<a name="l02345"></a>02345 SFR_8BIT(MPYS32H_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span>
<a name="l02346"></a>02346 SFR_8BIT(MPYS32H_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span>
<a name="l02347"></a>02347 SFR_16BIT(MAC32L);                            <span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span>
<a name="l02348"></a>02348 SFR_8BIT(MAC32L_L);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span>
<a name="l02349"></a>02349 SFR_8BIT(MAC32L_H);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span>
<a name="l02350"></a>02350 SFR_16BIT(MAC32H);                            <span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span>
<a name="l02351"></a>02351 SFR_8BIT(MAC32H_L);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span>
<a name="l02352"></a>02352 SFR_8BIT(MAC32H_H);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span>
<a name="l02353"></a>02353 SFR_16BIT(MACS32L);                           <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span>
<a name="l02354"></a>02354 SFR_8BIT(MACS32L_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span>
<a name="l02355"></a>02355 SFR_8BIT(MACS32L_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span>
<a name="l02356"></a>02356 SFR_16BIT(MACS32H);                           <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span>
<a name="l02357"></a>02357 SFR_8BIT(MACS32H_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span>
<a name="l02358"></a>02358 SFR_8BIT(MACS32H_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span>
<a name="l02359"></a>02359 SFR_16BIT(OP2L);                              <span class="comment">/* 32-bit operand 2 - low word */</span>
<a name="l02360"></a>02360 SFR_8BIT(OP2L_L);                             <span class="comment">/* 32-bit operand 2 - low word */</span>
<a name="l02361"></a>02361 SFR_8BIT(OP2L_H);                             <span class="comment">/* 32-bit operand 2 - low word */</span>
<a name="l02362"></a>02362 SFR_16BIT(OP2H);                              <span class="comment">/* 32-bit operand 2 - high word */</span>
<a name="l02363"></a>02363 SFR_8BIT(OP2H_L);                             <span class="comment">/* 32-bit operand 2 - high word */</span>
<a name="l02364"></a>02364 SFR_8BIT(OP2H_H);                             <span class="comment">/* 32-bit operand 2 - high word */</span>
<a name="l02365"></a>02365 SFR_16BIT(RES0);                              <span class="comment">/* 32x32-bit result 0 - least significant word */</span>
<a name="l02366"></a>02366 SFR_8BIT(RES0_L);                             <span class="comment">/* 32x32-bit result 0 - least significant word */</span>
<a name="l02367"></a>02367 SFR_8BIT(RES0_H);                             <span class="comment">/* 32x32-bit result 0 - least significant word */</span>
<a name="l02368"></a>02368 SFR_16BIT(RES1);                              <span class="comment">/* 32x32-bit result 1 */</span>
<a name="l02369"></a>02369 SFR_8BIT(RES1_L);                             <span class="comment">/* 32x32-bit result 1 */</span>
<a name="l02370"></a>02370 SFR_8BIT(RES1_H);                             <span class="comment">/* 32x32-bit result 1 */</span>
<a name="l02371"></a>02371 SFR_16BIT(RES2);                              <span class="comment">/* 32x32-bit result 2 */</span>
<a name="l02372"></a>02372 SFR_8BIT(RES2_L);                             <span class="comment">/* 32x32-bit result 2 */</span>
<a name="l02373"></a>02373 SFR_8BIT(RES2_H);                             <span class="comment">/* 32x32-bit result 2 */</span>
<a name="l02374"></a>02374 SFR_16BIT(RES3);                              <span class="comment">/* 32x32-bit result 3 - most significant word */</span>
<a name="l02375"></a>02375 SFR_8BIT(RES3_L);                             <span class="comment">/* 32x32-bit result 3 - most significant word */</span>
<a name="l02376"></a>02376 SFR_8BIT(RES3_H);                             <span class="comment">/* 32x32-bit result 3 - most significant word */</span>
<a name="l02377"></a>02377 SFR_16BIT(MPY32CTL0);                         <span class="comment">/* MPY32 Control Register 0 */</span>
<a name="l02378"></a>02378 SFR_8BIT(MPY32CTL0_L);                        <span class="comment">/* MPY32 Control Register 0 */</span>
<a name="l02379"></a>02379 SFR_8BIT(MPY32CTL0_H);                        <span class="comment">/* MPY32 Control Register 0 */</span>
<a name="l02380"></a>02380 
<a name="l02381"></a>02381 <span class="preprocessor">#define MPY_B                  MPY_L          </span><span class="comment">/* Multiply Unsigned/Operand 1 (Byte Access) */</span>
<a name="l02382"></a>02382 <span class="preprocessor">#define MPYS_B                 MPYS_L         </span><span class="comment">/* Multiply Signed/Operand 1 (Byte Access) */</span>
<a name="l02383"></a>02383 <span class="preprocessor">#define MAC_B                  MAC_L          </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</span>
<a name="l02384"></a>02384 <span class="preprocessor">#define MACS_B                 MACS_L         </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</span>
<a name="l02385"></a>02385 <span class="preprocessor">#define OP2_B                  OP2_L          </span><span class="comment">/* Operand 2 (Byte Access) */</span>
<a name="l02386"></a>02386 <span class="preprocessor">#define MPY32L_B               MPY32L_L       </span><span class="comment">/* 32-bit operand 1 - multiply - low word (Byte Access) */</span>
<a name="l02387"></a>02387 <span class="preprocessor">#define MPY32H_B               MPY32H_L       </span><span class="comment">/* 32-bit operand 1 - multiply - high word (Byte Access) */</span>
<a name="l02388"></a>02388 <span class="preprocessor">#define MPYS32L_B              MPYS32L_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word (Byte Access) */</span>
<a name="l02389"></a>02389 <span class="preprocessor">#define MPYS32H_B              MPYS32H_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word (Byte Access) */</span>
<a name="l02390"></a>02390 <span class="preprocessor">#define MAC32L_B               MAC32L_L       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</span>
<a name="l02391"></a>02391 <span class="preprocessor">#define MAC32H_B               MAC32H_L       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</span>
<a name="l02392"></a>02392 <span class="preprocessor">#define MACS32L_B              MACS32L_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</span>
<a name="l02393"></a>02393 <span class="preprocessor">#define MACS32H_B              MACS32H_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</span>
<a name="l02394"></a>02394 <span class="preprocessor">#define OP2L_B                 OP2L_L         </span><span class="comment">/* 32-bit operand 2 - low word (Byte Access) */</span>
<a name="l02395"></a>02395 <span class="preprocessor">#define OP2H_B                 OP2H_L         </span><span class="comment">/* 32-bit operand 2 - high word (Byte Access) */</span>
<a name="l02396"></a>02396 
<a name="l02397"></a>02397 <span class="comment">/* MPY32CTL0 Control Bits */</span>
<a name="l02398"></a>02398 <span class="preprocessor">#define MPYC                   (0x0001)       </span><span class="comment">/* Carry of the multiplier */</span>
<a name="l02399"></a>02399 <span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span>
<a name="l02400"></a>02400 <span class="preprocessor">#define MPYFRAC                (0x0004)       </span><span class="comment">/* Fractional mode */</span>
<a name="l02401"></a>02401 <span class="preprocessor">#define MPYSAT                 (0x0008)       </span><span class="comment">/* Saturation mode */</span>
<a name="l02402"></a>02402 <span class="preprocessor">#define MPYM0                  (0x0010)       </span><span class="comment">/* Multiplier mode Bit:0 */</span>
<a name="l02403"></a>02403 <span class="preprocessor">#define MPYM1                  (0x0020)       </span><span class="comment">/* Multiplier mode Bit:1 */</span>
<a name="l02404"></a>02404 <span class="preprocessor">#define OP1_32                 (0x0040)       </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span>
<a name="l02405"></a>02405 <span class="preprocessor">#define OP2_32                 (0x0080)       </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span>
<a name="l02406"></a>02406 <span class="preprocessor">#define MPYDLYWRTEN            (0x0100)       </span><span class="comment">/* Delayed write enable */</span>
<a name="l02407"></a>02407 <span class="preprocessor">#define MPYDLY32               (0x0200)       </span><span class="comment">/* Delayed write mode */</span>
<a name="l02408"></a>02408 
<a name="l02409"></a>02409 <span class="comment">/* MPY32CTL0 Control Bits */</span>
<a name="l02410"></a>02410 <span class="preprocessor">#define MPYC_L                 (0x0001)       </span><span class="comment">/* Carry of the multiplier */</span>
<a name="l02411"></a>02411 <span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span>
<a name="l02412"></a>02412 <span class="preprocessor">#define MPYFRAC_L              (0x0004)       </span><span class="comment">/* Fractional mode */</span>
<a name="l02413"></a>02413 <span class="preprocessor">#define MPYSAT_L               (0x0008)       </span><span class="comment">/* Saturation mode */</span>
<a name="l02414"></a>02414 <span class="preprocessor">#define MPYM0_L                (0x0010)       </span><span class="comment">/* Multiplier mode Bit:0 */</span>
<a name="l02415"></a>02415 <span class="preprocessor">#define MPYM1_L                (0x0020)       </span><span class="comment">/* Multiplier mode Bit:1 */</span>
<a name="l02416"></a>02416 <span class="preprocessor">#define OP1_32_L               (0x0040)       </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span>
<a name="l02417"></a>02417 <span class="preprocessor">#define OP2_32_L               (0x0080)       </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span>
<a name="l02418"></a>02418 
<a name="l02419"></a>02419 <span class="comment">/* MPY32CTL0 Control Bits */</span>
<a name="l02420"></a>02420 <span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span>
<a name="l02421"></a>02421 <span class="preprocessor">#define MPYDLYWRTEN_H          (0x0001)       </span><span class="comment">/* Delayed write enable */</span>
<a name="l02422"></a>02422 <span class="preprocessor">#define MPYDLY32_H             (0x0002)       </span><span class="comment">/* Delayed write mode */</span>
<a name="l02423"></a>02423 
<a name="l02424"></a>02424 <span class="preprocessor">#define MPYM_0                 (0x0000)       </span><span class="comment">/* Multiplier mode: MPY */</span>
<a name="l02425"></a>02425 <span class="preprocessor">#define MPYM_1                 (0x0010)       </span><span class="comment">/* Multiplier mode: MPYS */</span>
<a name="l02426"></a>02426 <span class="preprocessor">#define MPYM_2                 (0x0020)       </span><span class="comment">/* Multiplier mode: MAC */</span>
<a name="l02427"></a>02427 <span class="preprocessor">#define MPYM_3                 (0x0030)       </span><span class="comment">/* Multiplier mode: MACS */</span>
<a name="l02428"></a>02428 <span class="preprocessor">#define MPYM__MPY              (0x0000)       </span><span class="comment">/* Multiplier mode: MPY */</span>
<a name="l02429"></a>02429 <span class="preprocessor">#define MPYM__MPYS             (0x0010)       </span><span class="comment">/* Multiplier mode: MPYS */</span>
<a name="l02430"></a>02430 <span class="preprocessor">#define MPYM__MAC              (0x0020)       </span><span class="comment">/* Multiplier mode: MAC */</span>
<a name="l02431"></a>02431 <span class="preprocessor">#define MPYM__MACS             (0x0030)       </span><span class="comment">/* Multiplier mode: MACS */</span>
<a name="l02432"></a>02432 
<a name="l02433"></a>02433 <span class="comment">/************************************************************</span>
<a name="l02434"></a>02434 <span class="comment">* DIGITAL I/O Port1/2 Pull up / Pull down Resistors</span>
<a name="l02435"></a>02435 <span class="comment">************************************************************/</span>
<a name="l02436"></a>02436 <span class="preprocessor">#define __MSP430_HAS_PORT1_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02437"></a>02437 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT1_R__ 0x0200</span>
<a name="l02438"></a>02438 <span class="preprocessor"></span><span class="preprocessor">#define P1_BASE                __MSP430_BASEADDRESS_PORT1_R__</span>
<a name="l02439"></a>02439 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PORT2_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02440"></a>02440 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT2_R__ 0x0200</span>
<a name="l02441"></a>02441 <span class="preprocessor"></span><span class="preprocessor">#define P2_BASE                __MSP430_BASEADDRESS_PORT2_R__</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PORTA_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02443"></a>02443 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORTA_R__ 0x0200</span>
<a name="l02444"></a>02444 <span class="preprocessor"></span><span class="preprocessor">#define PA_BASE                __MSP430_BASEADDRESS_PORTA_R__</span>
<a name="l02445"></a>02445 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_P1SEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02446"></a>02446 <span class="preprocessor">#define __MSP430_HAS_P2SEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02447"></a>02447 <span class="preprocessor">#define __MSP430_HAS_PASEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02448"></a>02448 
<a name="l02449"></a>02449 SFR_16BIT(PAIN);                              <span class="comment">/* Port A Input */</span>
<a name="l02450"></a>02450 SFR_8BIT(PAIN_L);                             <span class="comment">/* Port A Input */</span>
<a name="l02451"></a>02451 SFR_8BIT(PAIN_H);                             <span class="comment">/* Port A Input */</span>
<a name="l02452"></a>02452 SFR_16BIT(PAOUT);                             <span class="comment">/* Port A Output */</span>
<a name="l02453"></a>02453 SFR_8BIT(PAOUT_L);                            <span class="comment">/* Port A Output */</span>
<a name="l02454"></a>02454 SFR_8BIT(PAOUT_H);                            <span class="comment">/* Port A Output */</span>
<a name="l02455"></a>02455 SFR_16BIT(PADIR);                             <span class="comment">/* Port A Direction */</span>
<a name="l02456"></a>02456 SFR_8BIT(PADIR_L);                            <span class="comment">/* Port A Direction */</span>
<a name="l02457"></a>02457 SFR_8BIT(PADIR_H);                            <span class="comment">/* Port A Direction */</span>
<a name="l02458"></a>02458 SFR_16BIT(PAREN);                             <span class="comment">/* Port A Resistor Enable */</span>
<a name="l02459"></a>02459 SFR_8BIT(PAREN_L);                            <span class="comment">/* Port A Resistor Enable */</span>
<a name="l02460"></a>02460 SFR_8BIT(PAREN_H);                            <span class="comment">/* Port A Resistor Enable */</span>
<a name="l02461"></a>02461 SFR_16BIT(PADS);                              <span class="comment">/* Port A Drive Strenght */</span>
<a name="l02462"></a>02462 SFR_8BIT(PADS_L);                             <span class="comment">/* Port A Drive Strenght */</span>
<a name="l02463"></a>02463 SFR_8BIT(PADS_H);                             <span class="comment">/* Port A Drive Strenght */</span>
<a name="l02464"></a>02464 SFR_16BIT(PASEL);                             <span class="comment">/* Port A Selection */</span>
<a name="l02465"></a>02465 SFR_8BIT(PASEL_L);                            <span class="comment">/* Port A Selection */</span>
<a name="l02466"></a>02466 SFR_8BIT(PASEL_H);                            <span class="comment">/* Port A Selection */</span>
<a name="l02467"></a>02467 SFR_16BIT(PAIES);                             <span class="comment">/* Port A Interrupt Edge Select */</span>
<a name="l02468"></a>02468 SFR_8BIT(PAIES_L);                            <span class="comment">/* Port A Interrupt Edge Select */</span>
<a name="l02469"></a>02469 SFR_8BIT(PAIES_H);                            <span class="comment">/* Port A Interrupt Edge Select */</span>
<a name="l02470"></a>02470 SFR_16BIT(PAIE);                              <span class="comment">/* Port A Interrupt Enable */</span>
<a name="l02471"></a>02471 SFR_8BIT(PAIE_L);                             <span class="comment">/* Port A Interrupt Enable */</span>
<a name="l02472"></a>02472 SFR_8BIT(PAIE_H);                             <span class="comment">/* Port A Interrupt Enable */</span>
<a name="l02473"></a>02473 SFR_16BIT(PAIFG);                             <span class="comment">/* Port A Interrupt Flag */</span>
<a name="l02474"></a>02474 SFR_8BIT(PAIFG_L);                            <span class="comment">/* Port A Interrupt Flag */</span>
<a name="l02475"></a>02475 SFR_8BIT(PAIFG_H);                            <span class="comment">/* Port A Interrupt Flag */</span>
<a name="l02476"></a>02476 
<a name="l02477"></a>02477 
<a name="l02478"></a>02478 SFR_16BIT(P1IV);                              <span class="comment">/* Port 1 Interrupt Vector Word */</span>
<a name="l02479"></a>02479 SFR_16BIT(P2IV);                              <span class="comment">/* Port 2 Interrupt Vector Word */</span>
<a name="l02480"></a>02480 <span class="preprocessor">#define P1IN                   (PAIN_L)       </span><span class="comment">/* Port 1 Input */</span>
<a name="l02481"></a>02481 <span class="preprocessor">#define P1OUT                  (PAOUT_L)      </span><span class="comment">/* Port 1 Output */</span>
<a name="l02482"></a>02482 <span class="preprocessor">#define P1DIR                  (PADIR_L)      </span><span class="comment">/* Port 1 Direction */</span>
<a name="l02483"></a>02483 <span class="preprocessor">#define P1REN                  (PAREN_L)      </span><span class="comment">/* Port 1 Resistor Enable */</span>
<a name="l02484"></a>02484 <span class="preprocessor">#define P1DS                   (PADS_L)       </span><span class="comment">/* Port 1 Drive Strenght */</span>
<a name="l02485"></a>02485 <span class="preprocessor">#define P1SEL                  (PASEL_L)      </span><span class="comment">/* Port 1 Selection */</span>
<a name="l02486"></a>02486 <span class="preprocessor">#define P1IES                  (PAIES_L)      </span><span class="comment">/* Port 1 Interrupt Edge Select */</span>
<a name="l02487"></a>02487 <span class="preprocessor">#define P1IE                   (PAIE_L)       </span><span class="comment">/* Port 1 Interrupt Enable */</span>
<a name="l02488"></a>02488 <span class="preprocessor">#define P1IFG                  (PAIFG_L)      </span><span class="comment">/* Port 1 Interrupt Flag */</span>
<a name="l02489"></a>02489 
<a name="l02490"></a>02490 <span class="comment">//Definitions for P1IV</span>
<a name="l02491"></a>02491 <span class="preprocessor">#define P1IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l02492"></a>02492 <span class="preprocessor">#define P1IV_P1IFG0            (0x0002)       </span><span class="comment">/* P1IV P1IFG.0 */</span>
<a name="l02493"></a>02493 <span class="preprocessor">#define P1IV_P1IFG1            (0x0004)       </span><span class="comment">/* P1IV P1IFG.1 */</span>
<a name="l02494"></a>02494 <span class="preprocessor">#define P1IV_P1IFG2            (0x0006)       </span><span class="comment">/* P1IV P1IFG.2 */</span>
<a name="l02495"></a>02495 <span class="preprocessor">#define P1IV_P1IFG3            (0x0008)       </span><span class="comment">/* P1IV P1IFG.3 */</span>
<a name="l02496"></a>02496 <span class="preprocessor">#define P1IV_P1IFG4            (0x000A)       </span><span class="comment">/* P1IV P1IFG.4 */</span>
<a name="l02497"></a>02497 <span class="preprocessor">#define P1IV_P1IFG5            (0x000C)       </span><span class="comment">/* P1IV P1IFG.5 */</span>
<a name="l02498"></a>02498 <span class="preprocessor">#define P1IV_P1IFG6            (0x000E)       </span><span class="comment">/* P1IV P1IFG.6 */</span>
<a name="l02499"></a>02499 <span class="preprocessor">#define P1IV_P1IFG7            (0x0010)       </span><span class="comment">/* P1IV P1IFG.7 */</span>
<a name="l02500"></a>02500 
<a name="l02501"></a>02501 <span class="preprocessor">#define P2IN                   (PAIN_H)       </span><span class="comment">/* Port 2 Input */</span>
<a name="l02502"></a>02502 <span class="preprocessor">#define P2OUT                  (PAOUT_H)      </span><span class="comment">/* Port 2 Output */</span>
<a name="l02503"></a>02503 <span class="preprocessor">#define P2DIR                  (PADIR_H)      </span><span class="comment">/* Port 2 Direction */</span>
<a name="l02504"></a>02504 <span class="preprocessor">#define P2REN                  (PAREN_H)      </span><span class="comment">/* Port 2 Resistor Enable */</span>
<a name="l02505"></a>02505 <span class="preprocessor">#define P2DS                   (PADS_H)       </span><span class="comment">/* Port 2 Drive Strenght */</span>
<a name="l02506"></a>02506 <span class="preprocessor">#define P2SEL                  (PASEL_H)      </span><span class="comment">/* Port 2 Selection */</span>
<a name="l02507"></a>02507 <span class="preprocessor">#define P2IES                  (PAIES_H)      </span><span class="comment">/* Port 2 Interrupt Edge Select */</span>
<a name="l02508"></a>02508 <span class="preprocessor">#define P2IE                   (PAIE_H)       </span><span class="comment">/* Port 2 Interrupt Enable */</span>
<a name="l02509"></a>02509 <span class="preprocessor">#define P2IFG                  (PAIFG_H)      </span><span class="comment">/* Port 2 Interrupt Flag */</span>
<a name="l02510"></a>02510 
<a name="l02511"></a>02511 <span class="comment">//Definitions for P2IV</span>
<a name="l02512"></a>02512 <span class="preprocessor">#define P2IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l02513"></a>02513 <span class="preprocessor">#define P2IV_P2IFG0            (0x0002)       </span><span class="comment">/* P2IV P2IFG.0 */</span>
<a name="l02514"></a>02514 <span class="preprocessor">#define P2IV_P2IFG1            (0x0004)       </span><span class="comment">/* P2IV P2IFG.1 */</span>
<a name="l02515"></a>02515 <span class="preprocessor">#define P2IV_P2IFG2            (0x0006)       </span><span class="comment">/* P2IV P2IFG.2 */</span>
<a name="l02516"></a>02516 <span class="preprocessor">#define P2IV_P2IFG3            (0x0008)       </span><span class="comment">/* P2IV P2IFG.3 */</span>
<a name="l02517"></a>02517 <span class="preprocessor">#define P2IV_P2IFG4            (0x000A)       </span><span class="comment">/* P2IV P2IFG.4 */</span>
<a name="l02518"></a>02518 <span class="preprocessor">#define P2IV_P2IFG5            (0x000C)       </span><span class="comment">/* P2IV P2IFG.5 */</span>
<a name="l02519"></a>02519 <span class="preprocessor">#define P2IV_P2IFG6            (0x000E)       </span><span class="comment">/* P2IV P2IFG.6 */</span>
<a name="l02520"></a>02520 <span class="preprocessor">#define P2IV_P2IFG7            (0x0010)       </span><span class="comment">/* P2IV P2IFG.7 */</span>
<a name="l02521"></a>02521 
<a name="l02522"></a>02522 
<a name="l02523"></a>02523 <span class="comment">/************************************************************</span>
<a name="l02524"></a>02524 <span class="comment">* DIGITAL I/O Port3/4 Pull up / Pull down Resistors</span>
<a name="l02525"></a>02525 <span class="comment">************************************************************/</span>
<a name="l02526"></a>02526 <span class="preprocessor">#define __MSP430_HAS_PORT3_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02527"></a>02527 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT3_R__ 0x0220</span>
<a name="l02528"></a>02528 <span class="preprocessor"></span><span class="preprocessor">#define P3_BASE                __MSP430_BASEADDRESS_PORT3_R__</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PORT4_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02530"></a>02530 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT4_R__ 0x0220</span>
<a name="l02531"></a>02531 <span class="preprocessor"></span><span class="preprocessor">#define P4_BASE                __MSP430_BASEADDRESS_PORT4_R__</span>
<a name="l02532"></a>02532 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PORTB_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02533"></a>02533 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORTB_R__ 0x0220</span>
<a name="l02534"></a>02534 <span class="preprocessor"></span><span class="preprocessor">#define PB_BASE                __MSP430_BASEADDRESS_PORTB_R__</span>
<a name="l02535"></a>02535 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_P3SEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02536"></a>02536 <span class="preprocessor">#define __MSP430_HAS_P4SEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02537"></a>02537 <span class="preprocessor">#define __MSP430_HAS_PBSEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02538"></a>02538 
<a name="l02539"></a>02539 SFR_16BIT(PBIN);                              <span class="comment">/* Port B Input */</span>
<a name="l02540"></a>02540 SFR_8BIT(PBIN_L);                             <span class="comment">/* Port B Input */</span>
<a name="l02541"></a>02541 SFR_8BIT(PBIN_H);                             <span class="comment">/* Port B Input */</span>
<a name="l02542"></a>02542 SFR_16BIT(PBOUT);                             <span class="comment">/* Port B Output */</span>
<a name="l02543"></a>02543 SFR_8BIT(PBOUT_L);                            <span class="comment">/* Port B Output */</span>
<a name="l02544"></a>02544 SFR_8BIT(PBOUT_H);                            <span class="comment">/* Port B Output */</span>
<a name="l02545"></a>02545 SFR_16BIT(PBDIR);                             <span class="comment">/* Port B Direction */</span>
<a name="l02546"></a>02546 SFR_8BIT(PBDIR_L);                            <span class="comment">/* Port B Direction */</span>
<a name="l02547"></a>02547 SFR_8BIT(PBDIR_H);                            <span class="comment">/* Port B Direction */</span>
<a name="l02548"></a>02548 SFR_16BIT(PBREN);                             <span class="comment">/* Port B Resistor Enable */</span>
<a name="l02549"></a>02549 SFR_8BIT(PBREN_L);                            <span class="comment">/* Port B Resistor Enable */</span>
<a name="l02550"></a>02550 SFR_8BIT(PBREN_H);                            <span class="comment">/* Port B Resistor Enable */</span>
<a name="l02551"></a>02551 SFR_16BIT(PBDS);                              <span class="comment">/* Port B Drive Strenght */</span>
<a name="l02552"></a>02552 SFR_8BIT(PBDS_L);                             <span class="comment">/* Port B Drive Strenght */</span>
<a name="l02553"></a>02553 SFR_8BIT(PBDS_H);                             <span class="comment">/* Port B Drive Strenght */</span>
<a name="l02554"></a>02554 SFR_16BIT(PBSEL);                             <span class="comment">/* Port B Selection */</span>
<a name="l02555"></a>02555 SFR_8BIT(PBSEL_L);                            <span class="comment">/* Port B Selection */</span>
<a name="l02556"></a>02556 SFR_8BIT(PBSEL_H);                            <span class="comment">/* Port B Selection */</span>
<a name="l02557"></a>02557 
<a name="l02558"></a>02558 
<a name="l02559"></a>02559 <span class="preprocessor">#define P3IN                   (PBIN_L)       </span><span class="comment">/* Port 3 Input */</span>
<a name="l02560"></a>02560 <span class="preprocessor">#define P3OUT                  (PBOUT_L)      </span><span class="comment">/* Port 3 Output */</span>
<a name="l02561"></a>02561 <span class="preprocessor">#define P3DIR                  (PBDIR_L)      </span><span class="comment">/* Port 3 Direction */</span>
<a name="l02562"></a>02562 <span class="preprocessor">#define P3REN                  (PBREN_L)      </span><span class="comment">/* Port 3 Resistor Enable */</span>
<a name="l02563"></a>02563 <span class="preprocessor">#define P3DS                   (PBDS_L)       </span><span class="comment">/* Port 3 Drive Strenght */</span>
<a name="l02564"></a>02564 <span class="preprocessor">#define P3SEL                  (PBSEL_L)      </span><span class="comment">/* Port 3 Selection */</span>
<a name="l02565"></a>02565 
<a name="l02566"></a>02566 <span class="preprocessor">#define P4IN                   (PBIN_H)       </span><span class="comment">/* Port 4 Input */</span>
<a name="l02567"></a>02567 <span class="preprocessor">#define P4OUT                  (PBOUT_H)      </span><span class="comment">/* Port 4 Output */</span>
<a name="l02568"></a>02568 <span class="preprocessor">#define P4DIR                  (PBDIR_H)      </span><span class="comment">/* Port 4 Direction */</span>
<a name="l02569"></a>02569 <span class="preprocessor">#define P4REN                  (PBREN_H)      </span><span class="comment">/* Port 4 Resistor Enable */</span>
<a name="l02570"></a>02570 <span class="preprocessor">#define P4DS                   (PBDS_H)       </span><span class="comment">/* Port 4 Drive Strenght */</span>
<a name="l02571"></a>02571 <span class="preprocessor">#define P4SEL                  (PBSEL_H)      </span><span class="comment">/* Port 4 Selection */</span>
<a name="l02572"></a>02572 
<a name="l02573"></a>02573 
<a name="l02574"></a>02574 <span class="comment">/************************************************************</span>
<a name="l02575"></a>02575 <span class="comment">* DIGITAL I/O Port5 Pull up / Pull down Resistors</span>
<a name="l02576"></a>02576 <span class="comment">************************************************************/</span>
<a name="l02577"></a>02577 <span class="preprocessor">#define __MSP430_HAS_PORT5_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02578"></a>02578 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT5_R__ 0x0240</span>
<a name="l02579"></a>02579 <span class="preprocessor"></span><span class="preprocessor">#define P5_BASE                __MSP430_BASEADDRESS_PORT5_R__</span>
<a name="l02580"></a>02580 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PORTC_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02581"></a>02581 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORTC_R__ 0x0240</span>
<a name="l02582"></a>02582 <span class="preprocessor"></span><span class="preprocessor">#define PC_BASE                __MSP430_BASEADDRESS_PORTC_R__</span>
<a name="l02583"></a>02583 <span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_P5SEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02584"></a>02584 <span class="preprocessor">#define __MSP430_HAS_PCSEL__                  </span><span class="comment">/* Define for DriverLib */</span>
<a name="l02585"></a>02585 
<a name="l02586"></a>02586 SFR_16BIT(PCIN);                              <span class="comment">/* Port C Input */</span>
<a name="l02587"></a>02587 SFR_8BIT(PCIN_L);                             <span class="comment">/* Port C Input */</span>
<a name="l02588"></a>02588 SFR_8BIT(PCIN_H);                             <span class="comment">/* Port C Input */</span>
<a name="l02589"></a>02589 SFR_16BIT(PCOUT);                             <span class="comment">/* Port C Output */</span>
<a name="l02590"></a>02590 SFR_8BIT(PCOUT_L);                            <span class="comment">/* Port C Output */</span>
<a name="l02591"></a>02591 SFR_8BIT(PCOUT_H);                            <span class="comment">/* Port C Output */</span>
<a name="l02592"></a>02592 SFR_16BIT(PCDIR);                             <span class="comment">/* Port C Direction */</span>
<a name="l02593"></a>02593 SFR_8BIT(PCDIR_L);                            <span class="comment">/* Port C Direction */</span>
<a name="l02594"></a>02594 SFR_8BIT(PCDIR_H);                            <span class="comment">/* Port C Direction */</span>
<a name="l02595"></a>02595 SFR_16BIT(PCREN);                             <span class="comment">/* Port C Resistor Enable */</span>
<a name="l02596"></a>02596 SFR_8BIT(PCREN_L);                            <span class="comment">/* Port C Resistor Enable */</span>
<a name="l02597"></a>02597 SFR_8BIT(PCREN_H);                            <span class="comment">/* Port C Resistor Enable */</span>
<a name="l02598"></a>02598 SFR_16BIT(PCDS);                              <span class="comment">/* Port C Drive Strenght */</span>
<a name="l02599"></a>02599 SFR_8BIT(PCDS_L);                             <span class="comment">/* Port C Drive Strenght */</span>
<a name="l02600"></a>02600 SFR_8BIT(PCDS_H);                             <span class="comment">/* Port C Drive Strenght */</span>
<a name="l02601"></a>02601 SFR_16BIT(PCSEL);                             <span class="comment">/* Port C Selection */</span>
<a name="l02602"></a>02602 SFR_8BIT(PCSEL_L);                            <span class="comment">/* Port C Selection */</span>
<a name="l02603"></a>02603 SFR_8BIT(PCSEL_H);                            <span class="comment">/* Port C Selection */</span>
<a name="l02604"></a>02604 
<a name="l02605"></a>02605 
<a name="l02606"></a>02606 <span class="preprocessor">#define P5IN                   (PCIN_L)       </span><span class="comment">/* Port 5 Input */</span>
<a name="l02607"></a>02607 <span class="preprocessor">#define P5OUT                  (PCOUT_L)      </span><span class="comment">/* Port 5 Output */</span>
<a name="l02608"></a>02608 <span class="preprocessor">#define P5DIR                  (PCDIR_L)      </span><span class="comment">/* Port 5 Direction */</span>
<a name="l02609"></a>02609 <span class="preprocessor">#define P5REN                  (PCREN_L)      </span><span class="comment">/* Port 5 Resistor Enable */</span>
<a name="l02610"></a>02610 <span class="preprocessor">#define P5DS                   (PCDS_L)       </span><span class="comment">/* Port 5 Drive Strenght */</span>
<a name="l02611"></a>02611 <span class="preprocessor">#define P5SEL                  (PCSEL_L)      </span><span class="comment">/* Port 5 Selection */</span>
<a name="l02612"></a>02612 
<a name="l02613"></a>02613 
<a name="l02614"></a>02614 <span class="comment">/************************************************************</span>
<a name="l02615"></a>02615 <span class="comment">* DIGITAL I/O PortJ Pull up / Pull down Resistors</span>
<a name="l02616"></a>02616 <span class="comment">************************************************************/</span>
<a name="l02617"></a>02617 <span class="preprocessor">#define __MSP430_HAS_PORTJ_R__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02618"></a>02618 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORTJ_R__ 0x0320</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span><span class="preprocessor">#define PJ_BASE                __MSP430_BASEADDRESS_PORTJ_R__</span>
<a name="l02620"></a>02620 <span class="preprocessor"></span>
<a name="l02621"></a>02621 SFR_16BIT(PJIN);                              <span class="comment">/* Port J Input */</span>
<a name="l02622"></a>02622 SFR_8BIT(PJIN_L);                             <span class="comment">/* Port J Input */</span>
<a name="l02623"></a>02623 SFR_8BIT(PJIN_H);                             <span class="comment">/* Port J Input */</span>
<a name="l02624"></a>02624 SFR_16BIT(PJOUT);                             <span class="comment">/* Port J Output */</span>
<a name="l02625"></a>02625 SFR_8BIT(PJOUT_L);                            <span class="comment">/* Port J Output */</span>
<a name="l02626"></a>02626 SFR_8BIT(PJOUT_H);                            <span class="comment">/* Port J Output */</span>
<a name="l02627"></a>02627 SFR_16BIT(PJDIR);                             <span class="comment">/* Port J Direction */</span>
<a name="l02628"></a>02628 SFR_8BIT(PJDIR_L);                            <span class="comment">/* Port J Direction */</span>
<a name="l02629"></a>02629 SFR_8BIT(PJDIR_H);                            <span class="comment">/* Port J Direction */</span>
<a name="l02630"></a>02630 SFR_16BIT(PJREN);                             <span class="comment">/* Port J Resistor Enable */</span>
<a name="l02631"></a>02631 SFR_8BIT(PJREN_L);                            <span class="comment">/* Port J Resistor Enable */</span>
<a name="l02632"></a>02632 SFR_8BIT(PJREN_H);                            <span class="comment">/* Port J Resistor Enable */</span>
<a name="l02633"></a>02633 SFR_16BIT(PJDS);                              <span class="comment">/* Port J Drive Strenght */</span>
<a name="l02634"></a>02634 SFR_8BIT(PJDS_L);                             <span class="comment">/* Port J Drive Strenght */</span>
<a name="l02635"></a>02635 SFR_8BIT(PJDS_H);                             <span class="comment">/* Port J Drive Strenght */</span>
<a name="l02636"></a>02636 
<a name="l02637"></a>02637 <span class="comment">/************************************************************</span>
<a name="l02638"></a>02638 <span class="comment">* PORT MAPPING CONTROLLER</span>
<a name="l02639"></a>02639 <span class="comment">************************************************************/</span>
<a name="l02640"></a>02640 <span class="preprocessor">#define __MSP430_HAS_PORT_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02641"></a>02641 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT_MAPPING__ 0x01C0</span>
<a name="l02642"></a>02642 <span class="preprocessor"></span><span class="preprocessor">#define PMAP_CTRL_BASE         __MSP430_BASEADDRESS_PORT_MAPPING__</span>
<a name="l02643"></a>02643 <span class="preprocessor"></span>
<a name="l02644"></a>02644 SFR_16BIT(PMAPKEYID);                         <span class="comment">/* Port Mapping Key register */</span>
<a name="l02645"></a>02645 SFR_8BIT(PMAPKEYID_L);                        <span class="comment">/* Port Mapping Key register */</span>
<a name="l02646"></a>02646 SFR_8BIT(PMAPKEYID_H);                        <span class="comment">/* Port Mapping Key register */</span>
<a name="l02647"></a>02647 SFR_16BIT(PMAPCTL);                           <span class="comment">/* Port Mapping control register */</span>
<a name="l02648"></a>02648 SFR_8BIT(PMAPCTL_L);                          <span class="comment">/* Port Mapping control register */</span>
<a name="l02649"></a>02649 SFR_8BIT(PMAPCTL_H);                          <span class="comment">/* Port Mapping control register */</span>
<a name="l02650"></a>02650 
<a name="l02651"></a>02651 <span class="preprocessor">#define  PMAPKEY               (0x2D52)       </span><span class="comment">/* Port Mapping Key */</span>
<a name="l02652"></a>02652 <span class="preprocessor">#define  PMAPPWD               PMAPKEYID      </span><span class="comment">/* Legacy Definition: Mapping Key register */</span>
<a name="l02653"></a>02653 <span class="preprocessor">#define  PMAPPW                (0x2D52)       </span><span class="comment">/* Legacy Definition: Port Mapping Password */</span>
<a name="l02654"></a>02654 
<a name="l02655"></a>02655 <span class="comment">/* PMAPCTL Control Bits */</span>
<a name="l02656"></a>02656 <span class="preprocessor">#define PMAPLOCKED             (0x0001)       </span><span class="comment">/* Port Mapping Lock bit. Read only */</span>
<a name="l02657"></a>02657 <span class="preprocessor">#define PMAPRECFG              (0x0002)       </span><span class="comment">/* Port Mapping re-configuration control bit */</span>
<a name="l02658"></a>02658 
<a name="l02659"></a>02659 <span class="comment">/* PMAPCTL Control Bits */</span>
<a name="l02660"></a>02660 <span class="preprocessor">#define PMAPLOCKED_L           (0x0001)       </span><span class="comment">/* Port Mapping Lock bit. Read only */</span>
<a name="l02661"></a>02661 <span class="preprocessor">#define PMAPRECFG_L            (0x0002)       </span><span class="comment">/* Port Mapping re-configuration control bit */</span>
<a name="l02662"></a>02662 
<a name="l02663"></a>02663 <span class="comment">/************************************************************</span>
<a name="l02664"></a>02664 <span class="comment">* PORT 1 MAPPING CONTROLLER</span>
<a name="l02665"></a>02665 <span class="comment">************************************************************/</span>
<a name="l02666"></a>02666 <span class="preprocessor">#define __MSP430_HAS_PORT1_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02667"></a>02667 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT1_MAPPING__ 0x01C8</span>
<a name="l02668"></a>02668 <span class="preprocessor"></span><span class="preprocessor">#define P1MAP_BASE             __MSP430_BASEADDRESS_PORT1_MAPPING__</span>
<a name="l02669"></a>02669 <span class="preprocessor"></span>
<a name="l02670"></a>02670 SFR_16BIT(P1MAP01);                           <span class="comment">/* Port P1.0/1 mapping register */</span>
<a name="l02671"></a>02671 SFR_8BIT(P1MAP01_L);                          <span class="comment">/* Port P1.0/1 mapping register */</span>
<a name="l02672"></a>02672 SFR_8BIT(P1MAP01_H);                          <span class="comment">/* Port P1.0/1 mapping register */</span>
<a name="l02673"></a>02673 SFR_16BIT(P1MAP23);                           <span class="comment">/* Port P1.2/3 mapping register */</span>
<a name="l02674"></a>02674 SFR_8BIT(P1MAP23_L);                          <span class="comment">/* Port P1.2/3 mapping register */</span>
<a name="l02675"></a>02675 SFR_8BIT(P1MAP23_H);                          <span class="comment">/* Port P1.2/3 mapping register */</span>
<a name="l02676"></a>02676 SFR_16BIT(P1MAP45);                           <span class="comment">/* Port P1.4/5 mapping register */</span>
<a name="l02677"></a>02677 SFR_8BIT(P1MAP45_L);                          <span class="comment">/* Port P1.4/5 mapping register */</span>
<a name="l02678"></a>02678 SFR_8BIT(P1MAP45_H);                          <span class="comment">/* Port P1.4/5 mapping register */</span>
<a name="l02679"></a>02679 SFR_16BIT(P1MAP67);                           <span class="comment">/* Port P1.6/7 mapping register */</span>
<a name="l02680"></a>02680 SFR_8BIT(P1MAP67_L);                          <span class="comment">/* Port P1.6/7 mapping register */</span>
<a name="l02681"></a>02681 SFR_8BIT(P1MAP67_H);                          <span class="comment">/* Port P1.6/7 mapping register */</span>
<a name="l02682"></a>02682 
<a name="l02683"></a>02683 <span class="preprocessor">#define  P1MAP0                P1MAP01_L      </span><span class="comment">/* Port P1.0 mapping register */</span>
<a name="l02684"></a>02684 <span class="preprocessor">#define  P1MAP1                P1MAP01_H      </span><span class="comment">/* Port P1.1 mapping register */</span>
<a name="l02685"></a>02685 <span class="preprocessor">#define  P1MAP2                P1MAP23_L      </span><span class="comment">/* Port P1.2 mapping register */</span>
<a name="l02686"></a>02686 <span class="preprocessor">#define  P1MAP3                P1MAP23_H      </span><span class="comment">/* Port P1.3 mapping register */</span>
<a name="l02687"></a>02687 <span class="preprocessor">#define  P1MAP4                P1MAP45_L      </span><span class="comment">/* Port P1.4 mapping register */</span>
<a name="l02688"></a>02688 <span class="preprocessor">#define  P1MAP5                P1MAP45_H      </span><span class="comment">/* Port P1.5 mapping register */</span>
<a name="l02689"></a>02689 <span class="preprocessor">#define  P1MAP6                P1MAP67_L      </span><span class="comment">/* Port P1.6 mapping register */</span>
<a name="l02690"></a>02690 <span class="preprocessor">#define  P1MAP7                P1MAP67_H      </span><span class="comment">/* Port P1.7 mapping register */</span>
<a name="l02691"></a>02691 
<a name="l02692"></a>02692 <span class="comment">/************************************************************</span>
<a name="l02693"></a>02693 <span class="comment">* PORT 2 MAPPING CONTROLLER</span>
<a name="l02694"></a>02694 <span class="comment">************************************************************/</span>
<a name="l02695"></a>02695 <span class="preprocessor">#define __MSP430_HAS_PORT2_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02696"></a>02696 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT2_MAPPING__ 0x01D0</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span><span class="preprocessor">#define P2MAP_BASE             __MSP430_BASEADDRESS_PORT2_MAPPING__</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span>
<a name="l02699"></a>02699 SFR_16BIT(P2MAP01);                           <span class="comment">/* Port P2.0/1 mapping register */</span>
<a name="l02700"></a>02700 SFR_8BIT(P2MAP01_L);                          <span class="comment">/* Port P2.0/1 mapping register */</span>
<a name="l02701"></a>02701 SFR_8BIT(P2MAP01_H);                          <span class="comment">/* Port P2.0/1 mapping register */</span>
<a name="l02702"></a>02702 SFR_16BIT(P2MAP23);                           <span class="comment">/* Port P2.2/3 mapping register */</span>
<a name="l02703"></a>02703 SFR_8BIT(P2MAP23_L);                          <span class="comment">/* Port P2.2/3 mapping register */</span>
<a name="l02704"></a>02704 SFR_8BIT(P2MAP23_H);                          <span class="comment">/* Port P2.2/3 mapping register */</span>
<a name="l02705"></a>02705 SFR_16BIT(P2MAP45);                           <span class="comment">/* Port P2.4/5 mapping register */</span>
<a name="l02706"></a>02706 SFR_8BIT(P2MAP45_L);                          <span class="comment">/* Port P2.4/5 mapping register */</span>
<a name="l02707"></a>02707 SFR_8BIT(P2MAP45_H);                          <span class="comment">/* Port P2.4/5 mapping register */</span>
<a name="l02708"></a>02708 SFR_16BIT(P2MAP67);                           <span class="comment">/* Port P2.6/7 mapping register */</span>
<a name="l02709"></a>02709 SFR_8BIT(P2MAP67_L);                          <span class="comment">/* Port P2.6/7 mapping register */</span>
<a name="l02710"></a>02710 SFR_8BIT(P2MAP67_H);                          <span class="comment">/* Port P2.6/7 mapping register */</span>
<a name="l02711"></a>02711 
<a name="l02712"></a>02712 <span class="preprocessor">#define  P2MAP0                P2MAP01_L      </span><span class="comment">/* Port P2.0 mapping register */</span>
<a name="l02713"></a>02713 <span class="preprocessor">#define  P2MAP1                P2MAP01_H      </span><span class="comment">/* Port P2.1 mapping register */</span>
<a name="l02714"></a>02714 <span class="preprocessor">#define  P2MAP2                P2MAP23_L      </span><span class="comment">/* Port P2.2 mapping register */</span>
<a name="l02715"></a>02715 <span class="preprocessor">#define  P2MAP3                P2MAP23_H      </span><span class="comment">/* Port P2.3 mapping register */</span>
<a name="l02716"></a>02716 <span class="preprocessor">#define  P2MAP4                P2MAP45_L      </span><span class="comment">/* Port P2.4 mapping register */</span>
<a name="l02717"></a>02717 <span class="preprocessor">#define  P2MAP5                P2MAP45_H      </span><span class="comment">/* Port P2.5 mapping register */</span>
<a name="l02718"></a>02718 <span class="preprocessor">#define  P2MAP6                P2MAP67_L      </span><span class="comment">/* Port P2.6 mapping register */</span>
<a name="l02719"></a>02719 <span class="preprocessor">#define  P2MAP7                P2MAP67_H      </span><span class="comment">/* Port P2.7 mapping register */</span>
<a name="l02720"></a>02720 
<a name="l02721"></a>02721 <span class="comment">/************************************************************</span>
<a name="l02722"></a>02722 <span class="comment">* PORT 3 MAPPING CONTROLLER</span>
<a name="l02723"></a>02723 <span class="comment">************************************************************/</span>
<a name="l02724"></a>02724 <span class="preprocessor">#define __MSP430_HAS_PORT3_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02725"></a>02725 <span class="preprocessor">#define __MSP430_BASEADDRESS_PORT3_MAPPING__ 0x01D8</span>
<a name="l02726"></a>02726 <span class="preprocessor"></span><span class="preprocessor">#define P3MAP_BASE             __MSP430_BASEADDRESS_PORT3_MAPPING__</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span>
<a name="l02728"></a>02728 SFR_16BIT(P3MAP01);                           <span class="comment">/* Port P3.0/1 mapping register */</span>
<a name="l02729"></a>02729 SFR_8BIT(P3MAP01_L);                          <span class="comment">/* Port P3.0/1 mapping register */</span>
<a name="l02730"></a>02730 SFR_8BIT(P3MAP01_H);                          <span class="comment">/* Port P3.0/1 mapping register */</span>
<a name="l02731"></a>02731 SFR_16BIT(P3MAP23);                           <span class="comment">/* Port P3.2/3 mapping register */</span>
<a name="l02732"></a>02732 SFR_8BIT(P3MAP23_L);                          <span class="comment">/* Port P3.2/3 mapping register */</span>
<a name="l02733"></a>02733 SFR_8BIT(P3MAP23_H);                          <span class="comment">/* Port P3.2/3 mapping register */</span>
<a name="l02734"></a>02734 SFR_16BIT(P3MAP45);                           <span class="comment">/* Port P3.4/5 mapping register */</span>
<a name="l02735"></a>02735 SFR_8BIT(P3MAP45_L);                          <span class="comment">/* Port P3.4/5 mapping register */</span>
<a name="l02736"></a>02736 SFR_8BIT(P3MAP45_H);                          <span class="comment">/* Port P3.4/5 mapping register */</span>
<a name="l02737"></a>02737 SFR_16BIT(P3MAP67);                           <span class="comment">/* Port P3.6/7 mapping register */</span>
<a name="l02738"></a>02738 SFR_8BIT(P3MAP67_L);                          <span class="comment">/* Port P3.6/7 mapping register */</span>
<a name="l02739"></a>02739 SFR_8BIT(P3MAP67_H);                          <span class="comment">/* Port P3.6/7 mapping register */</span>
<a name="l02740"></a>02740 
<a name="l02741"></a>02741 <span class="preprocessor">#define  P3MAP0                P3MAP01_L      </span><span class="comment">/* Port P3.0 mapping register */</span>
<a name="l02742"></a>02742 <span class="preprocessor">#define  P3MAP1                P3MAP01_H      </span><span class="comment">/* Port P3.1 mapping register */</span>
<a name="l02743"></a>02743 <span class="preprocessor">#define  P3MAP2                P3MAP23_L      </span><span class="comment">/* Port P3.2 mapping register */</span>
<a name="l02744"></a>02744 <span class="preprocessor">#define  P3MAP3                P3MAP23_H      </span><span class="comment">/* Port P3.3 mapping register */</span>
<a name="l02745"></a>02745 <span class="preprocessor">#define  P3MAP4                P3MAP45_L      </span><span class="comment">/* Port P3.4 mapping register */</span>
<a name="l02746"></a>02746 <span class="preprocessor">#define  P3MAP5                P3MAP45_H      </span><span class="comment">/* Port P3.5 mapping register */</span>
<a name="l02747"></a>02747 <span class="preprocessor">#define  P3MAP6                P3MAP67_L      </span><span class="comment">/* Port P3.6 mapping register */</span>
<a name="l02748"></a>02748 <span class="preprocessor">#define  P3MAP7                P3MAP67_H      </span><span class="comment">/* Port P3.7 mapping register */</span>
<a name="l02749"></a>02749 
<a name="l02750"></a>02750 <span class="preprocessor">#define PM_NONE                0</span>
<a name="l02751"></a>02751 <span class="preprocessor"></span><span class="preprocessor">#define PM_CBOUT0              1</span>
<a name="l02752"></a>02752 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA0CLK              1</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span><span class="preprocessor">#define PM_CBOUT1              2</span>
<a name="l02754"></a>02754 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA1CLK              2</span>
<a name="l02755"></a>02755 <span class="preprocessor"></span><span class="preprocessor">#define PM_ACLK                3</span>
<a name="l02756"></a>02756 <span class="preprocessor"></span><span class="preprocessor">#define PM_MCLK                4</span>
<a name="l02757"></a>02757 <span class="preprocessor"></span><span class="preprocessor">#define PM_SMCLK               5</span>
<a name="l02758"></a>02758 <span class="preprocessor"></span><span class="preprocessor">#define PM_RTCCLK              6</span>
<a name="l02759"></a>02759 <span class="preprocessor"></span><span class="preprocessor">#define PM_MODCLK              7</span>
<a name="l02760"></a>02760 <span class="preprocessor"></span><span class="preprocessor">#define PM_DMAE0               7</span>
<a name="l02761"></a>02761 <span class="preprocessor"></span><span class="preprocessor">#define PM_SVMOUT              8</span>
<a name="l02762"></a>02762 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA0CCR0A            9</span>
<a name="l02763"></a>02763 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA0CCR1A            10</span>
<a name="l02764"></a>02764 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA0CCR2A            11</span>
<a name="l02765"></a>02765 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA0CCR3A            12</span>
<a name="l02766"></a>02766 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA0CCR4A            13</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA1CCR0A            14</span>
<a name="l02768"></a>02768 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA1CCR1A            15</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span><span class="preprocessor">#define PM_TA1CCR2A            16</span>
<a name="l02770"></a>02770 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCA0RXD             17</span>
<a name="l02771"></a>02771 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCA0SOMI            17</span>
<a name="l02772"></a>02772 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCA0TXD             18</span>
<a name="l02773"></a>02773 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCA0SIMO            18</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCA0CLK             19</span>
<a name="l02775"></a>02775 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCB0STE             19</span>
<a name="l02776"></a>02776 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCB0SOMI            20</span>
<a name="l02777"></a>02777 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCB0SCL             20</span>
<a name="l02778"></a>02778 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCB0SIMO            21</span>
<a name="l02779"></a>02779 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCB0SDA             21</span>
<a name="l02780"></a>02780 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCB0CLK             22</span>
<a name="l02781"></a>02781 <span class="preprocessor"></span><span class="preprocessor">#define PM_UCA0STE             22</span>
<a name="l02782"></a>02782 <span class="preprocessor"></span><span class="preprocessor">#define PM_RFGDO0              23</span>
<a name="l02783"></a>02783 <span class="preprocessor"></span><span class="preprocessor">#define PM_RFGDO1              24</span>
<a name="l02784"></a>02784 <span class="preprocessor"></span><span class="preprocessor">#define PM_RFGDO2              25</span>
<a name="l02785"></a>02785 <span class="preprocessor"></span><span class="preprocessor">#define PM_ANALOG              31</span>
<a name="l02786"></a>02786 <span class="preprocessor"></span>
<a name="l02787"></a>02787 <span class="comment">/************************************************************</span>
<a name="l02788"></a>02788 <span class="comment">* PMM - Power Management System</span>
<a name="l02789"></a>02789 <span class="comment">************************************************************/</span>
<a name="l02790"></a>02790 <span class="preprocessor">#define __MSP430_HAS_PMM__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l02791"></a>02791 <span class="preprocessor">#define __MSP430_BASEADDRESS_PMM__ 0x0120</span>
<a name="l02792"></a>02792 <span class="preprocessor"></span><span class="preprocessor">#define PMM_BASE               __MSP430_BASEADDRESS_PMM__</span>
<a name="l02793"></a>02793 <span class="preprocessor"></span>
<a name="l02794"></a>02794 SFR_16BIT(PMMCTL0);                           <span class="comment">/* PMM Control 0 */</span>
<a name="l02795"></a>02795 SFR_8BIT(PMMCTL0_L);                          <span class="comment">/* PMM Control 0 */</span>
<a name="l02796"></a>02796 SFR_8BIT(PMMCTL0_H);                          <span class="comment">/* PMM Control 0 */</span>
<a name="l02797"></a>02797 SFR_16BIT(PMMCTL1);                           <span class="comment">/* PMM Control 1 */</span>
<a name="l02798"></a>02798 SFR_8BIT(PMMCTL1_L);                          <span class="comment">/* PMM Control 1 */</span>
<a name="l02799"></a>02799 SFR_8BIT(PMMCTL1_H);                          <span class="comment">/* PMM Control 1 */</span>
<a name="l02800"></a>02800 SFR_16BIT(SVSMHCTL);                          <span class="comment">/* SVS and SVM high side control register */</span>
<a name="l02801"></a>02801 SFR_8BIT(SVSMHCTL_L);                         <span class="comment">/* SVS and SVM high side control register */</span>
<a name="l02802"></a>02802 SFR_8BIT(SVSMHCTL_H);                         <span class="comment">/* SVS and SVM high side control register */</span>
<a name="l02803"></a>02803 SFR_16BIT(SVSMLCTL);                          <span class="comment">/* SVS and SVM low side control register */</span>
<a name="l02804"></a>02804 SFR_8BIT(SVSMLCTL_L);                         <span class="comment">/* SVS and SVM low side control register */</span>
<a name="l02805"></a>02805 SFR_8BIT(SVSMLCTL_H);                         <span class="comment">/* SVS and SVM low side control register */</span>
<a name="l02806"></a>02806 SFR_16BIT(SVSMIO);                            <span class="comment">/* SVSIN and SVSOUT control register */</span>
<a name="l02807"></a>02807 SFR_8BIT(SVSMIO_L);                           <span class="comment">/* SVSIN and SVSOUT control register */</span>
<a name="l02808"></a>02808 SFR_8BIT(SVSMIO_H);                           <span class="comment">/* SVSIN and SVSOUT control register */</span>
<a name="l02809"></a>02809 SFR_16BIT(PMMIFG);                            <span class="comment">/* PMM Interrupt Flag */</span>
<a name="l02810"></a>02810 SFR_8BIT(PMMIFG_L);                           <span class="comment">/* PMM Interrupt Flag */</span>
<a name="l02811"></a>02811 SFR_8BIT(PMMIFG_H);                           <span class="comment">/* PMM Interrupt Flag */</span>
<a name="l02812"></a>02812 SFR_16BIT(PMMRIE);                            <span class="comment">/* PMM and RESET Interrupt Enable */</span>
<a name="l02813"></a>02813 SFR_8BIT(PMMRIE_L);                           <span class="comment">/* PMM and RESET Interrupt Enable */</span>
<a name="l02814"></a>02814 SFR_8BIT(PMMRIE_H);                           <span class="comment">/* PMM and RESET Interrupt Enable */</span>
<a name="l02815"></a>02815 
<a name="l02816"></a>02816 <span class="preprocessor">#define PMMPW                  (0xA500)       </span><span class="comment">/* PMM Register Write Password */</span>
<a name="l02817"></a>02817 <span class="preprocessor">#define PMMPW_H                (0xA5)         </span><span class="comment">/* PMM Register Write Password for high word access */</span>
<a name="l02818"></a>02818 
<a name="l02819"></a>02819 <span class="comment">/* PMMCTL0 Control Bits */</span>
<a name="l02820"></a>02820 <span class="preprocessor">#define PMMCOREV0              (0x0001)       </span><span class="comment">/* PMM Core Voltage Bit: 0 */</span>
<a name="l02821"></a>02821 <span class="preprocessor">#define PMMCOREV1              (0x0002)       </span><span class="comment">/* PMM Core Voltage Bit: 1 */</span>
<a name="l02822"></a>02822 <span class="preprocessor">#define PMMSWBOR               (0x0004)       </span><span class="comment">/* PMM Software BOR */</span>
<a name="l02823"></a>02823 <span class="preprocessor">#define PMMSWPOR               (0x0008)       </span><span class="comment">/* PMM Software POR */</span>
<a name="l02824"></a>02824 <span class="preprocessor">#define PMMREGOFF              (0x0010)       </span><span class="comment">/* PMM Turn Regulator off */</span>
<a name="l02825"></a>02825 <span class="preprocessor">#define PMMHPMRE               (0x0080)       </span><span class="comment">/* PMM Global High Power Module Request Enable */</span>
<a name="l02826"></a>02826 
<a name="l02827"></a>02827 <span class="comment">/* PMMCTL0 Control Bits */</span>
<a name="l02828"></a>02828 <span class="preprocessor">#define PMMCOREV0_L            (0x0001)       </span><span class="comment">/* PMM Core Voltage Bit: 0 */</span>
<a name="l02829"></a>02829 <span class="preprocessor">#define PMMCOREV1_L            (0x0002)       </span><span class="comment">/* PMM Core Voltage Bit: 1 */</span>
<a name="l02830"></a>02830 <span class="preprocessor">#define PMMSWBOR_L             (0x0004)       </span><span class="comment">/* PMM Software BOR */</span>
<a name="l02831"></a>02831 <span class="preprocessor">#define PMMSWPOR_L             (0x0008)       </span><span class="comment">/* PMM Software POR */</span>
<a name="l02832"></a>02832 <span class="preprocessor">#define PMMREGOFF_L            (0x0010)       </span><span class="comment">/* PMM Turn Regulator off */</span>
<a name="l02833"></a>02833 <span class="preprocessor">#define PMMHPMRE_L             (0x0080)       </span><span class="comment">/* PMM Global High Power Module Request Enable */</span>
<a name="l02834"></a>02834 
<a name="l02835"></a>02835 <span class="preprocessor">#define PMMCOREV_0             (0x0000)       </span><span class="comment">/* PMM Core Voltage 0 (1.35V) */</span>
<a name="l02836"></a>02836 <span class="preprocessor">#define PMMCOREV_1             (0x0001)       </span><span class="comment">/* PMM Core Voltage 1 (1.55V) */</span>
<a name="l02837"></a>02837 <span class="preprocessor">#define PMMCOREV_2             (0x0002)       </span><span class="comment">/* PMM Core Voltage 2 (1.75V) */</span>
<a name="l02838"></a>02838 <span class="preprocessor">#define PMMCOREV_3             (0x0003)       </span><span class="comment">/* PMM Core Voltage 3 (1.85V) */</span>
<a name="l02839"></a>02839 
<a name="l02840"></a>02840 <span class="comment">/* PMMCTL1 Control Bits */</span>
<a name="l02841"></a>02841 <span class="preprocessor">#define PMMREFMD               (0x0001)       </span><span class="comment">/* PMM Reference Mode */</span>
<a name="l02842"></a>02842 <span class="preprocessor">#define PMMCMD0                (0x0010)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 0 */</span>
<a name="l02843"></a>02843 <span class="preprocessor">#define PMMCMD1                (0x0020)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 1 */</span>
<a name="l02844"></a>02844 
<a name="l02845"></a>02845 <span class="comment">/* PMMCTL1 Control Bits */</span>
<a name="l02846"></a>02846 <span class="preprocessor">#define PMMREFMD_L             (0x0001)       </span><span class="comment">/* PMM Reference Mode */</span>
<a name="l02847"></a>02847 <span class="preprocessor">#define PMMCMD0_L              (0x0010)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 0 */</span>
<a name="l02848"></a>02848 <span class="preprocessor">#define PMMCMD1_L              (0x0020)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 1 */</span>
<a name="l02849"></a>02849 
<a name="l02850"></a>02850 <span class="comment">/* SVSMHCTL Control Bits */</span>
<a name="l02851"></a>02851 <span class="preprocessor">#define SVSMHRRL0              (0x0001)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</span>
<a name="l02852"></a>02852 <span class="preprocessor">#define SVSMHRRL1              (0x0002)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</span>
<a name="l02853"></a>02853 <span class="preprocessor">#define SVSMHRRL2              (0x0004)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</span>
<a name="l02854"></a>02854 <span class="preprocessor">#define SVSMHDLYST             (0x0008)       </span><span class="comment">/* SVS and SVM high side delay status */</span>
<a name="l02855"></a>02855 <span class="preprocessor">#define SVSHMD                 (0x0010)       </span><span class="comment">/* SVS high side mode */</span>
<a name="l02856"></a>02856 <span class="preprocessor">#define SVSMHEVM               (0x0040)       </span><span class="comment">/* SVS and SVM high side event mask */</span>
<a name="l02857"></a>02857 <span class="preprocessor">#define SVSMHACE               (0x0080)       </span><span class="comment">/* SVS and SVM high side auto control enable */</span>
<a name="l02858"></a>02858 <span class="preprocessor">#define SVSHRVL0               (0x0100)       </span><span class="comment">/* SVS high side reset voltage level Bit: 0 */</span>
<a name="l02859"></a>02859 <span class="preprocessor">#define SVSHRVL1               (0x0200)       </span><span class="comment">/* SVS high side reset voltage level Bit: 1 */</span>
<a name="l02860"></a>02860 <span class="preprocessor">#define SVSHE                  (0x0400)       </span><span class="comment">/* SVS high side enable */</span>
<a name="l02861"></a>02861 <span class="preprocessor">#define SVSHFP                 (0x0800)       </span><span class="comment">/* SVS high side full performace mode */</span>
<a name="l02862"></a>02862 <span class="preprocessor">#define SVMHOVPE               (0x1000)       </span><span class="comment">/* SVM high side over-voltage enable */</span>
<a name="l02863"></a>02863 <span class="preprocessor">#define SVMHE                  (0x4000)       </span><span class="comment">/* SVM high side enable */</span>
<a name="l02864"></a>02864 <span class="preprocessor">#define SVMHFP                 (0x8000)       </span><span class="comment">/* SVM high side full performace mode */</span>
<a name="l02865"></a>02865 
<a name="l02866"></a>02866 <span class="comment">/* SVSMHCTL Control Bits */</span>
<a name="l02867"></a>02867 <span class="preprocessor">#define SVSMHRRL0_L            (0x0001)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</span>
<a name="l02868"></a>02868 <span class="preprocessor">#define SVSMHRRL1_L            (0x0002)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</span>
<a name="l02869"></a>02869 <span class="preprocessor">#define SVSMHRRL2_L            (0x0004)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</span>
<a name="l02870"></a>02870 <span class="preprocessor">#define SVSMHDLYST_L           (0x0008)       </span><span class="comment">/* SVS and SVM high side delay status */</span>
<a name="l02871"></a>02871 <span class="preprocessor">#define SVSHMD_L               (0x0010)       </span><span class="comment">/* SVS high side mode */</span>
<a name="l02872"></a>02872 <span class="preprocessor">#define SVSMHEVM_L             (0x0040)       </span><span class="comment">/* SVS and SVM high side event mask */</span>
<a name="l02873"></a>02873 <span class="preprocessor">#define SVSMHACE_L             (0x0080)       </span><span class="comment">/* SVS and SVM high side auto control enable */</span>
<a name="l02874"></a>02874 
<a name="l02875"></a>02875 <span class="comment">/* SVSMHCTL Control Bits */</span>
<a name="l02876"></a>02876 <span class="preprocessor">#define SVSHRVL0_H             (0x0001)       </span><span class="comment">/* SVS high side reset voltage level Bit: 0 */</span>
<a name="l02877"></a>02877 <span class="preprocessor">#define SVSHRVL1_H             (0x0002)       </span><span class="comment">/* SVS high side reset voltage level Bit: 1 */</span>
<a name="l02878"></a>02878 <span class="preprocessor">#define SVSHE_H                (0x0004)       </span><span class="comment">/* SVS high side enable */</span>
<a name="l02879"></a>02879 <span class="preprocessor">#define SVSHFP_H               (0x0008)       </span><span class="comment">/* SVS high side full performace mode */</span>
<a name="l02880"></a>02880 <span class="preprocessor">#define SVMHOVPE_H             (0x0010)       </span><span class="comment">/* SVM high side over-voltage enable */</span>
<a name="l02881"></a>02881 <span class="preprocessor">#define SVMHE_H                (0x0040)       </span><span class="comment">/* SVM high side enable */</span>
<a name="l02882"></a>02882 <span class="preprocessor">#define SVMHFP_H               (0x0080)       </span><span class="comment">/* SVM high side full performace mode */</span>
<a name="l02883"></a>02883 
<a name="l02884"></a>02884 <span class="preprocessor">#define SVSMHRRL_0             (0x0000)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 0 */</span>
<a name="l02885"></a>02885 <span class="preprocessor">#define SVSMHRRL_1             (0x0001)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 1 */</span>
<a name="l02886"></a>02886 <span class="preprocessor">#define SVSMHRRL_2             (0x0002)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 2 */</span>
<a name="l02887"></a>02887 <span class="preprocessor">#define SVSMHRRL_3             (0x0003)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 3 */</span>
<a name="l02888"></a>02888 <span class="preprocessor">#define SVSMHRRL_4             (0x0004)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 4 */</span>
<a name="l02889"></a>02889 <span class="preprocessor">#define SVSMHRRL_5             (0x0005)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 5 */</span>
<a name="l02890"></a>02890 <span class="preprocessor">#define SVSMHRRL_6             (0x0006)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 6 */</span>
<a name="l02891"></a>02891 <span class="preprocessor">#define SVSMHRRL_7             (0x0007)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 7 */</span>
<a name="l02892"></a>02892 
<a name="l02893"></a>02893 <span class="preprocessor">#define SVSHRVL_0              (0x0000)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 0 */</span>
<a name="l02894"></a>02894 <span class="preprocessor">#define SVSHRVL_1              (0x0100)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 1 */</span>
<a name="l02895"></a>02895 <span class="preprocessor">#define SVSHRVL_2              (0x0200)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 2 */</span>
<a name="l02896"></a>02896 <span class="preprocessor">#define SVSHRVL_3              (0x0300)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 3 */</span>
<a name="l02897"></a>02897 
<a name="l02898"></a>02898 <span class="comment">/* SVSMLCTL Control Bits */</span>
<a name="l02899"></a>02899 <span class="preprocessor">#define SVSMLRRL0              (0x0001)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</span>
<a name="l02900"></a>02900 <span class="preprocessor">#define SVSMLRRL1              (0x0002)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</span>
<a name="l02901"></a>02901 <span class="preprocessor">#define SVSMLRRL2              (0x0004)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</span>
<a name="l02902"></a>02902 <span class="preprocessor">#define SVSMLDLYST             (0x0008)       </span><span class="comment">/* SVS and SVM low side delay status */</span>
<a name="l02903"></a>02903 <span class="preprocessor">#define SVSLMD                 (0x0010)       </span><span class="comment">/* SVS low side mode */</span>
<a name="l02904"></a>02904 <span class="preprocessor">#define SVSMLEVM               (0x0040)       </span><span class="comment">/* SVS and SVM low side event mask */</span>
<a name="l02905"></a>02905 <span class="preprocessor">#define SVSMLACE               (0x0080)       </span><span class="comment">/* SVS and SVM low side auto control enable */</span>
<a name="l02906"></a>02906 <span class="preprocessor">#define SVSLRVL0               (0x0100)       </span><span class="comment">/* SVS low side reset voltage level Bit: 0 */</span>
<a name="l02907"></a>02907 <span class="preprocessor">#define SVSLRVL1               (0x0200)       </span><span class="comment">/* SVS low side reset voltage level Bit: 1 */</span>
<a name="l02908"></a>02908 <span class="preprocessor">#define SVSLE                  (0x0400)       </span><span class="comment">/* SVS low side enable */</span>
<a name="l02909"></a>02909 <span class="preprocessor">#define SVSLFP                 (0x0800)       </span><span class="comment">/* SVS low side full performace mode */</span>
<a name="l02910"></a>02910 <span class="preprocessor">#define SVMLOVPE               (0x1000)       </span><span class="comment">/* SVM low side over-voltage enable */</span>
<a name="l02911"></a>02911 <span class="preprocessor">#define SVMLE                  (0x4000)       </span><span class="comment">/* SVM low side enable */</span>
<a name="l02912"></a>02912 <span class="preprocessor">#define SVMLFP                 (0x8000)       </span><span class="comment">/* SVM low side full performace mode */</span>
<a name="l02913"></a>02913 
<a name="l02914"></a>02914 <span class="comment">/* SVSMLCTL Control Bits */</span>
<a name="l02915"></a>02915 <span class="preprocessor">#define SVSMLRRL0_L            (0x0001)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</span>
<a name="l02916"></a>02916 <span class="preprocessor">#define SVSMLRRL1_L            (0x0002)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</span>
<a name="l02917"></a>02917 <span class="preprocessor">#define SVSMLRRL2_L            (0x0004)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</span>
<a name="l02918"></a>02918 <span class="preprocessor">#define SVSMLDLYST_L           (0x0008)       </span><span class="comment">/* SVS and SVM low side delay status */</span>
<a name="l02919"></a>02919 <span class="preprocessor">#define SVSLMD_L               (0x0010)       </span><span class="comment">/* SVS low side mode */</span>
<a name="l02920"></a>02920 <span class="preprocessor">#define SVSMLEVM_L             (0x0040)       </span><span class="comment">/* SVS and SVM low side event mask */</span>
<a name="l02921"></a>02921 <span class="preprocessor">#define SVSMLACE_L             (0x0080)       </span><span class="comment">/* SVS and SVM low side auto control enable */</span>
<a name="l02922"></a>02922 
<a name="l02923"></a>02923 <span class="comment">/* SVSMLCTL Control Bits */</span>
<a name="l02924"></a>02924 <span class="preprocessor">#define SVSLRVL0_H             (0x0001)       </span><span class="comment">/* SVS low side reset voltage level Bit: 0 */</span>
<a name="l02925"></a>02925 <span class="preprocessor">#define SVSLRVL1_H             (0x0002)       </span><span class="comment">/* SVS low side reset voltage level Bit: 1 */</span>
<a name="l02926"></a>02926 <span class="preprocessor">#define SVSLE_H                (0x0004)       </span><span class="comment">/* SVS low side enable */</span>
<a name="l02927"></a>02927 <span class="preprocessor">#define SVSLFP_H               (0x0008)       </span><span class="comment">/* SVS low side full performace mode */</span>
<a name="l02928"></a>02928 <span class="preprocessor">#define SVMLOVPE_H             (0x0010)       </span><span class="comment">/* SVM low side over-voltage enable */</span>
<a name="l02929"></a>02929 <span class="preprocessor">#define SVMLE_H                (0x0040)       </span><span class="comment">/* SVM low side enable */</span>
<a name="l02930"></a>02930 <span class="preprocessor">#define SVMLFP_H               (0x0080)       </span><span class="comment">/* SVM low side full performace mode */</span>
<a name="l02931"></a>02931 
<a name="l02932"></a>02932 <span class="preprocessor">#define SVSMLRRL_0             (0x0000)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 0 */</span>
<a name="l02933"></a>02933 <span class="preprocessor">#define SVSMLRRL_1             (0x0001)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 1 */</span>
<a name="l02934"></a>02934 <span class="preprocessor">#define SVSMLRRL_2             (0x0002)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 2 */</span>
<a name="l02935"></a>02935 <span class="preprocessor">#define SVSMLRRL_3             (0x0003)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 3 */</span>
<a name="l02936"></a>02936 <span class="preprocessor">#define SVSMLRRL_4             (0x0004)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 4 */</span>
<a name="l02937"></a>02937 <span class="preprocessor">#define SVSMLRRL_5             (0x0005)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 5 */</span>
<a name="l02938"></a>02938 <span class="preprocessor">#define SVSMLRRL_6             (0x0006)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 6 */</span>
<a name="l02939"></a>02939 <span class="preprocessor">#define SVSMLRRL_7             (0x0007)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 7 */</span>
<a name="l02940"></a>02940 
<a name="l02941"></a>02941 <span class="preprocessor">#define SVSLRVL_0              (0x0000)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 0 */</span>
<a name="l02942"></a>02942 <span class="preprocessor">#define SVSLRVL_1              (0x0100)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 1 */</span>
<a name="l02943"></a>02943 <span class="preprocessor">#define SVSLRVL_2              (0x0200)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 2 */</span>
<a name="l02944"></a>02944 <span class="preprocessor">#define SVSLRVL_3              (0x0300)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 3 */</span>
<a name="l02945"></a>02945 
<a name="l02946"></a>02946 <span class="comment">/* SVSMIO Control Bits */</span>
<a name="l02947"></a>02947 <span class="preprocessor">#define SVMLOE                 (0x0008)       </span><span class="comment">/* SVM low side output enable */</span>
<a name="l02948"></a>02948 <span class="preprocessor">#define SVMLVLROE              (0x0010)       </span><span class="comment">/* SVM low side voltage level reached output enable */</span>
<a name="l02949"></a>02949 <span class="preprocessor">#define SVMOUTPOL              (0x0020)       </span><span class="comment">/* SVMOUT pin polarity */</span>
<a name="l02950"></a>02950 <span class="preprocessor">#define SVMHOE                 (0x0800)       </span><span class="comment">/* SVM high side output enable */</span>
<a name="l02951"></a>02951 <span class="preprocessor">#define SVMHVLROE              (0x1000)       </span><span class="comment">/* SVM high side voltage level reached output enable */</span>
<a name="l02952"></a>02952 
<a name="l02953"></a>02953 <span class="comment">/* SVSMIO Control Bits */</span>
<a name="l02954"></a>02954 <span class="preprocessor">#define SVMLOE_L               (0x0008)       </span><span class="comment">/* SVM low side output enable */</span>
<a name="l02955"></a>02955 <span class="preprocessor">#define SVMLVLROE_L            (0x0010)       </span><span class="comment">/* SVM low side voltage level reached output enable */</span>
<a name="l02956"></a>02956 <span class="preprocessor">#define SVMOUTPOL_L            (0x0020)       </span><span class="comment">/* SVMOUT pin polarity */</span>
<a name="l02957"></a>02957 
<a name="l02958"></a>02958 <span class="comment">/* SVSMIO Control Bits */</span>
<a name="l02959"></a>02959 <span class="preprocessor">#define SVMHOE_H               (0x0008)       </span><span class="comment">/* SVM high side output enable */</span>
<a name="l02960"></a>02960 <span class="preprocessor">#define SVMHVLROE_H            (0x0010)       </span><span class="comment">/* SVM high side voltage level reached output enable */</span>
<a name="l02961"></a>02961 
<a name="l02962"></a>02962 <span class="comment">/* PMMIFG Control Bits */</span>
<a name="l02963"></a>02963 <span class="preprocessor">#define SVSMLDLYIFG            (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt flag */</span>
<a name="l02964"></a>02964 <span class="preprocessor">#define SVMLIFG                (0x0002)       </span><span class="comment">/* SVM low side interrupt flag */</span>
<a name="l02965"></a>02965 <span class="preprocessor">#define SVMLVLRIFG             (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt flag */</span>
<a name="l02966"></a>02966 <span class="preprocessor">#define SVSMHDLYIFG            (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt flag */</span>
<a name="l02967"></a>02967 <span class="preprocessor">#define SVMHIFG                (0x0020)       </span><span class="comment">/* SVM high side interrupt flag */</span>
<a name="l02968"></a>02968 <span class="preprocessor">#define SVMHVLRIFG             (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt flag */</span>
<a name="l02969"></a>02969 <span class="preprocessor">#define PMMBORIFG              (0x0100)       </span><span class="comment">/* PMM Software BOR interrupt flag */</span>
<a name="l02970"></a>02970 <span class="preprocessor">#define PMMRSTIFG              (0x0200)       </span><span class="comment">/* PMM RESET pin interrupt flag */</span>
<a name="l02971"></a>02971 <span class="preprocessor">#define PMMPORIFG              (0x0400)       </span><span class="comment">/* PMM Software POR interrupt flag */</span>
<a name="l02972"></a>02972 <span class="preprocessor">#define SVSHIFG                (0x1000)       </span><span class="comment">/* SVS low side interrupt flag */</span>
<a name="l02973"></a>02973 <span class="preprocessor">#define SVSLIFG                (0x2000)       </span><span class="comment">/* SVS high side interrupt flag */</span>
<a name="l02974"></a>02974 <span class="preprocessor">#define PMMLPM5IFG             (0x8000)       </span><span class="comment">/* LPM5 indication Flag */</span>
<a name="l02975"></a>02975 
<a name="l02976"></a>02976 <span class="comment">/* PMMIFG Control Bits */</span>
<a name="l02977"></a>02977 <span class="preprocessor">#define SVSMLDLYIFG_L          (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt flag */</span>
<a name="l02978"></a>02978 <span class="preprocessor">#define SVMLIFG_L              (0x0002)       </span><span class="comment">/* SVM low side interrupt flag */</span>
<a name="l02979"></a>02979 <span class="preprocessor">#define SVMLVLRIFG_L           (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt flag */</span>
<a name="l02980"></a>02980 <span class="preprocessor">#define SVSMHDLYIFG_L          (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt flag */</span>
<a name="l02981"></a>02981 <span class="preprocessor">#define SVMHIFG_L              (0x0020)       </span><span class="comment">/* SVM high side interrupt flag */</span>
<a name="l02982"></a>02982 <span class="preprocessor">#define SVMHVLRIFG_L           (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt flag */</span>
<a name="l02983"></a>02983 
<a name="l02984"></a>02984 <span class="comment">/* PMMIFG Control Bits */</span>
<a name="l02985"></a>02985 <span class="preprocessor">#define PMMBORIFG_H            (0x0001)       </span><span class="comment">/* PMM Software BOR interrupt flag */</span>
<a name="l02986"></a>02986 <span class="preprocessor">#define PMMRSTIFG_H            (0x0002)       </span><span class="comment">/* PMM RESET pin interrupt flag */</span>
<a name="l02987"></a>02987 <span class="preprocessor">#define PMMPORIFG_H            (0x0004)       </span><span class="comment">/* PMM Software POR interrupt flag */</span>
<a name="l02988"></a>02988 <span class="preprocessor">#define SVSHIFG_H              (0x0010)       </span><span class="comment">/* SVS low side interrupt flag */</span>
<a name="l02989"></a>02989 <span class="preprocessor">#define SVSLIFG_H              (0x0020)       </span><span class="comment">/* SVS high side interrupt flag */</span>
<a name="l02990"></a>02990 <span class="preprocessor">#define PMMLPM5IFG_H           (0x0080)       </span><span class="comment">/* LPM5 indication Flag */</span>
<a name="l02991"></a>02991 
<a name="l02992"></a>02992 <span class="preprocessor">#define PMMRSTLPM5IFG          PMMLPM5IFG     </span><span class="comment">/* LPM5 indication Flag */</span>
<a name="l02993"></a>02993 
<a name="l02994"></a>02994 <span class="comment">/* PMMIE and RESET Control Bits */</span>
<a name="l02995"></a>02995 <span class="preprocessor">#define SVSMLDLYIE             (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt enable */</span>
<a name="l02996"></a>02996 <span class="preprocessor">#define SVMLIE                 (0x0002)       </span><span class="comment">/* SVM low side interrupt enable */</span>
<a name="l02997"></a>02997 <span class="preprocessor">#define SVMLVLRIE              (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt enable */</span>
<a name="l02998"></a>02998 <span class="preprocessor">#define SVSMHDLYIE             (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt enable */</span>
<a name="l02999"></a>02999 <span class="preprocessor">#define SVMHIE                 (0x0020)       </span><span class="comment">/* SVM high side interrupt enable */</span>
<a name="l03000"></a>03000 <span class="preprocessor">#define SVMHVLRIE              (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt enable */</span>
<a name="l03001"></a>03001 <span class="preprocessor">#define SVSLPE                 (0x0100)       </span><span class="comment">/* SVS low side POR enable */</span>
<a name="l03002"></a>03002 <span class="preprocessor">#define SVMLVLRPE              (0x0200)       </span><span class="comment">/* SVM low side Voltage Level reached POR enable */</span>
<a name="l03003"></a>03003 <span class="preprocessor">#define SVSHPE                 (0x1000)       </span><span class="comment">/* SVS high side POR enable */</span>
<a name="l03004"></a>03004 <span class="preprocessor">#define SVMHVLRPE              (0x2000)       </span><span class="comment">/* SVM high side Voltage Level reached POR enable */</span>
<a name="l03005"></a>03005 
<a name="l03006"></a>03006 <span class="comment">/* PMMIE and RESET Control Bits */</span>
<a name="l03007"></a>03007 <span class="preprocessor">#define SVSMLDLYIE_L           (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt enable */</span>
<a name="l03008"></a>03008 <span class="preprocessor">#define SVMLIE_L               (0x0002)       </span><span class="comment">/* SVM low side interrupt enable */</span>
<a name="l03009"></a>03009 <span class="preprocessor">#define SVMLVLRIE_L            (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt enable */</span>
<a name="l03010"></a>03010 <span class="preprocessor">#define SVSMHDLYIE_L           (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt enable */</span>
<a name="l03011"></a>03011 <span class="preprocessor">#define SVMHIE_L               (0x0020)       </span><span class="comment">/* SVM high side interrupt enable */</span>
<a name="l03012"></a>03012 <span class="preprocessor">#define SVMHVLRIE_L            (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt enable */</span>
<a name="l03013"></a>03013 
<a name="l03014"></a>03014 <span class="comment">/* PMMIE and RESET Control Bits */</span>
<a name="l03015"></a>03015 <span class="preprocessor">#define SVSLPE_H               (0x0001)       </span><span class="comment">/* SVS low side POR enable */</span>
<a name="l03016"></a>03016 <span class="preprocessor">#define SVMLVLRPE_H            (0x0002)       </span><span class="comment">/* SVM low side Voltage Level reached POR enable */</span>
<a name="l03017"></a>03017 <span class="preprocessor">#define SVSHPE_H               (0x0010)       </span><span class="comment">/* SVS high side POR enable */</span>
<a name="l03018"></a>03018 <span class="preprocessor">#define SVMHVLRPE_H            (0x0020)       </span><span class="comment">/* SVM high side Voltage Level reached POR enable */</span>
<a name="l03019"></a>03019 
<a name="l03020"></a>03020 <span class="comment">/*************************************************************</span>
<a name="l03021"></a>03021 <span class="comment">* RAM Control Module</span>
<a name="l03022"></a>03022 <span class="comment">*************************************************************/</span>
<a name="l03023"></a>03023 <span class="preprocessor">#define __MSP430_HAS_RC__                     </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03024"></a>03024 <span class="preprocessor">#define __MSP430_BASEADDRESS_RC__ 0x0158</span>
<a name="l03025"></a>03025 <span class="preprocessor"></span><span class="preprocessor">#define RAM_BASE               __MSP430_BASEADDRESS_RC__</span>
<a name="l03026"></a>03026 <span class="preprocessor"></span>
<a name="l03027"></a>03027 SFR_16BIT(RCCTL0);                            <span class="comment">/* Ram Controller Control Register */</span>
<a name="l03028"></a>03028 SFR_8BIT(RCCTL0_L);                           <span class="comment">/* Ram Controller Control Register */</span>
<a name="l03029"></a>03029 SFR_8BIT(RCCTL0_H);                           <span class="comment">/* Ram Controller Control Register */</span>
<a name="l03030"></a>03030 
<a name="l03031"></a>03031 <span class="comment">/* RCCTL0 Control Bits */</span>
<a name="l03032"></a>03032 <span class="preprocessor">#define RCRS0OFF               (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off */</span>
<a name="l03033"></a>03033 <span class="preprocessor">#define RCRS1OFF               (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 1 Off */</span>
<a name="l03034"></a>03034 <span class="preprocessor">#define RCRS2OFF               (0x0004)       </span><span class="comment">/* RAM Controller RAM Sector 2 Off */</span>
<a name="l03035"></a>03035 <span class="preprocessor">#define RCRS3OFF               (0x0008)       </span><span class="comment">/* RAM Controller RAM Sector 3 Off */</span>
<a name="l03036"></a>03036 
<a name="l03037"></a>03037 <span class="comment">/* RCCTL0 Control Bits */</span>
<a name="l03038"></a>03038 <span class="preprocessor">#define RCRS0OFF_L             (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off */</span>
<a name="l03039"></a>03039 <span class="preprocessor">#define RCRS1OFF_L             (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 1 Off */</span>
<a name="l03040"></a>03040 <span class="preprocessor">#define RCRS2OFF_L             (0x0004)       </span><span class="comment">/* RAM Controller RAM Sector 2 Off */</span>
<a name="l03041"></a>03041 <span class="preprocessor">#define RCRS3OFF_L             (0x0008)       </span><span class="comment">/* RAM Controller RAM Sector 3 Off */</span>
<a name="l03042"></a>03042 
<a name="l03043"></a>03043 <span class="preprocessor">#define RCKEY                  (0x5A00)</span>
<a name="l03044"></a>03044 <span class="preprocessor"></span>
<a name="l03045"></a>03045 <span class="comment">/************************************************************</span>
<a name="l03046"></a>03046 <span class="comment">* Shared Reference</span>
<a name="l03047"></a>03047 <span class="comment">************************************************************/</span>
<a name="l03048"></a>03048 <span class="preprocessor">#define __MSP430_HAS_REF__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03049"></a>03049 <span class="preprocessor">#define __MSP430_BASEADDRESS_REF__ 0x01B0</span>
<a name="l03050"></a>03050 <span class="preprocessor"></span><span class="preprocessor">#define REF_BASE               __MSP430_BASEADDRESS_REF__</span>
<a name="l03051"></a>03051 <span class="preprocessor"></span>
<a name="l03052"></a>03052 SFR_16BIT(REFCTL0);                           <span class="comment">/* REF Shared Reference control register 0 */</span>
<a name="l03053"></a>03053 SFR_8BIT(REFCTL0_L);                          <span class="comment">/* REF Shared Reference control register 0 */</span>
<a name="l03054"></a>03054 SFR_8BIT(REFCTL0_H);                          <span class="comment">/* REF Shared Reference control register 0 */</span>
<a name="l03055"></a>03055 
<a name="l03056"></a>03056 <span class="comment">/* REFCTL0 Control Bits */</span>
<a name="l03057"></a>03057 <span class="preprocessor">#define REFON                  (0x0001)       </span><span class="comment">/* REF Reference On */</span>
<a name="l03058"></a>03058 <span class="preprocessor">#define REFOUT                 (0x0002)       </span><span class="comment">/* REF Reference output Buffer On */</span>
<a name="l03059"></a>03059 <span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span>
<a name="l03060"></a>03060 <span class="preprocessor">#define REFTCOFF               (0x0008)       </span><span class="comment">/* REF Temp.Sensor off */</span>
<a name="l03061"></a>03061 <span class="preprocessor">#define REFVSEL0               (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span>
<a name="l03062"></a>03062 <span class="preprocessor">#define REFVSEL1               (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span>
<a name="l03063"></a>03063 <span class="comment">//#define RESERVED            (0x0040)  /* Reserved */</span>
<a name="l03064"></a>03064 <span class="preprocessor">#define REFMSTR                (0x0080)       </span><span class="comment">/* REF Master Control */</span>
<a name="l03065"></a>03065 <span class="preprocessor">#define REFGENACT              (0x0100)       </span><span class="comment">/* REF Reference generator active */</span>
<a name="l03066"></a>03066 <span class="preprocessor">#define REFBGACT               (0x0200)       </span><span class="comment">/* REF Reference bandgap active */</span>
<a name="l03067"></a>03067 <span class="preprocessor">#define REFGENBUSY             (0x0400)       </span><span class="comment">/* REF Reference generator busy */</span>
<a name="l03068"></a>03068 <span class="preprocessor">#define BGMODE                 (0x0800)       </span><span class="comment">/* REF Bandgap mode */</span>
<a name="l03069"></a>03069 <span class="comment">//#define RESERVED            (0x1000)  /* Reserved */</span>
<a name="l03070"></a>03070 <span class="comment">//#define RESERVED            (0x2000)  /* Reserved */</span>
<a name="l03071"></a>03071 <span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span>
<a name="l03072"></a>03072 <span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span>
<a name="l03073"></a>03073 
<a name="l03074"></a>03074 <span class="comment">/* REFCTL0 Control Bits */</span>
<a name="l03075"></a>03075 <span class="preprocessor">#define REFON_L                (0x0001)       </span><span class="comment">/* REF Reference On */</span>
<a name="l03076"></a>03076 <span class="preprocessor">#define REFOUT_L               (0x0002)       </span><span class="comment">/* REF Reference output Buffer On */</span>
<a name="l03077"></a>03077 <span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span>
<a name="l03078"></a>03078 <span class="preprocessor">#define REFTCOFF_L             (0x0008)       </span><span class="comment">/* REF Temp.Sensor off */</span>
<a name="l03079"></a>03079 <span class="preprocessor">#define REFVSEL0_L             (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span>
<a name="l03080"></a>03080 <span class="preprocessor">#define REFVSEL1_L             (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span>
<a name="l03081"></a>03081 <span class="comment">//#define RESERVED            (0x0040)  /* Reserved */</span>
<a name="l03082"></a>03082 <span class="preprocessor">#define REFMSTR_L              (0x0080)       </span><span class="comment">/* REF Master Control */</span>
<a name="l03083"></a>03083 <span class="comment">//#define RESERVED            (0x1000)  /* Reserved */</span>
<a name="l03084"></a>03084 <span class="comment">//#define RESERVED            (0x2000)  /* Reserved */</span>
<a name="l03085"></a>03085 <span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span>
<a name="l03086"></a>03086 <span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span>
<a name="l03087"></a>03087 
<a name="l03088"></a>03088 <span class="comment">/* REFCTL0 Control Bits */</span>
<a name="l03089"></a>03089 <span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span>
<a name="l03090"></a>03090 <span class="comment">//#define RESERVED            (0x0040)  /* Reserved */</span>
<a name="l03091"></a>03091 <span class="preprocessor">#define REFGENACT_H            (0x0001)       </span><span class="comment">/* REF Reference generator active */</span>
<a name="l03092"></a>03092 <span class="preprocessor">#define REFBGACT_H             (0x0002)       </span><span class="comment">/* REF Reference bandgap active */</span>
<a name="l03093"></a>03093 <span class="preprocessor">#define REFGENBUSY_H           (0x0004)       </span><span class="comment">/* REF Reference generator busy */</span>
<a name="l03094"></a>03094 <span class="preprocessor">#define BGMODE_H               (0x0008)       </span><span class="comment">/* REF Bandgap mode */</span>
<a name="l03095"></a>03095 <span class="comment">//#define RESERVED            (0x1000)  /* Reserved */</span>
<a name="l03096"></a>03096 <span class="comment">//#define RESERVED            (0x2000)  /* Reserved */</span>
<a name="l03097"></a>03097 <span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span>
<a name="l03098"></a>03098 <span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span>
<a name="l03099"></a>03099 
<a name="l03100"></a>03100 <span class="preprocessor">#define REFVSEL_0              (0x0000)       </span><span class="comment">/* REF Reference Voltage Level Select 1.5V */</span>
<a name="l03101"></a>03101 <span class="preprocessor">#define REFVSEL_1              (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select 2.0V */</span>
<a name="l03102"></a>03102 <span class="preprocessor">#define REFVSEL_2              (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span>
<a name="l03103"></a>03103 <span class="preprocessor">#define REFVSEL_3              (0x0030)       </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span>
<a name="l03104"></a>03104 
<a name="l03105"></a>03105 <span class="comment">/************************************************************</span>
<a name="l03106"></a>03106 <span class="comment">* Real Time Clock</span>
<a name="l03107"></a>03107 <span class="comment">************************************************************/</span>
<a name="l03108"></a>03108 <span class="preprocessor">#define __MSP430_HAS_RTC__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03109"></a>03109 <span class="preprocessor">#define __MSP430_BASEADDRESS_RTC__ 0x04A0</span>
<a name="l03110"></a>03110 <span class="preprocessor"></span><span class="preprocessor">#define RTC_A_BASE             __MSP430_BASEADDRESS_RTC__</span>
<a name="l03111"></a>03111 <span class="preprocessor"></span>
<a name="l03112"></a>03112 SFR_16BIT(RTCCTL01);                          <span class="comment">/* Real Timer Control 0/1 */</span>
<a name="l03113"></a>03113 SFR_8BIT(RTCCTL01_L);                         <span class="comment">/* Real Timer Control 0/1 */</span>
<a name="l03114"></a>03114 SFR_8BIT(RTCCTL01_H);                         <span class="comment">/* Real Timer Control 0/1 */</span>
<a name="l03115"></a>03115 SFR_16BIT(RTCCTL23);                          <span class="comment">/* Real Timer Control 2/3 */</span>
<a name="l03116"></a>03116 SFR_8BIT(RTCCTL23_L);                         <span class="comment">/* Real Timer Control 2/3 */</span>
<a name="l03117"></a>03117 SFR_8BIT(RTCCTL23_H);                         <span class="comment">/* Real Timer Control 2/3 */</span>
<a name="l03118"></a>03118 SFR_16BIT(RTCPS0CTL);                         <span class="comment">/* Real Timer Prescale Timer 0 Control */</span>
<a name="l03119"></a>03119 SFR_8BIT(RTCPS0CTL_L);                        <span class="comment">/* Real Timer Prescale Timer 0 Control */</span>
<a name="l03120"></a>03120 SFR_8BIT(RTCPS0CTL_H);                        <span class="comment">/* Real Timer Prescale Timer 0 Control */</span>
<a name="l03121"></a>03121 SFR_16BIT(RTCPS1CTL);                         <span class="comment">/* Real Timer Prescale Timer 1 Control */</span>
<a name="l03122"></a>03122 SFR_8BIT(RTCPS1CTL_L);                        <span class="comment">/* Real Timer Prescale Timer 1 Control */</span>
<a name="l03123"></a>03123 SFR_8BIT(RTCPS1CTL_H);                        <span class="comment">/* Real Timer Prescale Timer 1 Control */</span>
<a name="l03124"></a>03124 SFR_16BIT(RTCPS);                             <span class="comment">/* Real Timer Prescale Timer Control */</span>
<a name="l03125"></a>03125 SFR_8BIT(RTCPS_L);                            <span class="comment">/* Real Timer Prescale Timer Control */</span>
<a name="l03126"></a>03126 SFR_8BIT(RTCPS_H);                            <span class="comment">/* Real Timer Prescale Timer Control */</span>
<a name="l03127"></a>03127 SFR_16BIT(RTCIV);                             <span class="comment">/* Real Time Clock Interrupt Vector */</span>
<a name="l03128"></a>03128 SFR_16BIT(RTCTIM0);                           <span class="comment">/* Real Time Clock Time 0 */</span>
<a name="l03129"></a>03129 SFR_8BIT(RTCTIM0_L);                          <span class="comment">/* Real Time Clock Time 0 */</span>
<a name="l03130"></a>03130 SFR_8BIT(RTCTIM0_H);                          <span class="comment">/* Real Time Clock Time 0 */</span>
<a name="l03131"></a>03131 SFR_16BIT(RTCTIM1);                           <span class="comment">/* Real Time Clock Time 1 */</span>
<a name="l03132"></a>03132 SFR_8BIT(RTCTIM1_L);                          <span class="comment">/* Real Time Clock Time 1 */</span>
<a name="l03133"></a>03133 SFR_8BIT(RTCTIM1_H);                          <span class="comment">/* Real Time Clock Time 1 */</span>
<a name="l03134"></a>03134 SFR_16BIT(RTCDATE);                           <span class="comment">/* Real Time Clock Date */</span>
<a name="l03135"></a>03135 SFR_8BIT(RTCDATE_L);                          <span class="comment">/* Real Time Clock Date */</span>
<a name="l03136"></a>03136 SFR_8BIT(RTCDATE_H);                          <span class="comment">/* Real Time Clock Date */</span>
<a name="l03137"></a>03137 SFR_16BIT(RTCYEAR);                           <span class="comment">/* Real Time Clock Year */</span>
<a name="l03138"></a>03138 SFR_8BIT(RTCYEAR_L);                          <span class="comment">/* Real Time Clock Year */</span>
<a name="l03139"></a>03139 SFR_8BIT(RTCYEAR_H);                          <span class="comment">/* Real Time Clock Year */</span>
<a name="l03140"></a>03140 SFR_16BIT(RTCAMINHR);                         <span class="comment">/* Real Time Clock Alarm Min/Hour */</span>
<a name="l03141"></a>03141 SFR_8BIT(RTCAMINHR_L);                        <span class="comment">/* Real Time Clock Alarm Min/Hour */</span>
<a name="l03142"></a>03142 SFR_8BIT(RTCAMINHR_H);                        <span class="comment">/* Real Time Clock Alarm Min/Hour */</span>
<a name="l03143"></a>03143 SFR_16BIT(RTCADOWDAY);                        <span class="comment">/* Real Time Clock Alarm day of week/day */</span>
<a name="l03144"></a>03144 SFR_8BIT(RTCADOWDAY_L);                       <span class="comment">/* Real Time Clock Alarm day of week/day */</span>
<a name="l03145"></a>03145 SFR_8BIT(RTCADOWDAY_H);                       <span class="comment">/* Real Time Clock Alarm day of week/day */</span>
<a name="l03146"></a>03146 
<a name="l03147"></a>03147 <span class="preprocessor">#define RTCCTL0                RTCCTL01_L     </span><span class="comment">/* Real Time Clock Control 0 */</span>
<a name="l03148"></a>03148 <span class="preprocessor">#define RTCCTL1                RTCCTL01_H     </span><span class="comment">/* Real Time Clock Control 1 */</span>
<a name="l03149"></a>03149 <span class="preprocessor">#define RTCCTL2                RTCCTL23_L     </span><span class="comment">/* Real Time Clock Control 2 */</span>
<a name="l03150"></a>03150 <span class="preprocessor">#define RTCCTL3                RTCCTL23_H     </span><span class="comment">/* Real Time Clock Control 3 */</span>
<a name="l03151"></a>03151 <span class="preprocessor">#define RTCNT12                RTCTIM0</span>
<a name="l03152"></a>03152 <span class="preprocessor"></span><span class="preprocessor">#define RTCNT34                RTCTIM1</span>
<a name="l03153"></a>03153 <span class="preprocessor"></span><span class="preprocessor">#define RTCNT1                 RTCTIM0_L</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span><span class="preprocessor">#define RTCNT2                 RTCTIM0_H</span>
<a name="l03155"></a>03155 <span class="preprocessor"></span><span class="preprocessor">#define RTCNT3                 RTCTIM1_L</span>
<a name="l03156"></a>03156 <span class="preprocessor"></span><span class="preprocessor">#define RTCNT4                 RTCTIM1_H</span>
<a name="l03157"></a>03157 <span class="preprocessor"></span><span class="preprocessor">#define RTCSEC                 RTCTIM0_L</span>
<a name="l03158"></a>03158 <span class="preprocessor"></span><span class="preprocessor">#define RTCMIN                 RTCTIM0_H</span>
<a name="l03159"></a>03159 <span class="preprocessor"></span><span class="preprocessor">#define RTCHOUR                RTCTIM1_L</span>
<a name="l03160"></a>03160 <span class="preprocessor"></span><span class="preprocessor">#define RTCDOW                 RTCTIM1_H</span>
<a name="l03161"></a>03161 <span class="preprocessor"></span><span class="preprocessor">#define RTCDAY                 RTCDATE_L</span>
<a name="l03162"></a>03162 <span class="preprocessor"></span><span class="preprocessor">#define RTCMON                 RTCDATE_H</span>
<a name="l03163"></a>03163 <span class="preprocessor"></span><span class="preprocessor">#define RTCYEARL               RTCYEAR_L</span>
<a name="l03164"></a>03164 <span class="preprocessor"></span><span class="preprocessor">#define RTCYEARH               RTCYEAR_H</span>
<a name="l03165"></a>03165 <span class="preprocessor"></span><span class="preprocessor">#define RT0PS                  RTCPS_L</span>
<a name="l03166"></a>03166 <span class="preprocessor"></span><span class="preprocessor">#define RT1PS                  RTCPS_H</span>
<a name="l03167"></a>03167 <span class="preprocessor"></span><span class="preprocessor">#define RTCAMIN                RTCAMINHR_L    </span><span class="comment">/* Real Time Clock Alarm Min */</span>
<a name="l03168"></a>03168 <span class="preprocessor">#define RTCAHOUR               RTCAMINHR_H    </span><span class="comment">/* Real Time Clock Alarm Hour */</span>
<a name="l03169"></a>03169 <span class="preprocessor">#define RTCADOW                RTCADOWDAY_L   </span><span class="comment">/* Real Time Clock Alarm day of week */</span>
<a name="l03170"></a>03170 <span class="preprocessor">#define RTCADAY                RTCADOWDAY_H   </span><span class="comment">/* Real Time Clock Alarm day */</span>
<a name="l03171"></a>03171 
<a name="l03172"></a>03172 <span class="comment">/* RTCCTL01 Control Bits */</span>
<a name="l03173"></a>03173 <span class="preprocessor">#define RTCBCD                 (0x8000)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span>
<a name="l03174"></a>03174 <span class="preprocessor">#define RTCHOLD                (0x4000)       </span><span class="comment">/* RTC Hold */</span>
<a name="l03175"></a>03175 <span class="preprocessor">#define RTCMODE                (0x2000)       </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span>
<a name="l03176"></a>03176 <span class="preprocessor">#define RTCRDY                 (0x1000)       </span><span class="comment">/* RTC Ready */</span>
<a name="l03177"></a>03177 <span class="preprocessor">#define RTCSSEL1               (0x0800)       </span><span class="comment">/* RTC Source Select 1 */</span>
<a name="l03178"></a>03178 <span class="preprocessor">#define RTCSSEL0               (0x0400)       </span><span class="comment">/* RTC Source Select 0 */</span>
<a name="l03179"></a>03179 <span class="preprocessor">#define RTCTEV1                (0x0200)       </span><span class="comment">/* RTC Time Event 1 */</span>
<a name="l03180"></a>03180 <span class="preprocessor">#define RTCTEV0                (0x0100)       </span><span class="comment">/* RTC Time Event 0 */</span>
<a name="l03181"></a>03181 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03182"></a>03182 <span class="preprocessor">#define RTCTEVIE               (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span>
<a name="l03183"></a>03183 <span class="preprocessor">#define RTCAIE                 (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span>
<a name="l03184"></a>03184 <span class="preprocessor">#define RTCRDYIE               (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span>
<a name="l03185"></a>03185 <span class="comment">//#define Reserved          (0x0008)</span>
<a name="l03186"></a>03186 <span class="preprocessor">#define RTCTEVIFG              (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span>
<a name="l03187"></a>03187 <span class="preprocessor">#define RTCAIFG                (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span>
<a name="l03188"></a>03188 <span class="preprocessor">#define RTCRDYIFG              (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span>
<a name="l03189"></a>03189 
<a name="l03190"></a>03190 <span class="comment">/* RTCCTL01 Control Bits */</span>
<a name="l03191"></a>03191 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03192"></a>03192 <span class="preprocessor">#define RTCTEVIE_L             (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span>
<a name="l03193"></a>03193 <span class="preprocessor">#define RTCAIE_L               (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span>
<a name="l03194"></a>03194 <span class="preprocessor">#define RTCRDYIE_L             (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span>
<a name="l03195"></a>03195 <span class="comment">//#define Reserved          (0x0008)</span>
<a name="l03196"></a>03196 <span class="preprocessor">#define RTCTEVIFG_L            (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span>
<a name="l03197"></a>03197 <span class="preprocessor">#define RTCAIFG_L              (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span>
<a name="l03198"></a>03198 <span class="preprocessor">#define RTCRDYIFG_L            (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span>
<a name="l03199"></a>03199 
<a name="l03200"></a>03200 <span class="comment">/* RTCCTL01 Control Bits */</span>
<a name="l03201"></a>03201 <span class="preprocessor">#define RTCBCD_H               (0x0080)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span>
<a name="l03202"></a>03202 <span class="preprocessor">#define RTCHOLD_H              (0x0040)       </span><span class="comment">/* RTC Hold */</span>
<a name="l03203"></a>03203 <span class="preprocessor">#define RTCMODE_H              (0x0020)       </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span>
<a name="l03204"></a>03204 <span class="preprocessor">#define RTCRDY_H               (0x0010)       </span><span class="comment">/* RTC Ready */</span>
<a name="l03205"></a>03205 <span class="preprocessor">#define RTCSSEL1_H             (0x0008)       </span><span class="comment">/* RTC Source Select 1 */</span>
<a name="l03206"></a>03206 <span class="preprocessor">#define RTCSSEL0_H             (0x0004)       </span><span class="comment">/* RTC Source Select 0 */</span>
<a name="l03207"></a>03207 <span class="preprocessor">#define RTCTEV1_H              (0x0002)       </span><span class="comment">/* RTC Time Event 1 */</span>
<a name="l03208"></a>03208 <span class="preprocessor">#define RTCTEV0_H              (0x0001)       </span><span class="comment">/* RTC Time Event 0 */</span>
<a name="l03209"></a>03209 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03210"></a>03210 <span class="comment">//#define Reserved          (0x0008)</span>
<a name="l03211"></a>03211 
<a name="l03212"></a>03212 <span class="preprocessor">#define RTCSSEL_0              (0x0000)       </span><span class="comment">/* RTC Source Select ACLK */</span>
<a name="l03213"></a>03213 <span class="preprocessor">#define RTCSSEL_1              (0x0400)       </span><span class="comment">/* RTC Source Select SMCLK */</span>
<a name="l03214"></a>03214 <span class="preprocessor">#define RTCSSEL_2              (0x0800)       </span><span class="comment">/* RTC Source Select RT1PS */</span>
<a name="l03215"></a>03215 <span class="preprocessor">#define RTCSSEL_3              (0x0C00)       </span><span class="comment">/* RTC Source Select RT1PS */</span>
<a name="l03216"></a>03216 <span class="preprocessor">#define RTCSSEL__ACLK          (0x0000)       </span><span class="comment">/* RTC Source Select ACLK */</span>
<a name="l03217"></a>03217 <span class="preprocessor">#define RTCSSEL__SMCLK         (0x0400)       </span><span class="comment">/* RTC Source Select SMCLK */</span>
<a name="l03218"></a>03218 <span class="preprocessor">#define RTCSSEL__RT1PS         (0x0800)       </span><span class="comment">/* RTC Source Select RT1PS */</span>
<a name="l03219"></a>03219 <span class="preprocessor">#define RTCTEV_0               (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span>
<a name="l03220"></a>03220 <span class="preprocessor">#define RTCTEV_1               (0x0100)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span>
<a name="l03221"></a>03221 <span class="preprocessor">#define RTCTEV_2               (0x0200)       </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span>
<a name="l03222"></a>03222 <span class="preprocessor">#define RTCTEV_3               (0x0300)       </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span>
<a name="l03223"></a>03223 <span class="preprocessor">#define RTCTEV__MIN            (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span>
<a name="l03224"></a>03224 <span class="preprocessor">#define RTCTEV__HOUR           (0x0100)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span>
<a name="l03225"></a>03225 <span class="preprocessor">#define RTCTEV__0000           (0x0200)       </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span>
<a name="l03226"></a>03226 <span class="preprocessor">#define RTCTEV__1200           (0x0300)       </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span>
<a name="l03227"></a>03227 
<a name="l03228"></a>03228 <span class="comment">/* RTCCTL23 Control Bits */</span>
<a name="l03229"></a>03229 <span class="preprocessor">#define RTCCALF1               (0x0200)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span>
<a name="l03230"></a>03230 <span class="preprocessor">#define RTCCALF0               (0x0100)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span>
<a name="l03231"></a>03231 <span class="preprocessor">#define RTCCALS                (0x0080)       </span><span class="comment">/* RTC Calibration Sign */</span>
<a name="l03232"></a>03232 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03233"></a>03233 <span class="preprocessor">#define RTCCAL5                (0x0020)       </span><span class="comment">/* RTC Calibration Bit 5 */</span>
<a name="l03234"></a>03234 <span class="preprocessor">#define RTCCAL4                (0x0010)       </span><span class="comment">/* RTC Calibration Bit 4 */</span>
<a name="l03235"></a>03235 <span class="preprocessor">#define RTCCAL3                (0x0008)       </span><span class="comment">/* RTC Calibration Bit 3 */</span>
<a name="l03236"></a>03236 <span class="preprocessor">#define RTCCAL2                (0x0004)       </span><span class="comment">/* RTC Calibration Bit 2 */</span>
<a name="l03237"></a>03237 <span class="preprocessor">#define RTCCAL1                (0x0002)       </span><span class="comment">/* RTC Calibration Bit 1 */</span>
<a name="l03238"></a>03238 <span class="preprocessor">#define RTCCAL0                (0x0001)       </span><span class="comment">/* RTC Calibration Bit 0 */</span>
<a name="l03239"></a>03239 
<a name="l03240"></a>03240 <span class="comment">/* RTCCTL23 Control Bits */</span>
<a name="l03241"></a>03241 <span class="preprocessor">#define RTCCALS_L              (0x0080)       </span><span class="comment">/* RTC Calibration Sign */</span>
<a name="l03242"></a>03242 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03243"></a>03243 <span class="preprocessor">#define RTCCAL5_L              (0x0020)       </span><span class="comment">/* RTC Calibration Bit 5 */</span>
<a name="l03244"></a>03244 <span class="preprocessor">#define RTCCAL4_L              (0x0010)       </span><span class="comment">/* RTC Calibration Bit 4 */</span>
<a name="l03245"></a>03245 <span class="preprocessor">#define RTCCAL3_L              (0x0008)       </span><span class="comment">/* RTC Calibration Bit 3 */</span>
<a name="l03246"></a>03246 <span class="preprocessor">#define RTCCAL2_L              (0x0004)       </span><span class="comment">/* RTC Calibration Bit 2 */</span>
<a name="l03247"></a>03247 <span class="preprocessor">#define RTCCAL1_L              (0x0002)       </span><span class="comment">/* RTC Calibration Bit 1 */</span>
<a name="l03248"></a>03248 <span class="preprocessor">#define RTCCAL0_L              (0x0001)       </span><span class="comment">/* RTC Calibration Bit 0 */</span>
<a name="l03249"></a>03249 
<a name="l03250"></a>03250 <span class="comment">/* RTCCTL23 Control Bits */</span>
<a name="l03251"></a>03251 <span class="preprocessor">#define RTCCALF1_H             (0x0002)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span>
<a name="l03252"></a>03252 <span class="preprocessor">#define RTCCALF0_H             (0x0001)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span>
<a name="l03253"></a>03253 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03254"></a>03254 
<a name="l03255"></a>03255 <span class="preprocessor">#define RTCCALF_0              (0x0000)       </span><span class="comment">/* RTC Calibration Frequency: No Output */</span>
<a name="l03256"></a>03256 <span class="preprocessor">#define RTCCALF_1              (0x0100)       </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span>
<a name="l03257"></a>03257 <span class="preprocessor">#define RTCCALF_2              (0x0200)       </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span>
<a name="l03258"></a>03258 <span class="preprocessor">#define RTCCALF_3              (0x0300)       </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span>
<a name="l03259"></a>03259 
<a name="l03260"></a>03260 <span class="preprocessor">#define RTCAE                  (0x80)         </span><span class="comment">/* Real Time Clock Alarm enable */</span>
<a name="l03261"></a>03261 
<a name="l03262"></a>03262 <span class="comment">/* RTCPS0CTL Control Bits */</span>
<a name="l03263"></a>03263 <span class="comment">//#define Reserved          (0x8000)</span>
<a name="l03264"></a>03264 <span class="preprocessor">#define RT0SSEL                (0x4000)       </span><span class="comment">/* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</span>
<a name="l03265"></a>03265 <span class="preprocessor">#define RT0PSDIV2              (0x2000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span>
<a name="l03266"></a>03266 <span class="preprocessor">#define RT0PSDIV1              (0x1000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span>
<a name="l03267"></a>03267 <span class="preprocessor">#define RT0PSDIV0              (0x0800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span>
<a name="l03268"></a>03268 <span class="comment">//#define Reserved          (0x0400)</span>
<a name="l03269"></a>03269 <span class="comment">//#define Reserved          (0x0200)</span>
<a name="l03270"></a>03270 <span class="preprocessor">#define RT0PSHOLD              (0x0100)       </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span>
<a name="l03271"></a>03271 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03272"></a>03272 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03273"></a>03273 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03274"></a>03274 <span class="preprocessor">#define RT0IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span>
<a name="l03275"></a>03275 <span class="preprocessor">#define RT0IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span>
<a name="l03276"></a>03276 <span class="preprocessor">#define RT0IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span>
<a name="l03277"></a>03277 <span class="preprocessor">#define RT0PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span>
<a name="l03278"></a>03278 <span class="preprocessor">#define RT0PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span>
<a name="l03279"></a>03279 
<a name="l03280"></a>03280 <span class="comment">/* RTCPS0CTL Control Bits */</span>
<a name="l03281"></a>03281 <span class="comment">//#define Reserved          (0x8000)</span>
<a name="l03282"></a>03282 <span class="comment">//#define Reserved          (0x0400)</span>
<a name="l03283"></a>03283 <span class="comment">//#define Reserved          (0x0200)</span>
<a name="l03284"></a>03284 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03285"></a>03285 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03286"></a>03286 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03287"></a>03287 <span class="preprocessor">#define RT0IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span>
<a name="l03288"></a>03288 <span class="preprocessor">#define RT0IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span>
<a name="l03289"></a>03289 <span class="preprocessor">#define RT0IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span>
<a name="l03290"></a>03290 <span class="preprocessor">#define RT0PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span>
<a name="l03291"></a>03291 <span class="preprocessor">#define RT0PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span>
<a name="l03292"></a>03292 
<a name="l03293"></a>03293 <span class="comment">/* RTCPS0CTL Control Bits */</span>
<a name="l03294"></a>03294 <span class="comment">//#define Reserved          (0x8000)</span>
<a name="l03295"></a>03295 <span class="preprocessor">#define RT0SSEL_H              (0x0040)       </span><span class="comment">/* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</span>
<a name="l03296"></a>03296 <span class="preprocessor">#define RT0PSDIV2_H            (0x0020)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span>
<a name="l03297"></a>03297 <span class="preprocessor">#define RT0PSDIV1_H            (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span>
<a name="l03298"></a>03298 <span class="preprocessor">#define RT0PSDIV0_H            (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span>
<a name="l03299"></a>03299 <span class="comment">//#define Reserved          (0x0400)</span>
<a name="l03300"></a>03300 <span class="comment">//#define Reserved          (0x0200)</span>
<a name="l03301"></a>03301 <span class="preprocessor">#define RT0PSHOLD_H            (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span>
<a name="l03302"></a>03302 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03303"></a>03303 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03304"></a>03304 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03305"></a>03305 
<a name="l03306"></a>03306 <span class="preprocessor">#define RT0IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span>
<a name="l03307"></a>03307 <span class="preprocessor">#define RT0IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span>
<a name="l03308"></a>03308 <span class="preprocessor">#define RT0IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span>
<a name="l03309"></a>03309 <span class="preprocessor">#define RT0IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span>
<a name="l03310"></a>03310 <span class="preprocessor">#define RT0IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span>
<a name="l03311"></a>03311 <span class="preprocessor">#define RT0IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span>
<a name="l03312"></a>03312 <span class="preprocessor">#define RT0IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span>
<a name="l03313"></a>03313 <span class="preprocessor">#define RT0IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span>
<a name="l03314"></a>03314 
<a name="l03315"></a>03315 <span class="preprocessor">#define RT0PSDIV_0             (0x0000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /2 */</span>
<a name="l03316"></a>03316 <span class="preprocessor">#define RT0PSDIV_1             (0x0800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /4 */</span>
<a name="l03317"></a>03317 <span class="preprocessor">#define RT0PSDIV_2             (0x1000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /8 */</span>
<a name="l03318"></a>03318 <span class="preprocessor">#define RT0PSDIV_3             (0x1800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /16 */</span>
<a name="l03319"></a>03319 <span class="preprocessor">#define RT0PSDIV_4             (0x2000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /32 */</span>
<a name="l03320"></a>03320 <span class="preprocessor">#define RT0PSDIV_5             (0x2800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /64 */</span>
<a name="l03321"></a>03321 <span class="preprocessor">#define RT0PSDIV_6             (0x3000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /128 */</span>
<a name="l03322"></a>03322 <span class="preprocessor">#define RT0PSDIV_7             (0x3800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /256 */</span>
<a name="l03323"></a>03323 
<a name="l03324"></a>03324 <span class="comment">/* RTCPS1CTL Control Bits */</span>
<a name="l03325"></a>03325 <span class="preprocessor">#define RT1SSEL1               (0x8000)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span>
<a name="l03326"></a>03326 <span class="preprocessor">#define RT1SSEL0               (0x4000)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span>
<a name="l03327"></a>03327 <span class="preprocessor">#define RT1PSDIV2              (0x2000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span>
<a name="l03328"></a>03328 <span class="preprocessor">#define RT1PSDIV1              (0x1000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span>
<a name="l03329"></a>03329 <span class="preprocessor">#define RT1PSDIV0              (0x0800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span>
<a name="l03330"></a>03330 <span class="comment">//#define Reserved          (0x0400)</span>
<a name="l03331"></a>03331 <span class="comment">//#define Reserved          (0x0200)</span>
<a name="l03332"></a>03332 <span class="preprocessor">#define RT1PSHOLD              (0x0100)       </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span>
<a name="l03333"></a>03333 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03334"></a>03334 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03335"></a>03335 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03336"></a>03336 <span class="preprocessor">#define RT1IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span>
<a name="l03337"></a>03337 <span class="preprocessor">#define RT1IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span>
<a name="l03338"></a>03338 <span class="preprocessor">#define RT1IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span>
<a name="l03339"></a>03339 <span class="preprocessor">#define RT1PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span>
<a name="l03340"></a>03340 <span class="preprocessor">#define RT1PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span>
<a name="l03341"></a>03341 
<a name="l03342"></a>03342 <span class="comment">/* RTCPS1CTL Control Bits */</span>
<a name="l03343"></a>03343 <span class="comment">//#define Reserved          (0x0400)</span>
<a name="l03344"></a>03344 <span class="comment">//#define Reserved          (0x0200)</span>
<a name="l03345"></a>03345 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03346"></a>03346 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03347"></a>03347 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03348"></a>03348 <span class="preprocessor">#define RT1IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span>
<a name="l03349"></a>03349 <span class="preprocessor">#define RT1IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span>
<a name="l03350"></a>03350 <span class="preprocessor">#define RT1IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span>
<a name="l03351"></a>03351 <span class="preprocessor">#define RT1PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span>
<a name="l03352"></a>03352 <span class="preprocessor">#define RT1PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span>
<a name="l03353"></a>03353 
<a name="l03354"></a>03354 <span class="comment">/* RTCPS1CTL Control Bits */</span>
<a name="l03355"></a>03355 <span class="preprocessor">#define RT1SSEL1_H             (0x0080)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span>
<a name="l03356"></a>03356 <span class="preprocessor">#define RT1SSEL0_H             (0x0040)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span>
<a name="l03357"></a>03357 <span class="preprocessor">#define RT1PSDIV2_H            (0x0020)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span>
<a name="l03358"></a>03358 <span class="preprocessor">#define RT1PSDIV1_H            (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span>
<a name="l03359"></a>03359 <span class="preprocessor">#define RT1PSDIV0_H            (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span>
<a name="l03360"></a>03360 <span class="comment">//#define Reserved          (0x0400)</span>
<a name="l03361"></a>03361 <span class="comment">//#define Reserved          (0x0200)</span>
<a name="l03362"></a>03362 <span class="preprocessor">#define RT1PSHOLD_H            (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span>
<a name="l03363"></a>03363 <span class="comment">//#define Reserved          (0x0080)</span>
<a name="l03364"></a>03364 <span class="comment">//#define Reserved          (0x0040)</span>
<a name="l03365"></a>03365 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03366"></a>03366 
<a name="l03367"></a>03367 <span class="preprocessor">#define RT1IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span>
<a name="l03368"></a>03368 <span class="preprocessor">#define RT1IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span>
<a name="l03369"></a>03369 <span class="preprocessor">#define RT1IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span>
<a name="l03370"></a>03370 <span class="preprocessor">#define RT1IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span>
<a name="l03371"></a>03371 <span class="preprocessor">#define RT1IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span>
<a name="l03372"></a>03372 <span class="preprocessor">#define RT1IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span>
<a name="l03373"></a>03373 <span class="preprocessor">#define RT1IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span>
<a name="l03374"></a>03374 <span class="preprocessor">#define RT1IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span>
<a name="l03375"></a>03375 
<a name="l03376"></a>03376 <span class="preprocessor">#define RT1PSDIV_0             (0x0000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /2 */</span>
<a name="l03377"></a>03377 <span class="preprocessor">#define RT1PSDIV_1             (0x0800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /4 */</span>
<a name="l03378"></a>03378 <span class="preprocessor">#define RT1PSDIV_2             (0x1000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /8 */</span>
<a name="l03379"></a>03379 <span class="preprocessor">#define RT1PSDIV_3             (0x1800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /16 */</span>
<a name="l03380"></a>03380 <span class="preprocessor">#define RT1PSDIV_4             (0x2000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /32 */</span>
<a name="l03381"></a>03381 <span class="preprocessor">#define RT1PSDIV_5             (0x2800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /64 */</span>
<a name="l03382"></a>03382 <span class="preprocessor">#define RT1PSDIV_6             (0x3000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /128 */</span>
<a name="l03383"></a>03383 <span class="preprocessor">#define RT1PSDIV_7             (0x3800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /256 */</span>
<a name="l03384"></a>03384 
<a name="l03385"></a>03385 <span class="preprocessor">#define RT1SSEL_0              (0x0000)       </span><span class="comment">/* RTC Prescale Timer Source Select ACLK */</span>
<a name="l03386"></a>03386 <span class="preprocessor">#define RT1SSEL_1              (0x4000)       </span><span class="comment">/* RTC Prescale Timer Source Select SMCLK */</span>
<a name="l03387"></a>03387 <span class="preprocessor">#define RT1SSEL_2              (0x8000)       </span><span class="comment">/* RTC Prescale Timer Source Select RT0PS */</span>
<a name="l03388"></a>03388 <span class="preprocessor">#define RT1SSEL_3              (0xC000)       </span><span class="comment">/* RTC Prescale Timer Source Select RT0PS */</span>
<a name="l03389"></a>03389 
<a name="l03390"></a>03390 <span class="comment">/* RTC Definitions */</span>
<a name="l03391"></a>03391 <span class="preprocessor">#define RTCIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l03392"></a>03392 <span class="preprocessor">#define RTCIV_RTCRDYIFG        (0x0002)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span>
<a name="l03393"></a>03393 <span class="preprocessor">#define RTCIV_RTCTEVIFG        (0x0004)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span>
<a name="l03394"></a>03394 <span class="preprocessor">#define RTCIV_RTCAIFG          (0x0006)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span>
<a name="l03395"></a>03395 <span class="preprocessor">#define RTCIV_RT0PSIFG         (0x0008)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span>
<a name="l03396"></a>03396 <span class="preprocessor">#define RTCIV_RT1PSIFG         (0x000A)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span>
<a name="l03397"></a>03397 
<a name="l03398"></a>03398 <span class="comment">/* Legacy Definitions */</span>
<a name="l03399"></a>03399 <span class="preprocessor">#define RTC_NONE               (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l03400"></a>03400 <span class="preprocessor">#define RTC_RTCRDYIFG          (0x0002)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span>
<a name="l03401"></a>03401 <span class="preprocessor">#define RTC_RTCTEVIFG          (0x0004)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span>
<a name="l03402"></a>03402 <span class="preprocessor">#define RTC_RTCAIFG            (0x0006)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span>
<a name="l03403"></a>03403 <span class="preprocessor">#define RTC_RT0PSIFG           (0x0008)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span>
<a name="l03404"></a>03404 <span class="preprocessor">#define RTC_RT1PSIFG           (0x000A)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span>
<a name="l03405"></a>03405 
<a name="l03406"></a>03406 <span class="preprocessor">#define RTC_A_VECTOR           RTC_VECTOR     </span><span class="comment">/* 0xFFDC RTC */</span>
<a name="l03407"></a>03407 
<a name="l03408"></a>03408 <span class="comment">/************************************************************</span>
<a name="l03409"></a>03409 <span class="comment">* SFR - Special Function Register Module</span>
<a name="l03410"></a>03410 <span class="comment">************************************************************/</span>
<a name="l03411"></a>03411 <span class="preprocessor">#define __MSP430_HAS_SFR__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03412"></a>03412 <span class="preprocessor">#define __MSP430_BASEADDRESS_SFR__ 0x0100</span>
<a name="l03413"></a>03413 <span class="preprocessor"></span><span class="preprocessor">#define SFR_BASE               __MSP430_BASEADDRESS_SFR__</span>
<a name="l03414"></a>03414 <span class="preprocessor"></span>
<a name="l03415"></a>03415 SFR_16BIT(SFRIE1);                            <span class="comment">/* Interrupt Enable 1 */</span>
<a name="l03416"></a>03416 SFR_8BIT(SFRIE1_L);                           <span class="comment">/* Interrupt Enable 1 */</span>
<a name="l03417"></a>03417 SFR_8BIT(SFRIE1_H);                           <span class="comment">/* Interrupt Enable 1 */</span>
<a name="l03418"></a>03418 
<a name="l03419"></a>03419 <span class="comment">/* SFRIE1 Control Bits */</span>
<a name="l03420"></a>03420 <span class="preprocessor">#define WDTIE                  (0x0001)       </span><span class="comment">/* WDT Interrupt Enable */</span>
<a name="l03421"></a>03421 <span class="preprocessor">#define OFIE                   (0x0002)       </span><span class="comment">/* Osc Fault Enable */</span>
<a name="l03422"></a>03422 <span class="comment">//#define Reserved          (0x0004)</span>
<a name="l03423"></a>03423 <span class="preprocessor">#define VMAIE                  (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Enable */</span>
<a name="l03424"></a>03424 <span class="preprocessor">#define NMIIE                  (0x0010)       </span><span class="comment">/* NMI Interrupt Enable */</span>
<a name="l03425"></a>03425 <span class="preprocessor">#define ACCVIE                 (0x0020)       </span><span class="comment">/* Flash Access Violation Interrupt Enable */</span>
<a name="l03426"></a>03426 <span class="preprocessor">#define JMBINIE                (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span>
<a name="l03427"></a>03427 <span class="preprocessor">#define JMBOUTIE               (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span>
<a name="l03428"></a>03428 
<a name="l03429"></a>03429 <span class="preprocessor">#define WDTIE_L                (0x0001)       </span><span class="comment">/* WDT Interrupt Enable */</span>
<a name="l03430"></a>03430 <span class="preprocessor">#define OFIE_L                 (0x0002)       </span><span class="comment">/* Osc Fault Enable */</span>
<a name="l03431"></a>03431 <span class="comment">//#define Reserved          (0x0004)</span>
<a name="l03432"></a>03432 <span class="preprocessor">#define VMAIE_L                (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Enable */</span>
<a name="l03433"></a>03433 <span class="preprocessor">#define NMIIE_L                (0x0010)       </span><span class="comment">/* NMI Interrupt Enable */</span>
<a name="l03434"></a>03434 <span class="preprocessor">#define ACCVIE_L               (0x0020)       </span><span class="comment">/* Flash Access Violation Interrupt Enable */</span>
<a name="l03435"></a>03435 <span class="preprocessor">#define JMBINIE_L              (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span>
<a name="l03436"></a>03436 <span class="preprocessor">#define JMBOUTIE_L             (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span>
<a name="l03437"></a>03437 
<a name="l03438"></a>03438 SFR_16BIT(SFRIFG1);                           <span class="comment">/* Interrupt Flag 1 */</span>
<a name="l03439"></a>03439 SFR_8BIT(SFRIFG1_L);                          <span class="comment">/* Interrupt Flag 1 */</span>
<a name="l03440"></a>03440 SFR_8BIT(SFRIFG1_H);                          <span class="comment">/* Interrupt Flag 1 */</span>
<a name="l03441"></a>03441 <span class="comment">/* SFRIFG1 Control Bits */</span>
<a name="l03442"></a>03442 <span class="preprocessor">#define WDTIFG                 (0x0001)       </span><span class="comment">/* WDT Interrupt Flag */</span>
<a name="l03443"></a>03443 <span class="preprocessor">#define OFIFG                  (0x0002)       </span><span class="comment">/* Osc Fault Flag */</span>
<a name="l03444"></a>03444 <span class="comment">//#define Reserved          (0x0004)</span>
<a name="l03445"></a>03445 <span class="preprocessor">#define VMAIFG                 (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Flag */</span>
<a name="l03446"></a>03446 <span class="preprocessor">#define NMIIFG                 (0x0010)       </span><span class="comment">/* NMI Interrupt Flag */</span>
<a name="l03447"></a>03447 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03448"></a>03448 <span class="preprocessor">#define JMBINIFG               (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span>
<a name="l03449"></a>03449 <span class="preprocessor">#define JMBOUTIFG              (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span>
<a name="l03450"></a>03450 
<a name="l03451"></a>03451 <span class="preprocessor">#define WDTIFG_L               (0x0001)       </span><span class="comment">/* WDT Interrupt Flag */</span>
<a name="l03452"></a>03452 <span class="preprocessor">#define OFIFG_L                (0x0002)       </span><span class="comment">/* Osc Fault Flag */</span>
<a name="l03453"></a>03453 <span class="comment">//#define Reserved          (0x0004)</span>
<a name="l03454"></a>03454 <span class="preprocessor">#define VMAIFG_L               (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Flag */</span>
<a name="l03455"></a>03455 <span class="preprocessor">#define NMIIFG_L               (0x0010)       </span><span class="comment">/* NMI Interrupt Flag */</span>
<a name="l03456"></a>03456 <span class="comment">//#define Reserved          (0x0020)</span>
<a name="l03457"></a>03457 <span class="preprocessor">#define JMBINIFG_L             (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span>
<a name="l03458"></a>03458 <span class="preprocessor">#define JMBOUTIFG_L            (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span>
<a name="l03459"></a>03459 
<a name="l03460"></a>03460 SFR_16BIT(SFRRPCR);                           <span class="comment">/* RESET Pin Control Register */</span>
<a name="l03461"></a>03461 SFR_8BIT(SFRRPCR_L);                          <span class="comment">/* RESET Pin Control Register */</span>
<a name="l03462"></a>03462 SFR_8BIT(SFRRPCR_H);                          <span class="comment">/* RESET Pin Control Register */</span>
<a name="l03463"></a>03463 <span class="comment">/* SFRRPCR Control Bits */</span>
<a name="l03464"></a>03464 <span class="preprocessor">#define SYSNMI                 (0x0001)       </span><span class="comment">/* NMI select */</span>
<a name="l03465"></a>03465 <span class="preprocessor">#define SYSNMIIES              (0x0002)       </span><span class="comment">/* NMI edge select */</span>
<a name="l03466"></a>03466 <span class="preprocessor">#define SYSRSTUP               (0x0004)       </span><span class="comment">/* RESET Pin pull down/up select */</span>
<a name="l03467"></a>03467 <span class="preprocessor">#define SYSRSTRE               (0x0008)       </span><span class="comment">/* RESET Pin Resistor enable */</span>
<a name="l03468"></a>03468 
<a name="l03469"></a>03469 <span class="preprocessor">#define SYSNMI_L               (0x0001)       </span><span class="comment">/* NMI select */</span>
<a name="l03470"></a>03470 <span class="preprocessor">#define SYSNMIIES_L            (0x0002)       </span><span class="comment">/* NMI edge select */</span>
<a name="l03471"></a>03471 <span class="preprocessor">#define SYSRSTUP_L             (0x0004)       </span><span class="comment">/* RESET Pin pull down/up select */</span>
<a name="l03472"></a>03472 <span class="preprocessor">#define SYSRSTRE_L             (0x0008)       </span><span class="comment">/* RESET Pin Resistor enable */</span>
<a name="l03473"></a>03473 
<a name="l03474"></a>03474 <span class="comment">/************************************************************</span>
<a name="l03475"></a>03475 <span class="comment">* SYS - System Module</span>
<a name="l03476"></a>03476 <span class="comment">************************************************************/</span>
<a name="l03477"></a>03477 <span class="preprocessor">#define __MSP430_HAS_SYS__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03478"></a>03478 <span class="preprocessor">#define __MSP430_BASEADDRESS_SYS__ 0x0180</span>
<a name="l03479"></a>03479 <span class="preprocessor"></span><span class="preprocessor">#define SYS_BASE               __MSP430_BASEADDRESS_SYS__</span>
<a name="l03480"></a>03480 <span class="preprocessor"></span>
<a name="l03481"></a>03481 SFR_16BIT(SYSCTL);                            <span class="comment">/* System control */</span>
<a name="l03482"></a>03482 SFR_8BIT(SYSCTL_L);                           <span class="comment">/* System control */</span>
<a name="l03483"></a>03483 SFR_8BIT(SYSCTL_H);                           <span class="comment">/* System control */</span>
<a name="l03484"></a>03484 SFR_16BIT(SYSBSLC);                           <span class="comment">/* Boot strap configuration area */</span>
<a name="l03485"></a>03485 SFR_8BIT(SYSBSLC_L);                          <span class="comment">/* Boot strap configuration area */</span>
<a name="l03486"></a>03486 SFR_8BIT(SYSBSLC_H);                          <span class="comment">/* Boot strap configuration area */</span>
<a name="l03487"></a>03487 SFR_16BIT(SYSJMBC);                           <span class="comment">/* JTAG mailbox control */</span>
<a name="l03488"></a>03488 SFR_8BIT(SYSJMBC_L);                          <span class="comment">/* JTAG mailbox control */</span>
<a name="l03489"></a>03489 SFR_8BIT(SYSJMBC_H);                          <span class="comment">/* JTAG mailbox control */</span>
<a name="l03490"></a>03490 SFR_16BIT(SYSJMBI0);                          <span class="comment">/* JTAG mailbox input 0 */</span>
<a name="l03491"></a>03491 SFR_8BIT(SYSJMBI0_L);                         <span class="comment">/* JTAG mailbox input 0 */</span>
<a name="l03492"></a>03492 SFR_8BIT(SYSJMBI0_H);                         <span class="comment">/* JTAG mailbox input 0 */</span>
<a name="l03493"></a>03493 SFR_16BIT(SYSJMBI1);                          <span class="comment">/* JTAG mailbox input 1 */</span>
<a name="l03494"></a>03494 SFR_8BIT(SYSJMBI1_L);                         <span class="comment">/* JTAG mailbox input 1 */</span>
<a name="l03495"></a>03495 SFR_8BIT(SYSJMBI1_H);                         <span class="comment">/* JTAG mailbox input 1 */</span>
<a name="l03496"></a>03496 SFR_16BIT(SYSJMBO0);                          <span class="comment">/* JTAG mailbox output 0 */</span>
<a name="l03497"></a>03497 SFR_8BIT(SYSJMBO0_L);                         <span class="comment">/* JTAG mailbox output 0 */</span>
<a name="l03498"></a>03498 SFR_8BIT(SYSJMBO0_H);                         <span class="comment">/* JTAG mailbox output 0 */</span>
<a name="l03499"></a>03499 SFR_16BIT(SYSJMBO1);                          <span class="comment">/* JTAG mailbox output 1 */</span>
<a name="l03500"></a>03500 SFR_8BIT(SYSJMBO1_L);                         <span class="comment">/* JTAG mailbox output 1 */</span>
<a name="l03501"></a>03501 SFR_8BIT(SYSJMBO1_H);                         <span class="comment">/* JTAG mailbox output 1 */</span>
<a name="l03502"></a>03502 
<a name="l03503"></a>03503 SFR_16BIT(SYSBERRIV);                         <span class="comment">/* Bus Error vector generator */</span>
<a name="l03504"></a>03504 SFR_8BIT(SYSBERRIV_L);                        <span class="comment">/* Bus Error vector generator */</span>
<a name="l03505"></a>03505 SFR_8BIT(SYSBERRIV_H);                        <span class="comment">/* Bus Error vector generator */</span>
<a name="l03506"></a>03506 SFR_16BIT(SYSUNIV);                           <span class="comment">/* User NMI vector generator */</span>
<a name="l03507"></a>03507 SFR_8BIT(SYSUNIV_L);                          <span class="comment">/* User NMI vector generator */</span>
<a name="l03508"></a>03508 SFR_8BIT(SYSUNIV_H);                          <span class="comment">/* User NMI vector generator */</span>
<a name="l03509"></a>03509 SFR_16BIT(SYSSNIV);                           <span class="comment">/* System NMI vector generator */</span>
<a name="l03510"></a>03510 SFR_8BIT(SYSSNIV_L);                          <span class="comment">/* System NMI vector generator */</span>
<a name="l03511"></a>03511 SFR_8BIT(SYSSNIV_H);                          <span class="comment">/* System NMI vector generator */</span>
<a name="l03512"></a>03512 SFR_16BIT(SYSRSTIV);                          <span class="comment">/* Reset vector generator */</span>
<a name="l03513"></a>03513 SFR_8BIT(SYSRSTIV_L);                         <span class="comment">/* Reset vector generator */</span>
<a name="l03514"></a>03514 SFR_8BIT(SYSRSTIV_H);                         <span class="comment">/* Reset vector generator */</span>
<a name="l03515"></a>03515 
<a name="l03516"></a>03516 <span class="comment">/* SYSCTL Control Bits */</span>
<a name="l03517"></a>03517 <span class="preprocessor">#define SYSRIVECT              (0x0001)       </span><span class="comment">/* SYS - RAM based interrupt vectors */</span>
<a name="l03518"></a>03518 <span class="comment">//#define RESERVED            (0x0002)  /* SYS - Reserved */</span>
<a name="l03519"></a>03519 <span class="preprocessor">#define SYSPMMPE               (0x0004)       </span><span class="comment">/* SYS - PMM access protect */</span>
<a name="l03520"></a>03520 <span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span>
<a name="l03521"></a>03521 <span class="preprocessor">#define SYSBSLIND              (0x0010)       </span><span class="comment">/* SYS - TCK/RST indication detected */</span>
<a name="l03522"></a>03522 <span class="preprocessor">#define SYSJTAGPIN             (0x0020)       </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span>
<a name="l03523"></a>03523 <span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span>
<a name="l03524"></a>03524 <span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span>
<a name="l03525"></a>03525 <span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span>
<a name="l03526"></a>03526 <span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span>
<a name="l03527"></a>03527 <span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span>
<a name="l03528"></a>03528 <span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span>
<a name="l03529"></a>03529 <span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span>
<a name="l03530"></a>03530 <span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span>
<a name="l03531"></a>03531 <span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span>
<a name="l03532"></a>03532 <span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span>
<a name="l03533"></a>03533 
<a name="l03534"></a>03534 <span class="comment">/* SYSCTL Control Bits */</span>
<a name="l03535"></a>03535 <span class="preprocessor">#define SYSRIVECT_L            (0x0001)       </span><span class="comment">/* SYS - RAM based interrupt vectors */</span>
<a name="l03536"></a>03536 <span class="comment">//#define RESERVED            (0x0002)  /* SYS - Reserved */</span>
<a name="l03537"></a>03537 <span class="preprocessor">#define SYSPMMPE_L             (0x0004)       </span><span class="comment">/* SYS - PMM access protect */</span>
<a name="l03538"></a>03538 <span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span>
<a name="l03539"></a>03539 <span class="preprocessor">#define SYSBSLIND_L            (0x0010)       </span><span class="comment">/* SYS - TCK/RST indication detected */</span>
<a name="l03540"></a>03540 <span class="preprocessor">#define SYSJTAGPIN_L           (0x0020)       </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span>
<a name="l03541"></a>03541 <span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span>
<a name="l03542"></a>03542 <span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span>
<a name="l03543"></a>03543 <span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span>
<a name="l03544"></a>03544 <span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span>
<a name="l03545"></a>03545 <span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span>
<a name="l03546"></a>03546 <span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span>
<a name="l03547"></a>03547 <span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span>
<a name="l03548"></a>03548 <span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span>
<a name="l03549"></a>03549 <span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span>
<a name="l03550"></a>03550 <span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span>
<a name="l03551"></a>03551 
<a name="l03552"></a>03552 <span class="comment">/* SYSBSLC Control Bits */</span>
<a name="l03553"></a>03553 <span class="preprocessor">#define SYSBSLSIZE0            (0x0001)       </span><span class="comment">/* SYS - BSL Protection Size 0 */</span>
<a name="l03554"></a>03554 <span class="preprocessor">#define SYSBSLSIZE1            (0x0002)       </span><span class="comment">/* SYS - BSL Protection Size 1 */</span>
<a name="l03555"></a>03555 <span class="preprocessor">#define SYSBSLR                (0x0004)       </span><span class="comment">/* SYS - RAM assigned to BSL */</span>
<a name="l03556"></a>03556 <span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span>
<a name="l03557"></a>03557 <span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span>
<a name="l03558"></a>03558 <span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span>
<a name="l03559"></a>03559 <span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span>
<a name="l03560"></a>03560 <span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span>
<a name="l03561"></a>03561 <span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span>
<a name="l03562"></a>03562 <span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span>
<a name="l03563"></a>03563 <span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span>
<a name="l03564"></a>03564 <span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span>
<a name="l03565"></a>03565 <span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span>
<a name="l03566"></a>03566 <span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span>
<a name="l03567"></a>03567 <span class="preprocessor">#define SYSBSLOFF              (0x4000)       </span><span class="comment">/* SYS - BSL Memory disabled */</span>
<a name="l03568"></a>03568 <span class="preprocessor">#define SYSBSLPE               (0x8000)       </span><span class="comment">/* SYS - BSL Memory protection enabled */</span>
<a name="l03569"></a>03569 
<a name="l03570"></a>03570 <span class="comment">/* SYSBSLC Control Bits */</span>
<a name="l03571"></a>03571 <span class="preprocessor">#define SYSBSLSIZE0_L          (0x0001)       </span><span class="comment">/* SYS - BSL Protection Size 0 */</span>
<a name="l03572"></a>03572 <span class="preprocessor">#define SYSBSLSIZE1_L          (0x0002)       </span><span class="comment">/* SYS - BSL Protection Size 1 */</span>
<a name="l03573"></a>03573 <span class="preprocessor">#define SYSBSLR_L              (0x0004)       </span><span class="comment">/* SYS - RAM assigned to BSL */</span>
<a name="l03574"></a>03574 <span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span>
<a name="l03575"></a>03575 <span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span>
<a name="l03576"></a>03576 <span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span>
<a name="l03577"></a>03577 <span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span>
<a name="l03578"></a>03578 <span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span>
<a name="l03579"></a>03579 <span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span>
<a name="l03580"></a>03580 <span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span>
<a name="l03581"></a>03581 <span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span>
<a name="l03582"></a>03582 <span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span>
<a name="l03583"></a>03583 <span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span>
<a name="l03584"></a>03584 <span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span>
<a name="l03585"></a>03585 
<a name="l03586"></a>03586 <span class="comment">/* SYSBSLC Control Bits */</span>
<a name="l03587"></a>03587 <span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span>
<a name="l03588"></a>03588 <span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span>
<a name="l03589"></a>03589 <span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span>
<a name="l03590"></a>03590 <span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span>
<a name="l03591"></a>03591 <span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span>
<a name="l03592"></a>03592 <span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span>
<a name="l03593"></a>03593 <span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span>
<a name="l03594"></a>03594 <span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span>
<a name="l03595"></a>03595 <span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span>
<a name="l03596"></a>03596 <span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span>
<a name="l03597"></a>03597 <span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span>
<a name="l03598"></a>03598 <span class="preprocessor">#define SYSBSLOFF_H            (0x0040)       </span><span class="comment">/* SYS - BSL Memory disabled */</span>
<a name="l03599"></a>03599 <span class="preprocessor">#define SYSBSLPE_H             (0x0080)       </span><span class="comment">/* SYS - BSL Memory protection enabled */</span>
<a name="l03600"></a>03600 
<a name="l03601"></a>03601 <span class="comment">/* SYSJMBC Control Bits */</span>
<a name="l03602"></a>03602 <span class="preprocessor">#define JMBIN0FG               (0x0001)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span>
<a name="l03603"></a>03603 <span class="preprocessor">#define JMBIN1FG               (0x0002)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span>
<a name="l03604"></a>03604 <span class="preprocessor">#define JMBOUT0FG              (0x0004)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span>
<a name="l03605"></a>03605 <span class="preprocessor">#define JMBOUT1FG              (0x0008)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span>
<a name="l03606"></a>03606 <span class="preprocessor">#define JMBMODE                (0x0010)       </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span>
<a name="l03607"></a>03607 <span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span>
<a name="l03608"></a>03608 <span class="preprocessor">#define JMBCLR0OFF             (0x0040)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span>
<a name="l03609"></a>03609 <span class="preprocessor">#define JMBCLR1OFF             (0x0080)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span>
<a name="l03610"></a>03610 <span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span>
<a name="l03611"></a>03611 <span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span>
<a name="l03612"></a>03612 <span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span>
<a name="l03613"></a>03613 <span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span>
<a name="l03614"></a>03614 <span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span>
<a name="l03615"></a>03615 <span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span>
<a name="l03616"></a>03616 <span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span>
<a name="l03617"></a>03617 <span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span>
<a name="l03618"></a>03618 
<a name="l03619"></a>03619 <span class="comment">/* SYSJMBC Control Bits */</span>
<a name="l03620"></a>03620 <span class="preprocessor">#define JMBIN0FG_L             (0x0001)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span>
<a name="l03621"></a>03621 <span class="preprocessor">#define JMBIN1FG_L             (0x0002)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span>
<a name="l03622"></a>03622 <span class="preprocessor">#define JMBOUT0FG_L            (0x0004)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span>
<a name="l03623"></a>03623 <span class="preprocessor">#define JMBOUT1FG_L            (0x0008)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span>
<a name="l03624"></a>03624 <span class="preprocessor">#define JMBMODE_L              (0x0010)       </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span>
<a name="l03625"></a>03625 <span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span>
<a name="l03626"></a>03626 <span class="preprocessor">#define JMBCLR0OFF_L           (0x0040)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span>
<a name="l03627"></a>03627 <span class="preprocessor">#define JMBCLR1OFF_L           (0x0080)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span>
<a name="l03628"></a>03628 <span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span>
<a name="l03629"></a>03629 <span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span>
<a name="l03630"></a>03630 <span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span>
<a name="l03631"></a>03631 <span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span>
<a name="l03632"></a>03632 <span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span>
<a name="l03633"></a>03633 <span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span>
<a name="l03634"></a>03634 <span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span>
<a name="l03635"></a>03635 <span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span>
<a name="l03636"></a>03636 
<a name="l03637"></a>03637 
<a name="l03638"></a>03638 <span class="comment">/* SYSUNIV Definitions */</span>
<a name="l03639"></a>03639 <span class="preprocessor">#define SYSUNIV_NONE           (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l03640"></a>03640 <span class="preprocessor">#define SYSUNIV_NMIIFG         (0x0002)       </span><span class="comment">/* SYSUNIV : NMIIFG */</span>
<a name="l03641"></a>03641 <span class="preprocessor">#define SYSUNIV_OFIFG          (0x0004)       </span><span class="comment">/* SYSUNIV : Osc. Fail - OFIFG */</span>
<a name="l03642"></a>03642 <span class="preprocessor">#define SYSUNIV_ACCVIFG        (0x0006)       </span><span class="comment">/* SYSUNIV : Access Violation - ACCVIFG */</span>
<a name="l03643"></a>03643 <span class="preprocessor">#define SYSUNIV_SYSBERRIV      (0x0008)       </span><span class="comment">/* SYSUNIV : Bus Error - SYSBERRIV */</span>
<a name="l03644"></a>03644 
<a name="l03645"></a>03645 <span class="comment">/* SYSSNIV Definitions */</span>
<a name="l03646"></a>03646 <span class="preprocessor">#define SYSSNIV_NONE           (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l03647"></a>03647 <span class="preprocessor">#define SYSSNIV_SVMLIFG        (0x0002)       </span><span class="comment">/* SYSSNIV : SVMLIFG */</span>
<a name="l03648"></a>03648 <span class="preprocessor">#define SYSSNIV_SVMHIFG        (0x0004)       </span><span class="comment">/* SYSSNIV : SVMHIFG */</span>
<a name="l03649"></a>03649 <span class="preprocessor">#define SYSSNIV_DLYLIFG        (0x0006)       </span><span class="comment">/* SYSSNIV : DLYLIFG */</span>
<a name="l03650"></a>03650 <span class="preprocessor">#define SYSSNIV_DLYHIFG        (0x0008)       </span><span class="comment">/* SYSSNIV : DLYHIFG */</span>
<a name="l03651"></a>03651 <span class="preprocessor">#define SYSSNIV_VMAIFG         (0x000A)       </span><span class="comment">/* SYSSNIV : VMAIFG */</span>
<a name="l03652"></a>03652 <span class="preprocessor">#define SYSSNIV_JMBINIFG       (0x000C)       </span><span class="comment">/* SYSSNIV : JMBINIFG */</span>
<a name="l03653"></a>03653 <span class="preprocessor">#define SYSSNIV_JMBOUTIFG      (0x000E)       </span><span class="comment">/* SYSSNIV : JMBOUTIFG */</span>
<a name="l03654"></a>03654 <span class="preprocessor">#define SYSSNIV_VLRLIFG        (0x0010)       </span><span class="comment">/* SYSSNIV : VLRLIFG */</span>
<a name="l03655"></a>03655 <span class="preprocessor">#define SYSSNIV_VLRHIFG        (0x0012)       </span><span class="comment">/* SYSSNIV : VLRHIFG */</span>
<a name="l03656"></a>03656 
<a name="l03657"></a>03657 <span class="comment">/* SYSRSTIV Definitions */</span>
<a name="l03658"></a>03658 <span class="preprocessor">#define SYSRSTIV_NONE          (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l03659"></a>03659 <span class="preprocessor">#define SYSRSTIV_BOR           (0x0002)       </span><span class="comment">/* SYSRSTIV : BOR */</span>
<a name="l03660"></a>03660 <span class="preprocessor">#define SYSRSTIV_RSTNMI        (0x0004)       </span><span class="comment">/* SYSRSTIV : RST/NMI */</span>
<a name="l03661"></a>03661 <span class="preprocessor">#define SYSRSTIV_DOBOR         (0x0006)       </span><span class="comment">/* SYSRSTIV : Do BOR */</span>
<a name="l03662"></a>03662 <span class="preprocessor">#define SYSRSTIV_LPM5WU        (0x0008)       </span><span class="comment">/* SYSRSTIV : Port LPM5 Wake Up */</span>
<a name="l03663"></a>03663 <span class="preprocessor">#define SYSRSTIV_SECYV         (0x000A)       </span><span class="comment">/* SYSRSTIV : Security violation */</span>
<a name="l03664"></a>03664 <span class="preprocessor">#define SYSRSTIV_SVSL          (0x000C)       </span><span class="comment">/* SYSRSTIV : SVSL */</span>
<a name="l03665"></a>03665 <span class="preprocessor">#define SYSRSTIV_SVSH          (0x000E)       </span><span class="comment">/* SYSRSTIV : SVSH */</span>
<a name="l03666"></a>03666 <span class="preprocessor">#define SYSRSTIV_SVML_OVP      (0x0010)       </span><span class="comment">/* SYSRSTIV : SVML_OVP */</span>
<a name="l03667"></a>03667 <span class="preprocessor">#define SYSRSTIV_SVMH_OVP      (0x0012)       </span><span class="comment">/* SYSRSTIV : SVMH_OVP */</span>
<a name="l03668"></a>03668 <span class="preprocessor">#define SYSRSTIV_DOPOR         (0x0014)       </span><span class="comment">/* SYSRSTIV : Do POR */</span>
<a name="l03669"></a>03669 <span class="preprocessor">#define SYSRSTIV_WDTTO         (0x0016)       </span><span class="comment">/* SYSRSTIV : WDT Time out */</span>
<a name="l03670"></a>03670 <span class="preprocessor">#define SYSRSTIV_WDTKEY        (0x0018)       </span><span class="comment">/* SYSRSTIV : WDTKEY violation */</span>
<a name="l03671"></a>03671 <span class="preprocessor">#define SYSRSTIV_KEYV          (0x001A)       </span><span class="comment">/* SYSRSTIV : Flash Key violation */</span>
<a name="l03672"></a>03672 <span class="preprocessor">#define SYSRSTIV_PLLUL         (0x001C)       </span><span class="comment">/* SYSRSTIV : PLL unlock */</span>
<a name="l03673"></a>03673 <span class="preprocessor">#define SYSRSTIV_PERF          (0x001E)       </span><span class="comment">/* SYSRSTIV : peripheral/config area fetch */</span>
<a name="l03674"></a>03674 <span class="preprocessor">#define SYSRSTIV_PMMKEY        (0x0020)       </span><span class="comment">/* SYSRSTIV : PMMKEY violation */</span>
<a name="l03675"></a>03675 
<a name="l03676"></a>03676 <span class="preprocessor">#define SYSRSTIV_PSSKEY        (0x0020)       </span><span class="comment">/* SYSRSTIV : Legacy: PMMKEY violation */</span>
<a name="l03677"></a>03677 
<a name="l03678"></a>03678 <span class="comment">/************************************************************</span>
<a name="l03679"></a>03679 <span class="comment">* Timer0_A5</span>
<a name="l03680"></a>03680 <span class="comment">************************************************************/</span>
<a name="l03681"></a>03681 <span class="preprocessor">#define __MSP430_HAS_T0A5__                   </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03682"></a>03682 <span class="preprocessor">#define __MSP430_BASEADDRESS_T0A5__ 0x0340</span>
<a name="l03683"></a>03683 <span class="preprocessor"></span><span class="preprocessor">#define TIMER_A0_BASE          __MSP430_BASEADDRESS_T0A5__</span>
<a name="l03684"></a>03684 <span class="preprocessor"></span>
<a name="l03685"></a>03685 SFR_16BIT(TA0CTL);                            <span class="comment">/* Timer0_A5 Control */</span>
<a name="l03686"></a>03686 SFR_16BIT(TA0CCTL0);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 0 */</span>
<a name="l03687"></a>03687 SFR_16BIT(TA0CCTL1);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 1 */</span>
<a name="l03688"></a>03688 SFR_16BIT(TA0CCTL2);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 2 */</span>
<a name="l03689"></a>03689 SFR_16BIT(TA0CCTL3);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 3 */</span>
<a name="l03690"></a>03690 SFR_16BIT(TA0CCTL4);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 4 */</span>
<a name="l03691"></a>03691 SFR_16BIT(TA0R);                              <span class="comment">/* Timer0_A5 */</span>
<a name="l03692"></a>03692 SFR_16BIT(TA0CCR0);                           <span class="comment">/*   // Internal timer output (10.5 kHz) to Radio TX</span>
<a name="l03693"></a>03693 <span class="comment">  // NOTE: SMARTF_CC430 IOCFG0 should = 0x2E. When IOCFG0 = 0x2D,</span>
<a name="l03694"></a>03694 <span class="comment">  // asynchronous data into the radio is taken from GDO0 and not the timer.</span>
<a name="l03695"></a>03695 <span class="comment">  TA1CCR0 = 50;</span>
<a name="l03696"></a>03696 <span class="comment">  TA1CCR1 = 50;</span>
<a name="l03697"></a>03697 <span class="comment"></span>
<a name="l03698"></a>03698 <span class="comment">  TA1CCTL0 = OUTMOD_4;</span>
<a name="l03699"></a>03699 <span class="comment">  TA1CCTL1 = OUTMOD_4;</span>
<a name="l03700"></a>03700 <span class="comment">  TA1CTL = TASSEL__SMCLK + MC_1 + TACLR; Capture/Compare 0 */</span>
<a name="l03701"></a>03701 SFR_16BIT(TA0CCR1);                           <span class="comment">/* Timer0_A5 Capture/Compare 1 */</span>
<a name="l03702"></a>03702 SFR_16BIT(TA0CCR2);                           <span class="comment">/* Timer0_A5 Capture/Compare 2 */</span>
<a name="l03703"></a>03703 SFR_16BIT(TA0CCR3);                           <span class="comment">/* Timer0_A5 Capture/Compare 3 */</span>
<a name="l03704"></a>03704 SFR_16BIT(TA0CCR4);                           <span class="comment">/* Timer0_A5 Capture/Compare 4 */</span>
<a name="l03705"></a>03705 SFR_16BIT(TA0IV);                             <span class="comment">/* Timer0_A5 Interrupt Vector Word */</span>
<a name="l03706"></a>03706 SFR_16BIT(TA0EX0);                            <span class="comment">/* Timer0_A5 Expansion Register 0 */</span>
<a name="l03707"></a>03707 
<a name="l03708"></a>03708 <span class="comment">/* TAxCTL Control Bits */</span>
<a name="l03709"></a>03709 <span class="preprocessor">#define TASSEL1                (0x0200)       </span><span class="comment">/* Timer A clock source select 1 */</span>
<a name="l03710"></a>03710 <span class="preprocessor">#define TASSEL0                (0x0100)       </span><span class="comment">/* Timer A clock source select 0 */</span>
<a name="l03711"></a>03711 <span class="preprocessor">#define ID1                    (0x0080)       </span><span class="comment">/* Timer A clock input divider 1 */</span>
<a name="l03712"></a>03712 <span class="preprocessor">#define ID0                    (0x0040)       </span><span class="comment">/* Timer A clock input divider 0 */</span>
<a name="l03713"></a>03713 <span class="preprocessor">#define MC1                    (0x0020)       </span><span class="comment">/* Timer A mode control 1 */</span>
<a name="l03714"></a>03714 <span class="preprocessor">#define MC0                    (0x0010)       </span><span class="comment">/* Timer A mode control 0 */</span>
<a name="l03715"></a>03715 <span class="preprocessor">#define TACLR                  (0x0004)       </span><span class="comment">/* Timer A counter clear */</span>
<a name="l03716"></a>03716 <span class="preprocessor">#define TAIE                   (0x0002)       </span><span class="comment">/* Timer A counter interrupt enable */</span>
<a name="l03717"></a>03717 <span class="preprocessor">#define TAIFG                  (0x0001)       </span><span class="comment">/* Timer A counter interrupt flag */</span>
<a name="l03718"></a>03718 
<a name="l03719"></a>03719 <span class="preprocessor">#define MC_0                   (0*0x10u)      </span><span class="comment">/* Timer A mode control: 0 - Stop */</span>
<a name="l03720"></a>03720 <span class="preprocessor">#define MC_1                   (1*0x10u)      </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span>
<a name="l03721"></a>03721 <span class="preprocessor">#define MC_2                   (2*0x10u)      </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span>
<a name="l03722"></a>03722 <span class="preprocessor">#define MC_3                   (3*0x10u)      </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span>
<a name="l03723"></a>03723 <span class="preprocessor">#define ID_0                   (0*0x40u)      </span><span class="comment">/* Timer A input divider: 0 - /1 */</span>
<a name="l03724"></a>03724 <span class="preprocessor">#define ID_1                   (1*0x40u)      </span><span class="comment">/* Timer A input divider: 1 - /2 */</span>
<a name="l03725"></a>03725 <span class="preprocessor">#define ID_2                   (2*0x40u)      </span><span class="comment">/* Timer A input divider: 2 - /4 */</span>
<a name="l03726"></a>03726 <span class="preprocessor">#define ID_3                   (3*0x40u)      </span><span class="comment">/* Timer A input divider: 3 - /8 */</span>
<a name="l03727"></a>03727 <span class="preprocessor">#define TASSEL_0               (0*0x100u)     </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span>
<a name="l03728"></a>03728 <span class="preprocessor">#define TASSEL_1               (1*0x100u)     </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span>
<a name="l03729"></a>03729 <span class="preprocessor">#define TASSEL_2               (2*0x100u)     </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span>
<a name="l03730"></a>03730 <span class="preprocessor">#define TASSEL_3               (3*0x100u)     </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span>
<a name="l03731"></a>03731 <span class="preprocessor">#define MC__STOP               (0*0x10u)      </span><span class="comment">/* Timer A mode control: 0 - Stop */</span>
<a name="l03732"></a>03732 <span class="preprocessor">#define MC__UP                 (1*0x10u)      </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span>
<a name="l03733"></a>03733 <span class="preprocessor">#define MC__CONTINUOUS         (2*0x10u)      </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span>
<a name="l03734"></a>03734 <span class="preprocessor">#define MC__CONTINOUS          (2*0x10u)      </span><span class="comment">/* Legacy define */</span>
<a name="l03735"></a>03735 <span class="preprocessor">#define MC__UPDOWN             (3*0x10u)      </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span>
<a name="l03736"></a>03736 <span class="preprocessor">#define ID__1                  (0*0x40u)      </span><span class="comment">/* Timer A input divider: 0 - /1 */</span>
<a name="l03737"></a>03737 <span class="preprocessor">#define ID__2                  (1*0x40u)      </span><span class="comment">/* Timer A input divider: 1 - /2 */</span>
<a name="l03738"></a>03738 <span class="preprocessor">#define ID__4                  (2*0x40u)      </span><span class="comment">/* Timer A input divider: 2 - /4 */</span>
<a name="l03739"></a>03739 <span class="preprocessor">#define ID__8                  (3*0x40u)      </span><span class="comment">/* Timer A input divider: 3 - /8 */</span>
<a name="l03740"></a>03740 <span class="preprocessor">#define TASSEL__TACLK          (0*0x100u)     </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span>
<a name="l03741"></a>03741 <span class="preprocessor">#define TASSEL__ACLK           (1*0x100u)     </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span>
<a name="l03742"></a>03742 <span class="preprocessor">#define TASSEL__SMCLK          (2*0x100u)     </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span>
<a name="l03743"></a>03743 <span class="preprocessor">#define TASSEL__INCLK          (3*0x100u)     </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span>
<a name="l03744"></a>03744 
<a name="l03745"></a>03745 <span class="comment">/* TAxCCTLx Control Bits */</span>
<a name="l03746"></a>03746 <span class="preprocessor">#define CM1                    (0x8000)       </span><span class="comment">/* Capture mode 1 */</span>
<a name="l03747"></a>03747 <span class="preprocessor">#define CM0                    (0x4000)       </span><span class="comment">/* Capture mode 0 */</span>
<a name="l03748"></a>03748 <span class="preprocessor">#define CCIS1                  (0x2000)       </span><span class="comment">/* Capture input select 1 */</span>
<a name="l03749"></a>03749 <span class="preprocessor">#define CCIS0                  (0x1000)       </span><span class="comment">/* Capture input select 0 */</span>
<a name="l03750"></a>03750 <span class="preprocessor">#define SCS                    (0x0800)       </span><span class="comment">/* Capture sychronize */</span>
<a name="l03751"></a>03751 <span class="preprocessor">#define SCCI                   (0x0400)       </span><span class="comment">/* Latched capture signal (read) */</span>
<a name="l03752"></a>03752 <span class="preprocessor">#define CAP                    (0x0100)       </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span>
<a name="l03753"></a>03753 <span class="preprocessor">#define OUTMOD2                (0x0080)       </span><span class="comment">/* Output mode 2 */</span>
<a name="l03754"></a>03754 <span class="preprocessor">#define OUTMOD1                (0x0040)       </span><span class="comment">/* Output mode 1 */</span>
<a name="l03755"></a>03755 <span class="preprocessor">#define OUTMOD0                (0x0020)       </span><span class="comment">/* Output mode 0 */</span>
<a name="l03756"></a>03756 <span class="preprocessor">#define CCIE                   (0x0010)       </span><span class="comment">/* Capture/compare interrupt enable */</span>
<a name="l03757"></a>03757 <span class="preprocessor">#define CCI                    (0x0008)       </span><span class="comment">/* Capture input signal (read) */</span>
<a name="l03758"></a>03758 <span class="preprocessor">#define OUT                    (0x0004)       </span><span class="comment">/* PWM Output signal if output mode 0 */</span>
<a name="l03759"></a>03759 <span class="preprocessor">#define COV                    (0x0002)       </span><span class="comment">/* Capture/compare overflow flag */</span>
<a name="l03760"></a>03760 <span class="preprocessor">#define CCIFG                  (0x0001)       </span><span class="comment">/* Capture/compare interrupt flag */</span>
<a name="l03761"></a>03761 
<a name="l03762"></a>03762 <span class="preprocessor">#define OUTMOD_0               (0*0x20u)      </span><span class="comment">/* PWM output mode: 0 - output only */</span>
<a name="l03763"></a>03763 <span class="preprocessor">#define OUTMOD_1               (1*0x20u)      </span><span class="comment">/* PWM output mode: 1 - set */</span>
<a name="l03764"></a>03764 <span class="preprocessor">#define OUTMOD_2               (2*0x20u)      </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span>
<a name="l03765"></a>03765 <span class="preprocessor">#define OUTMOD_3               (3*0x20u)      </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span>
<a name="l03766"></a>03766 <span class="preprocessor">#define OUTMOD_4               (4*0x20u)      </span><span class="comment">/* PWM output mode: 4 - toggle */</span>
<a name="l03767"></a>03767 <span class="preprocessor">#define OUTMOD_5               (5*0x20u)      </span><span class="comment">/* PWM output mode: 5 - Reset */</span>
<a name="l03768"></a>03768 <span class="preprocessor">#define OUTMOD_6               (6*0x20u)      </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span>
<a name="l03769"></a>03769 <span class="preprocessor">#define OUTMOD_7               (7*0x20u)      </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span>
<a name="l03770"></a>03770 <span class="preprocessor">#define CCIS_0                 (0*0x1000u)    </span><span class="comment">/* Capture input select: 0 - CCIxA */</span>
<a name="l03771"></a>03771 <span class="preprocessor">#define CCIS_1                 (1*0x1000u)    </span><span class="comment">/* Capture input select: 1 - CCIxB */</span>
<a name="l03772"></a>03772 <span class="preprocessor">#define CCIS_2                 (2*0x1000u)    </span><span class="comment">/* Capture input select: 2 - GND */</span>
<a name="l03773"></a>03773 <span class="preprocessor">#define CCIS_3                 (3*0x1000u)    </span><span class="comment">/* Capture input select: 3 - Vcc */</span>
<a name="l03774"></a>03774 <span class="preprocessor">#define CM_0                   (0*0x4000u)    </span><span class="comment">/* Capture mode: 0 - disabled */</span>
<a name="l03775"></a>03775 <span class="preprocessor">#define CM_1                   (1*0x4000u)    </span><span class="comment">/* Capture mode: 1 - pos. edge */</span>
<a name="l03776"></a>03776 <span class="preprocessor">#define CM_2                   (2*0x4000u)    </span><span class="comment">/* Capture mode: 1 - neg. edge */</span>
<a name="l03777"></a>03777 <span class="preprocessor">#define CM_3                   (3*0x4000u)    </span><span class="comment">/* Capture mode: 1 - both edges */</span>
<a name="l03778"></a>03778 
<a name="l03779"></a>03779 <span class="comment">/* TAxEX0 Control Bits */</span>
<a name="l03780"></a>03780 <span class="preprocessor">#define TAIDEX0                (0x0001)       </span><span class="comment">/* Timer A Input divider expansion Bit: 0 */</span>
<a name="l03781"></a>03781 <span class="preprocessor">#define TAIDEX1                (0x0002)       </span><span class="comment">/* Timer A Input divider expansion Bit: 1 */</span>
<a name="l03782"></a>03782 <span class="preprocessor">#define TAIDEX2                (0x0004)       </span><span class="comment">/* Timer A Input divider expansion Bit: 2 */</span>
<a name="l03783"></a>03783 
<a name="l03784"></a>03784 <span class="preprocessor">#define TAIDEX_0               (0*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /1 */</span>
<a name="l03785"></a>03785 <span class="preprocessor">#define TAIDEX_1               (1*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /2 */</span>
<a name="l03786"></a>03786 <span class="preprocessor">#define TAIDEX_2               (2*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /3 */</span>
<a name="l03787"></a>03787 <span class="preprocessor">#define TAIDEX_3               (3*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /4 */</span>
<a name="l03788"></a>03788 <span class="preprocessor">#define TAIDEX_4               (4*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /5 */</span>
<a name="l03789"></a>03789 <span class="preprocessor">#define TAIDEX_5               (5*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /6 */</span>
<a name="l03790"></a>03790 <span class="preprocessor">#define TAIDEX_6               (6*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /7 */</span>
<a name="l03791"></a>03791 <span class="preprocessor">#define TAIDEX_7               (7*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /8 */</span>
<a name="l03792"></a>03792 
<a name="l03793"></a>03793 <span class="comment">/* T0A5IV Definitions */</span>
<a name="l03794"></a>03794 <span class="preprocessor">#define TA0IV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l03795"></a>03795 <span class="preprocessor">#define TA0IV_TACCR1           (0x0002)       </span><span class="comment">/* TA0CCR1_CCIFG */</span>
<a name="l03796"></a>03796 <span class="preprocessor">#define TA0IV_TACCR2           (0x0004)       </span><span class="comment">/* TA0CCR2_CCIFG */</span>
<a name="l03797"></a>03797 <span class="preprocessor">#define TA0IV_TACCR3           (0x0006)       </span><span class="comment">/* TA0CCR3_CCIFG */</span>
<a name="l03798"></a>03798 <span class="preprocessor">#define TA0IV_TACCR4           (0x0008)       </span><span class="comment">/* TA0CCR4_CCIFG */</span>
<a name="l03799"></a>03799 <span class="preprocessor">#define TA0IV_5                (0x000A)       </span><span class="comment">/* Reserved */</span>
<a name="l03800"></a>03800 <span class="preprocessor">#define TA0IV_6                (0x000C)       </span><span class="comment">/* Reserved */</span>
<a name="l03801"></a>03801 <span class="preprocessor">#define TA0IV_TAIFG            (0x000E)       </span><span class="comment">/* TA0IFG */</span>
<a name="l03802"></a>03802 
<a name="l03803"></a>03803 <span class="comment">/* Legacy Defines */</span>
<a name="l03804"></a>03804 <span class="preprocessor">#define TA0IV_TA0CCR1          (0x0002)       </span><span class="comment">/* TA0CCR1_CCIFG */</span>
<a name="l03805"></a>03805 <span class="preprocessor">#define TA0IV_TA0CCR2          (0x0004)       </span><span class="comment">/* TA0CCR2_CCIFG */</span>
<a name="l03806"></a>03806 <span class="preprocessor">#define TA0IV_TA0CCR3          (0x0006)       </span><span class="comment">/* TA0CCR3_CCIFG */</span>
<a name="l03807"></a>03807 <span class="preprocessor">#define TA0IV_TA0CCR4          (0x0008)       </span><span class="comment">/* TA0CCR4_CCIFG */</span>
<a name="l03808"></a>03808 <span class="preprocessor">#define TA0IV_TA0IFG           (0x000E)       </span><span class="comment">/* TA0IFG */</span>
<a name="l03809"></a>03809 
<a name="l03810"></a>03810 <span class="comment">/************************************************************</span>
<a name="l03811"></a>03811 <span class="comment">* Timer1_A3</span>
<a name="l03812"></a>03812 <span class="comment">************************************************************/</span>
<a name="l03813"></a>03813 <span class="preprocessor">#define __MSP430_HAS_T1A3__                   </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03814"></a>03814 <span class="preprocessor">#define __MSP430_BASEADDRESS_T1A3__ 0x0380</span>
<a name="l03815"></a>03815 <span class="preprocessor"></span><span class="preprocessor">#define TIMER_A1_BASE          __MSP430_BASEADDRESS_T1A3__</span>
<a name="l03816"></a>03816 <span class="preprocessor"></span>
<a name="l03817"></a>03817 SFR_16BIT(TA1CTL);                            <span class="comment">/* Timer1_A3 Control */</span>
<a name="l03818"></a>03818 SFR_16BIT(TA1CCTL0);                          <span class="comment">/* Timer1_A3 Capture/Compare Control 0 */</span>
<a name="l03819"></a>03819 SFR_16BIT(TA1CCTL1);                          <span class="comment">/* Timer1_A3 Capture/Compare Control 1 */</span>
<a name="l03820"></a>03820 SFR_16BIT(TA1CCTL2);                          <span class="comment">/* Timer1_A3 Capture/Compare Control 2 */</span>
<a name="l03821"></a>03821 SFR_16BIT(TA1R);                              <span class="comment">/* Timer1_A3 */</span>
<a name="l03822"></a>03822 SFR_16BIT(TA1CCR0);                           <span class="comment">/* Timer1_A3 Capture/Compare 0 */</span>
<a name="l03823"></a>03823 SFR_16BIT(TA1CCR1);                           <span class="comment">/* Timer1_A3 Capture/Compare 1 */</span>
<a name="l03824"></a>03824 SFR_16BIT(TA1CCR2);                           <span class="comment">/* Timer1_A3 Capture/Compare 2 */</span>
<a name="l03825"></a>03825 SFR_16BIT(TA1IV);                             <span class="comment">/* Timer1_A3 Interrupt Vector Word */</span>
<a name="l03826"></a>03826 SFR_16BIT(TA1EX0);                            <span class="comment">/* Timer1_A3 Expansion Register 0 */</span>
<a name="l03827"></a>03827 
<a name="l03828"></a>03828 <span class="comment">/* Bits are already defined within the Timer0_Ax */</span>
<a name="l03829"></a>03829 
<a name="l03830"></a>03830 <span class="comment">/* TA1IV Definitions */</span>
<a name="l03831"></a>03831 <span class="preprocessor">#define TA1IV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l03832"></a>03832 <span class="preprocessor">#define TA1IV_TACCR1           (0x0002)       </span><span class="comment">/* TA1CCR1_CCIFG */</span>
<a name="l03833"></a>03833 <span class="preprocessor">#define TA1IV_TACCR2           (0x0004)       </span><span class="comment">/* TA1CCR2_CCIFG */</span>
<a name="l03834"></a>03834 <span class="preprocessor">#define TA1IV_3                (0x0006)       </span><span class="comment">/* Reserved */</span>
<a name="l03835"></a>03835 <span class="preprocessor">#define TA1IV_4                (0x0008)       </span><span class="comment">/* Reserved */</span>
<a name="l03836"></a>03836 <span class="preprocessor">#define TA1IV_5                (0x000A)       </span><span class="comment">/* Reserved */</span>
<a name="l03837"></a>03837 <span class="preprocessor">#define TA1IV_6                (0x000C)       </span><span class="comment">/* Reserved */</span>
<a name="l03838"></a>03838 <span class="preprocessor">#define TA1IV_TAIFG            (0x000E)       </span><span class="comment">/* TA1IFG */</span>
<a name="l03839"></a>03839 
<a name="l03840"></a>03840 <span class="comment">/* Legacy Defines */</span>
<a name="l03841"></a>03841 <span class="preprocessor">#define TA1IV_TA1CCR1          (0x0002)       </span><span class="comment">/* TA1CCR1_CCIFG */</span>
<a name="l03842"></a>03842 <span class="preprocessor">#define TA1IV_TA1CCR2          (0x0004)       </span><span class="comment">/* TA1CCR2_CCIFG */</span>
<a name="l03843"></a>03843 <span class="preprocessor">#define TA1IV_TA1IFG           (0x000E)       </span><span class="comment">/* TA1IFG */</span>
<a name="l03844"></a>03844 
<a name="l03845"></a>03845 <span class="comment">/************************************************************</span>
<a name="l03846"></a>03846 <span class="comment">* UNIFIED CLOCK SYSTEM FOR Radio Devices</span>
<a name="l03847"></a>03847 <span class="comment">************************************************************/</span>
<a name="l03848"></a>03848 <span class="preprocessor">#define __MSP430_HAS_UCS_RF__                 </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l03849"></a>03849 <span class="preprocessor">#define __MSP430_BASEADDRESS_UCS_RF__ 0x0160</span>
<a name="l03850"></a>03850 <span class="preprocessor"></span><span class="preprocessor">#define UCS_BASE               __MSP430_BASEADDRESS_UCS_RF__</span>
<a name="l03851"></a>03851 <span class="preprocessor"></span>
<a name="l03852"></a>03852 SFR_16BIT(UCSCTL0);                           <span class="comment">/* UCS Control Register 0 */</span>
<a name="l03853"></a>03853 SFR_8BIT(UCSCTL0_L);                          <span class="comment">/* UCS Control Register 0 */</span>
<a name="l03854"></a>03854 SFR_8BIT(UCSCTL0_H);                          <span class="comment">/* UCS Control Register 0 */</span>
<a name="l03855"></a>03855 SFR_16BIT(UCSCTL1);                           <span class="comment">/* UCS Control Register 1 */</span>
<a name="l03856"></a>03856 SFR_8BIT(UCSCTL1_L);                          <span class="comment">/* UCS Control Register 1 */</span>
<a name="l03857"></a>03857 SFR_8BIT(UCSCTL1_H);                          <span class="comment">/* UCS Control Register 1 */</span>
<a name="l03858"></a>03858 SFR_16BIT(UCSCTL2);                           <span class="comment">/* UCS Control Register 2 */</span>
<a name="l03859"></a>03859 SFR_8BIT(UCSCTL2_L);                          <span class="comment">/* UCS Control Register 2 */</span>
<a name="l03860"></a>03860 SFR_8BIT(UCSCTL2_H);                          <span class="comment">/* UCS Control Register 2 */</span>
<a name="l03861"></a>03861 SFR_16BIT(UCSCTL3);                           <span class="comment">/* UCS Control Register 3 */</span>
<a name="l03862"></a>03862 SFR_8BIT(UCSCTL3_L);                          <span class="comment">/* UCS Control Register 3 */</span>
<a name="l03863"></a>03863 SFR_8BIT(UCSCTL3_H);                          <span class="comment">/* UCS Control Register 3 */</span>
<a name="l03864"></a>03864 SFR_16BIT(UCSCTL4);                           <span class="comment">/* UCS Control Register 4 */</span>
<a name="l03865"></a>03865 SFR_8BIT(UCSCTL4_L);                          <span class="comment">/* UCS Control Register 4 */</span>
<a name="l03866"></a>03866 SFR_8BIT(UCSCTL4_H);                          <span class="comment">/* UCS Control Register 4 */</span>
<a name="l03867"></a>03867 SFR_16BIT(UCSCTL5);                           <span class="comment">/* UCS Control Register 5 */</span>
<a name="l03868"></a>03868 SFR_8BIT(UCSCTL5_L);                          <span class="comment">/* UCS Control Register 5 */</span>
<a name="l03869"></a>03869 SFR_8BIT(UCSCTL5_H);                          <span class="comment">/* UCS Control Register 5 */</span>
<a name="l03870"></a>03870 SFR_16BIT(UCSCTL6);                           <span class="comment">/* UCS Control Register 6 */</span>
<a name="l03871"></a>03871 SFR_8BIT(UCSCTL6_L);                          <span class="comment">/* UCS Control Register 6 */</span>
<a name="l03872"></a>03872 SFR_8BIT(UCSCTL6_H);                          <span class="comment">/* UCS Control Register 6 */</span>
<a name="l03873"></a>03873 SFR_16BIT(UCSCTL7);                           <span class="comment">/* UCS Control Register 7 */</span>
<a name="l03874"></a>03874 SFR_8BIT(UCSCTL7_L);                          <span class="comment">/* UCS Control Register 7 */</span>
<a name="l03875"></a>03875 SFR_8BIT(UCSCTL7_H);                          <span class="comment">/* UCS Control Register 7 */</span>
<a name="l03876"></a>03876 SFR_16BIT(UCSCTL8);                           <span class="comment">/* UCS Control Register 8 */</span>
<a name="l03877"></a>03877 SFR_8BIT(UCSCTL8_L);                          <span class="comment">/* UCS Control Register 8 */</span>
<a name="l03878"></a>03878 SFR_8BIT(UCSCTL8_H);                          <span class="comment">/* UCS Control Register 8 */</span>
<a name="l03879"></a>03879 
<a name="l03880"></a>03880 <span class="comment">/* UCSCTL0 Control Bits */</span>
<a name="l03881"></a>03881 <span class="comment">//#define RESERVED            (0x0001)    /* RESERVED */</span>
<a name="l03882"></a>03882 <span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span>
<a name="l03883"></a>03883 <span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span>
<a name="l03884"></a>03884 <span class="preprocessor">#define MOD0                   (0x0008)       </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span>
<a name="l03885"></a>03885 <span class="preprocessor">#define MOD1                   (0x0010)       </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span>
<a name="l03886"></a>03886 <span class="preprocessor">#define MOD2                   (0x0020)       </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span>
<a name="l03887"></a>03887 <span class="preprocessor">#define MOD3                   (0x0040)       </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span>
<a name="l03888"></a>03888 <span class="preprocessor">#define MOD4                   (0x0080)       </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span>
<a name="l03889"></a>03889 <span class="preprocessor">#define DCO0                   (0x0100)       </span><span class="comment">/* DCO TAP Bit : 0 */</span>
<a name="l03890"></a>03890 <span class="preprocessor">#define DCO1                   (0x0200)       </span><span class="comment">/* DCO TAP Bit : 1 */</span>
<a name="l03891"></a>03891 <span class="preprocessor">#define DCO2                   (0x0400)       </span><span class="comment">/* DCO TAP Bit : 2 */</span>
<a name="l03892"></a>03892 <span class="preprocessor">#define DCO3                   (0x0800)       </span><span class="comment">/* DCO TAP Bit : 3 */</span>
<a name="l03893"></a>03893 <span class="preprocessor">#define DCO4                   (0x1000)       </span><span class="comment">/* DCO TAP Bit : 4 */</span>
<a name="l03894"></a>03894 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l03895"></a>03895 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l03896"></a>03896 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l03897"></a>03897 
<a name="l03898"></a>03898 <span class="comment">/* UCSCTL0 Control Bits */</span>
<a name="l03899"></a>03899 <span class="comment">//#define RESERVED            (0x0001)    /* RESERVED */</span>
<a name="l03900"></a>03900 <span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span>
<a name="l03901"></a>03901 <span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span>
<a name="l03902"></a>03902 <span class="preprocessor">#define MOD0_L                 (0x0008)       </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span>
<a name="l03903"></a>03903 <span class="preprocessor">#define MOD1_L                 (0x0010)       </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span>
<a name="l03904"></a>03904 <span class="preprocessor">#define MOD2_L                 (0x0020)       </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span>
<a name="l03905"></a>03905 <span class="preprocessor">#define MOD3_L                 (0x0040)       </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span>
<a name="l03906"></a>03906 <span class="preprocessor">#define MOD4_L                 (0x0080)       </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span>
<a name="l03907"></a>03907 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l03908"></a>03908 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l03909"></a>03909 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l03910"></a>03910 
<a name="l03911"></a>03911 <span class="comment">/* UCSCTL0 Control Bits */</span>
<a name="l03912"></a>03912 <span class="comment">//#define RESERVED            (0x0001)    /* RESERVED */</span>
<a name="l03913"></a>03913 <span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span>
<a name="l03914"></a>03914 <span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span>
<a name="l03915"></a>03915 <span class="preprocessor">#define DCO0_H                 (0x0001)       </span><span class="comment">/* DCO TAP Bit : 0 */</span>
<a name="l03916"></a>03916 <span class="preprocessor">#define DCO1_H                 (0x0002)       </span><span class="comment">/* DCO TAP Bit : 1 */</span>
<a name="l03917"></a>03917 <span class="preprocessor">#define DCO2_H                 (0x0004)       </span><span class="comment">/* DCO TAP Bit : 2 */</span>
<a name="l03918"></a>03918 <span class="preprocessor">#define DCO3_H                 (0x0008)       </span><span class="comment">/* DCO TAP Bit : 3 */</span>
<a name="l03919"></a>03919 <span class="preprocessor">#define DCO4_H                 (0x0010)       </span><span class="comment">/* DCO TAP Bit : 4 */</span>
<a name="l03920"></a>03920 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l03921"></a>03921 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l03922"></a>03922 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l03923"></a>03923 
<a name="l03924"></a>03924 <span class="comment">/* UCSCTL1 Control Bits */</span>
<a name="l03925"></a>03925 <span class="preprocessor">#define DISMOD                 (0x0001)       </span><span class="comment">/* Disable Modulation */</span>
<a name="l03926"></a>03926 <span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span>
<a name="l03927"></a>03927 <span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span>
<a name="l03928"></a>03928 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l03929"></a>03929 <span class="preprocessor">#define DCORSEL0               (0x0010)       </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span>
<a name="l03930"></a>03930 <span class="preprocessor">#define DCORSEL1               (0x0020)       </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span>
<a name="l03931"></a>03931 <span class="preprocessor">#define DCORSEL2               (0x0040)       </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span>
<a name="l03932"></a>03932 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l03933"></a>03933 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l03934"></a>03934 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l03935"></a>03935 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l03936"></a>03936 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l03937"></a>03937 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l03938"></a>03938 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l03939"></a>03939 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l03940"></a>03940 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l03941"></a>03941 
<a name="l03942"></a>03942 <span class="comment">/* UCSCTL1 Control Bits */</span>
<a name="l03943"></a>03943 <span class="preprocessor">#define DISMOD_L               (0x0001)       </span><span class="comment">/* Disable Modulation */</span>
<a name="l03944"></a>03944 <span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span>
<a name="l03945"></a>03945 <span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span>
<a name="l03946"></a>03946 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l03947"></a>03947 <span class="preprocessor">#define DCORSEL0_L             (0x0010)       </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span>
<a name="l03948"></a>03948 <span class="preprocessor">#define DCORSEL1_L             (0x0020)       </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span>
<a name="l03949"></a>03949 <span class="preprocessor">#define DCORSEL2_L             (0x0040)       </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span>
<a name="l03950"></a>03950 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l03951"></a>03951 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l03952"></a>03952 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l03953"></a>03953 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l03954"></a>03954 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l03955"></a>03955 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l03956"></a>03956 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l03957"></a>03957 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l03958"></a>03958 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l03959"></a>03959 
<a name="l03960"></a>03960 <span class="preprocessor">#define DCORSEL_0              (0x0000)       </span><span class="comment">/* DCO RSEL 0 */</span>
<a name="l03961"></a>03961 <span class="preprocessor">#define DCORSEL_1              (0x0010)       </span><span class="comment">/* DCO RSEL 1 */</span>
<a name="l03962"></a>03962 <span class="preprocessor">#define DCORSEL_2              (0x0020)       </span><span class="comment">/* DCO RSEL 2 */</span>
<a name="l03963"></a>03963 <span class="preprocessor">#define DCORSEL_3              (0x0030)       </span><span class="comment">/* DCO RSEL 3 */</span>
<a name="l03964"></a>03964 <span class="preprocessor">#define DCORSEL_4              (0x0040)       </span><span class="comment">/* DCO RSEL 4 */</span>
<a name="l03965"></a>03965 <span class="preprocessor">#define DCORSEL_5              (0x0050)       </span><span class="comment">/* DCO RSEL 5 */</span>
<a name="l03966"></a>03966 <span class="preprocessor">#define DCORSEL_6              (0x0060)       </span><span class="comment">/* DCO RSEL 6 */</span>
<a name="l03967"></a>03967 <span class="preprocessor">#define DCORSEL_7              (0x0070)       </span><span class="comment">/* DCO RSEL 7 */</span>
<a name="l03968"></a>03968 
<a name="l03969"></a>03969 <span class="comment">/* UCSCTL2 Control Bits */</span>
<a name="l03970"></a>03970 <span class="preprocessor">#define FLLN0                  (0x0001)       </span><span class="comment">/* FLL Multipier Bit : 0 */</span>
<a name="l03971"></a>03971 <span class="preprocessor">#define FLLN1                  (0x0002)       </span><span class="comment">/* FLL Multipier Bit : 1 */</span>
<a name="l03972"></a>03972 <span class="preprocessor">#define FLLN2                  (0x0004)       </span><span class="comment">/* FLL Multipier Bit : 2 */</span>
<a name="l03973"></a>03973 <span class="preprocessor">#define FLLN3                  (0x0008)       </span><span class="comment">/* FLL Multipier Bit : 3 */</span>
<a name="l03974"></a>03974 <span class="preprocessor">#define FLLN4                  (0x0010)       </span><span class="comment">/* FLL Multipier Bit : 4 */</span>
<a name="l03975"></a>03975 <span class="preprocessor">#define FLLN5                  (0x0020)       </span><span class="comment">/* FLL Multipier Bit : 5 */</span>
<a name="l03976"></a>03976 <span class="preprocessor">#define FLLN6                  (0x0040)       </span><span class="comment">/* FLL Multipier Bit : 6 */</span>
<a name="l03977"></a>03977 <span class="preprocessor">#define FLLN7                  (0x0080)       </span><span class="comment">/* FLL Multipier Bit : 7 */</span>
<a name="l03978"></a>03978 <span class="preprocessor">#define FLLN8                  (0x0100)       </span><span class="comment">/* FLL Multipier Bit : 8 */</span>
<a name="l03979"></a>03979 <span class="preprocessor">#define FLLN9                  (0x0200)       </span><span class="comment">/* FLL Multipier Bit : 9 */</span>
<a name="l03980"></a>03980 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l03981"></a>03981 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l03982"></a>03982 <span class="preprocessor">#define FLLD0                  (0x1000)       </span><span class="comment">/* Loop Divider Bit : 0 */</span>
<a name="l03983"></a>03983 <span class="preprocessor">#define FLLD1                  (0x2000)       </span><span class="comment">/* Loop Divider Bit : 1 */</span>
<a name="l03984"></a>03984 <span class="preprocessor">#define FLLD2                  (0x4000)       </span><span class="comment">/* Loop Divider Bit : 1 */</span>
<a name="l03985"></a>03985 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l03986"></a>03986 
<a name="l03987"></a>03987 <span class="comment">/* UCSCTL2 Control Bits */</span>
<a name="l03988"></a>03988 <span class="preprocessor">#define FLLN0_L                (0x0001)       </span><span class="comment">/* FLL Multipier Bit : 0 */</span>
<a name="l03989"></a>03989 <span class="preprocessor">#define FLLN1_L                (0x0002)       </span><span class="comment">/* FLL Multipier Bit : 1 */</span>
<a name="l03990"></a>03990 <span class="preprocessor">#define FLLN2_L                (0x0004)       </span><span class="comment">/* FLL Multipier Bit : 2 */</span>
<a name="l03991"></a>03991 <span class="preprocessor">#define FLLN3_L                (0x0008)       </span><span class="comment">/* FLL Multipier Bit : 3 */</span>
<a name="l03992"></a>03992 <span class="preprocessor">#define FLLN4_L                (0x0010)       </span><span class="comment">/* FLL Multipier Bit : 4 */</span>
<a name="l03993"></a>03993 <span class="preprocessor">#define FLLN5_L                (0x0020)       </span><span class="comment">/* FLL Multipier Bit : 5 */</span>
<a name="l03994"></a>03994 <span class="preprocessor">#define FLLN6_L                (0x0040)       </span><span class="comment">/* FLL Multipier Bit : 6 */</span>
<a name="l03995"></a>03995 <span class="preprocessor">#define FLLN7_L                (0x0080)       </span><span class="comment">/* FLL Multipier Bit : 7 */</span>
<a name="l03996"></a>03996 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l03997"></a>03997 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l03998"></a>03998 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l03999"></a>03999 
<a name="l04000"></a>04000 <span class="comment">/* UCSCTL2 Control Bits */</span>
<a name="l04001"></a>04001 <span class="preprocessor">#define FLLN8_H                (0x0001)       </span><span class="comment">/* FLL Multipier Bit : 8 */</span>
<a name="l04002"></a>04002 <span class="preprocessor">#define FLLN9_H                (0x0002)       </span><span class="comment">/* FLL Multipier Bit : 9 */</span>
<a name="l04003"></a>04003 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04004"></a>04004 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04005"></a>04005 <span class="preprocessor">#define FLLD0_H                (0x0010)       </span><span class="comment">/* Loop Divider Bit : 0 */</span>
<a name="l04006"></a>04006 <span class="preprocessor">#define FLLD1_H                (0x0020)       </span><span class="comment">/* Loop Divider Bit : 1 */</span>
<a name="l04007"></a>04007 <span class="preprocessor">#define FLLD2_H                (0x0040)       </span><span class="comment">/* Loop Divider Bit : 1 */</span>
<a name="l04008"></a>04008 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04009"></a>04009 
<a name="l04010"></a>04010 <span class="preprocessor">#define FLLD_0                 (0x0000)       </span><span class="comment">/* Multiply Selected Loop Freq. 1 */</span>
<a name="l04011"></a>04011 <span class="preprocessor">#define FLLD_1                 (0x1000)       </span><span class="comment">/* Multiply Selected Loop Freq. 2 */</span>
<a name="l04012"></a>04012 <span class="preprocessor">#define FLLD_2                 (0x2000)       </span><span class="comment">/* Multiply Selected Loop Freq. 4 */</span>
<a name="l04013"></a>04013 <span class="preprocessor">#define FLLD_3                 (0x3000)       </span><span class="comment">/* Multiply Selected Loop Freq. 8 */</span>
<a name="l04014"></a>04014 <span class="preprocessor">#define FLLD_4                 (0x4000)       </span><span class="comment">/* Multiply Selected Loop Freq. 16 */</span>
<a name="l04015"></a>04015 <span class="preprocessor">#define FLLD_5                 (0x5000)       </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span>
<a name="l04016"></a>04016 <span class="preprocessor">#define FLLD_6                 (0x6000)       </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span>
<a name="l04017"></a>04017 <span class="preprocessor">#define FLLD_7                 (0x7000)       </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span>
<a name="l04018"></a>04018 <span class="preprocessor">#define FLLD__1                (0x0000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 1 */</span>
<a name="l04019"></a>04019 <span class="preprocessor">#define FLLD__2                (0x1000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 2 */</span>
<a name="l04020"></a>04020 <span class="preprocessor">#define FLLD__4                (0x2000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 4 */</span>
<a name="l04021"></a>04021 <span class="preprocessor">#define FLLD__8                (0x3000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 8 */</span>
<a name="l04022"></a>04022 <span class="preprocessor">#define FLLD__16               (0x4000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 16 */</span>
<a name="l04023"></a>04023 <span class="preprocessor">#define FLLD__32               (0x5000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 32 */</span>
<a name="l04024"></a>04024 
<a name="l04025"></a>04025 <span class="comment">/* UCSCTL3 Control Bits */</span>
<a name="l04026"></a>04026 <span class="preprocessor">#define FLLREFDIV0             (0x0001)       </span><span class="comment">/* Reference Divider Bit : 0 */</span>
<a name="l04027"></a>04027 <span class="preprocessor">#define FLLREFDIV1             (0x0002)       </span><span class="comment">/* Reference Divider Bit : 1 */</span>
<a name="l04028"></a>04028 <span class="preprocessor">#define FLLREFDIV2             (0x0004)       </span><span class="comment">/* Reference Divider Bit : 2 */</span>
<a name="l04029"></a>04029 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04030"></a>04030 <span class="preprocessor">#define SELREF0                (0x0010)       </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span>
<a name="l04031"></a>04031 <span class="preprocessor">#define SELREF1                (0x0020)       </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span>
<a name="l04032"></a>04032 <span class="preprocessor">#define SELREF2                (0x0040)       </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span>
<a name="l04033"></a>04033 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04034"></a>04034 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l04035"></a>04035 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04036"></a>04036 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04037"></a>04037 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04038"></a>04038 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04039"></a>04039 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04040"></a>04040 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04041"></a>04041 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04042"></a>04042 
<a name="l04043"></a>04043 <span class="comment">/* UCSCTL3 Control Bits */</span>
<a name="l04044"></a>04044 <span class="preprocessor">#define FLLREFDIV0_L           (0x0001)       </span><span class="comment">/* Reference Divider Bit : 0 */</span>
<a name="l04045"></a>04045 <span class="preprocessor">#define FLLREFDIV1_L           (0x0002)       </span><span class="comment">/* Reference Divider Bit : 1 */</span>
<a name="l04046"></a>04046 <span class="preprocessor">#define FLLREFDIV2_L           (0x0004)       </span><span class="comment">/* Reference Divider Bit : 2 */</span>
<a name="l04047"></a>04047 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04048"></a>04048 <span class="preprocessor">#define SELREF0_L              (0x0010)       </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span>
<a name="l04049"></a>04049 <span class="preprocessor">#define SELREF1_L              (0x0020)       </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span>
<a name="l04050"></a>04050 <span class="preprocessor">#define SELREF2_L              (0x0040)       </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span>
<a name="l04051"></a>04051 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04052"></a>04052 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l04053"></a>04053 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04054"></a>04054 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04055"></a>04055 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04056"></a>04056 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04057"></a>04057 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04058"></a>04058 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04059"></a>04059 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04060"></a>04060 
<a name="l04061"></a>04061 <span class="preprocessor">#define FLLREFDIV_0            (0x0000)       </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span>
<a name="l04062"></a>04062 <span class="preprocessor">#define FLLREFDIV_1            (0x0001)       </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span>
<a name="l04063"></a>04063 <span class="preprocessor">#define FLLREFDIV_2            (0x0002)       </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span>
<a name="l04064"></a>04064 <span class="preprocessor">#define FLLREFDIV_3            (0x0003)       </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span>
<a name="l04065"></a>04065 <span class="preprocessor">#define FLLREFDIV_4            (0x0004)       </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span>
<a name="l04066"></a>04066 <span class="preprocessor">#define FLLREFDIV_5            (0x0005)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span>
<a name="l04067"></a>04067 <span class="preprocessor">#define FLLREFDIV_6            (0x0006)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span>
<a name="l04068"></a>04068 <span class="preprocessor">#define FLLREFDIV_7            (0x0007)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span>
<a name="l04069"></a>04069 <span class="preprocessor">#define FLLREFDIV__1           (0x0000)       </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span>
<a name="l04070"></a>04070 <span class="preprocessor">#define FLLREFDIV__2           (0x0001)       </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span>
<a name="l04071"></a>04071 <span class="preprocessor">#define FLLREFDIV__4           (0x0002)       </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span>
<a name="l04072"></a>04072 <span class="preprocessor">#define FLLREFDIV__8           (0x0003)       </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span>
<a name="l04073"></a>04073 <span class="preprocessor">#define FLLREFDIV__12          (0x0004)       </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span>
<a name="l04074"></a>04074 <span class="preprocessor">#define FLLREFDIV__16          (0x0005)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span>
<a name="l04075"></a>04075 <span class="preprocessor">#define SELREF_0               (0x0000)       </span><span class="comment">/* FLL Reference Clock Select 0 */</span>
<a name="l04076"></a>04076 <span class="preprocessor">#define SELREF_1               (0x0010)       </span><span class="comment">/* FLL Reference Clock Select 1 */</span>
<a name="l04077"></a>04077 <span class="preprocessor">#define SELREF_2               (0x0020)       </span><span class="comment">/* FLL Reference Clock Select 2 */</span>
<a name="l04078"></a>04078 <span class="preprocessor">#define SELREF_3               (0x0030)       </span><span class="comment">/* FLL Reference Clock Select 3 */</span>
<a name="l04079"></a>04079 <span class="preprocessor">#define SELREF_4               (0x0040)       </span><span class="comment">/* FLL Reference Clock Select 4 */</span>
<a name="l04080"></a>04080 <span class="preprocessor">#define SELREF_5               (0x0050)       </span><span class="comment">/* FLL Reference Clock Select 5 */</span>
<a name="l04081"></a>04081 <span class="preprocessor">#define SELREF_6               (0x0060)       </span><span class="comment">/* FLL Reference Clock Select 6 */</span>
<a name="l04082"></a>04082 <span class="preprocessor">#define SELREF_7               (0x0070)       </span><span class="comment">/* FLL Reference Clock Select 7 */</span>
<a name="l04083"></a>04083 <span class="preprocessor">#define SELREF__XT1CLK         (0x0000)       </span><span class="comment">/* Multiply Selected Loop Freq. By XT1CLK */</span>
<a name="l04084"></a>04084 <span class="preprocessor">#define SELREF__REFOCLK        (0x0020)       </span><span class="comment">/* Multiply Selected Loop Freq. By REFOCLK */</span>
<a name="l04085"></a>04085 <span class="preprocessor">#define SELREF__XT2CLK         (0x0050)       </span><span class="comment">/* Multiply Selected Loop Freq. By XT2CLK */</span>
<a name="l04086"></a>04086 
<a name="l04087"></a>04087 <span class="comment">/* UCSCTL4 Control Bits */</span>
<a name="l04088"></a>04088 <span class="preprocessor">#define SELM0                  (0x0001)       </span><span class="comment">/* MCLK Source Select Bit: 0 */</span>
<a name="l04089"></a>04089 <span class="preprocessor">#define SELM1                  (0x0002)       </span><span class="comment">/* MCLK Source Select Bit: 1 */</span>
<a name="l04090"></a>04090 <span class="preprocessor">#define SELM2                  (0x0004)       </span><span class="comment">/* MCLK Source Select Bit: 2 */</span>
<a name="l04091"></a>04091 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04092"></a>04092 <span class="preprocessor">#define SELS0                  (0x0010)       </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span>
<a name="l04093"></a>04093 <span class="preprocessor">#define SELS1                  (0x0020)       </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span>
<a name="l04094"></a>04094 <span class="preprocessor">#define SELS2                  (0x0040)       </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span>
<a name="l04095"></a>04095 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04096"></a>04096 <span class="preprocessor">#define SELA0                  (0x0100)       </span><span class="comment">/* ACLK Source Select Bit: 0 */</span>
<a name="l04097"></a>04097 <span class="preprocessor">#define SELA1                  (0x0200)       </span><span class="comment">/* ACLK Source Select Bit: 1 */</span>
<a name="l04098"></a>04098 <span class="preprocessor">#define SELA2                  (0x0400)       </span><span class="comment">/* ACLK Source Select Bit: 2 */</span>
<a name="l04099"></a>04099 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04100"></a>04100 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04101"></a>04101 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04102"></a>04102 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04103"></a>04103 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04104"></a>04104 
<a name="l04105"></a>04105 <span class="comment">/* UCSCTL4 Control Bits */</span>
<a name="l04106"></a>04106 <span class="preprocessor">#define SELM0_L                (0x0001)       </span><span class="comment">/* MCLK Source Select Bit: 0 */</span>
<a name="l04107"></a>04107 <span class="preprocessor">#define SELM1_L                (0x0002)       </span><span class="comment">/* MCLK Source Select Bit: 1 */</span>
<a name="l04108"></a>04108 <span class="preprocessor">#define SELM2_L                (0x0004)       </span><span class="comment">/* MCLK Source Select Bit: 2 */</span>
<a name="l04109"></a>04109 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04110"></a>04110 <span class="preprocessor">#define SELS0_L                (0x0010)       </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span>
<a name="l04111"></a>04111 <span class="preprocessor">#define SELS1_L                (0x0020)       </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span>
<a name="l04112"></a>04112 <span class="preprocessor">#define SELS2_L                (0x0040)       </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span>
<a name="l04113"></a>04113 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04114"></a>04114 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04115"></a>04115 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04116"></a>04116 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04117"></a>04117 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04118"></a>04118 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04119"></a>04119 
<a name="l04120"></a>04120 <span class="comment">/* UCSCTL4 Control Bits */</span>
<a name="l04121"></a>04121 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04122"></a>04122 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04123"></a>04123 <span class="preprocessor">#define SELA0_H                (0x0001)       </span><span class="comment">/* ACLK Source Select Bit: 0 */</span>
<a name="l04124"></a>04124 <span class="preprocessor">#define SELA1_H                (0x0002)       </span><span class="comment">/* ACLK Source Select Bit: 1 */</span>
<a name="l04125"></a>04125 <span class="preprocessor">#define SELA2_H                (0x0004)       </span><span class="comment">/* ACLK Source Select Bit: 2 */</span>
<a name="l04126"></a>04126 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04127"></a>04127 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04128"></a>04128 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04129"></a>04129 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04130"></a>04130 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04131"></a>04131 
<a name="l04132"></a>04132 <span class="preprocessor">#define SELM_0                 (0x0000)       </span><span class="comment">/* MCLK Source Select 0 */</span>
<a name="l04133"></a>04133 <span class="preprocessor">#define SELM_1                 (0x0001)       </span><span class="comment">/* MCLK Source Select 1 */</span>
<a name="l04134"></a>04134 <span class="preprocessor">#define SELM_2                 (0x0002)       </span><span class="comment">/* MCLK Source Select 2 */</span>
<a name="l04135"></a>04135 <span class="preprocessor">#define SELM_3                 (0x0003)       </span><span class="comment">/* MCLK Source Select 3 */</span>
<a name="l04136"></a>04136 <span class="preprocessor">#define SELM_4                 (0x0004)       </span><span class="comment">/* MCLK Source Select 4 */</span>
<a name="l04137"></a>04137 <span class="preprocessor">#define SELM_5                 (0x0005)       </span><span class="comment">/* MCLK Source Select 5 */</span>
<a name="l04138"></a>04138 <span class="preprocessor">#define SELM_6                 (0x0006)       </span><span class="comment">/* MCLK Source Select 6 */</span>
<a name="l04139"></a>04139 <span class="preprocessor">#define SELM_7                 (0x0007)       </span><span class="comment">/* MCLK Source Select 7 */</span>
<a name="l04140"></a>04140 <span class="preprocessor">#define SELM__XT1CLK           (0x0000)       </span><span class="comment">/* MCLK Source Select XT1CLK */</span>
<a name="l04141"></a>04141 <span class="preprocessor">#define SELM__VLOCLK           (0x0001)       </span><span class="comment">/* MCLK Source Select VLOCLK */</span>
<a name="l04142"></a>04142 <span class="preprocessor">#define SELM__REFOCLK          (0x0002)       </span><span class="comment">/* MCLK Source Select REFOCLK */</span>
<a name="l04143"></a>04143 <span class="preprocessor">#define SELM__DCOCLK           (0x0003)       </span><span class="comment">/* MCLK Source Select DCOCLK */</span>
<a name="l04144"></a>04144 <span class="preprocessor">#define SELM__DCOCLKDIV        (0x0004)       </span><span class="comment">/* MCLK Source Select DCOCLKDIV */</span>
<a name="l04145"></a>04145 <span class="preprocessor">#define SELM__XT2CLK           (0x0005)       </span><span class="comment">/* MCLK Source Select XT2CLK */</span>
<a name="l04146"></a>04146 
<a name="l04147"></a>04147 <span class="preprocessor">#define SELS_0                 (0x0000)       </span><span class="comment">/* SMCLK Source Select 0 */</span>
<a name="l04148"></a>04148 <span class="preprocessor">#define SELS_1                 (0x0010)       </span><span class="comment">/* SMCLK Source Select 1 */</span>
<a name="l04149"></a>04149 <span class="preprocessor">#define SELS_2                 (0x0020)       </span><span class="comment">/* SMCLK Source Select 2 */</span>
<a name="l04150"></a>04150 <span class="preprocessor">#define SELS_3                 (0x0030)       </span><span class="comment">/* SMCLK Source Select 3 */</span>
<a name="l04151"></a>04151 <span class="preprocessor">#define SELS_4                 (0x0040)       </span><span class="comment">/* SMCLK Source Select 4 */</span>
<a name="l04152"></a>04152 <span class="preprocessor">#define SELS_5                 (0x0050)       </span><span class="comment">/* SMCLK Source Select 5 */</span>
<a name="l04153"></a>04153 <span class="preprocessor">#define SELS_6                 (0x0060)       </span><span class="comment">/* SMCLK Source Select 6 */</span>
<a name="l04154"></a>04154 <span class="preprocessor">#define SELS_7                 (0x0070)       </span><span class="comment">/* SMCLK Source Select 7 */</span>
<a name="l04155"></a>04155 <span class="preprocessor">#define SELS__XT1CLK           (0x0000)       </span><span class="comment">/* SMCLK Source Select XT1CLK */</span>
<a name="l04156"></a>04156 <span class="preprocessor">#define SELS__VLOCLK           (0x0010)       </span><span class="comment">/* SMCLK Source Select VLOCLK */</span>
<a name="l04157"></a>04157 <span class="preprocessor">#define SELS__REFOCLK          (0x0020)       </span><span class="comment">/* SMCLK Source Select REFOCLK */</span>
<a name="l04158"></a>04158 <span class="preprocessor">#define SELS__DCOCLK           (0x0030)       </span><span class="comment">/* SMCLK Source Select DCOCLK */</span>
<a name="l04159"></a>04159 <span class="preprocessor">#define SELS__DCOCLKDIV        (0x0040)       </span><span class="comment">/* SMCLK Source Select DCOCLKDIV */</span>
<a name="l04160"></a>04160 <span class="preprocessor">#define SELS__XT2CLK           (0x0050)       </span><span class="comment">/* SMCLK Source Select XT2CLK */</span>
<a name="l04161"></a>04161 
<a name="l04162"></a>04162 <span class="preprocessor">#define SELA_0                 (0x0000)       </span><span class="comment">/* ACLK Source Select 0 */</span>
<a name="l04163"></a>04163 <span class="preprocessor">#define SELA_1                 (0x0100)       </span><span class="comment">/* ACLK Source Select 1 */</span>
<a name="l04164"></a>04164 <span class="preprocessor">#define SELA_2                 (0x0200)       </span><span class="comment">/* ACLK Source Select 2 */</span>
<a name="l04165"></a>04165 <span class="preprocessor">#define SELA_3                 (0x0300)       </span><span class="comment">/* ACLK Source Select 3 */</span>
<a name="l04166"></a>04166 <span class="preprocessor">#define SELA_4                 (0x0400)       </span><span class="comment">/* ACLK Source Select 4 */</span>
<a name="l04167"></a>04167 <span class="preprocessor">#define SELA_5                 (0x0500)       </span><span class="comment">/* ACLK Source Select 5 */</span>
<a name="l04168"></a>04168 <span class="preprocessor">#define SELA_6                 (0x0600)       </span><span class="comment">/* ACLK Source Select 6 */</span>
<a name="l04169"></a>04169 <span class="preprocessor">#define SELA_7                 (0x0700)       </span><span class="comment">/* ACLK Source Select 7 */</span>
<a name="l04170"></a>04170 <span class="preprocessor">#define SELA__XT1CLK           (0x0000)       </span><span class="comment">/* ACLK Source Select XT1CLK */</span>
<a name="l04171"></a>04171 <span class="preprocessor">#define SELA__VLOCLK           (0x0100)       </span><span class="comment">/* ACLK Source Select VLOCLK */</span>
<a name="l04172"></a>04172 <span class="preprocessor">#define SELA__REFOCLK          (0x0200)       </span><span class="comment">/* ACLK Source Select REFOCLK */</span>
<a name="l04173"></a>04173 <span class="preprocessor">#define SELA__DCOCLK           (0x0300)       </span><span class="comment">/* ACLK Source Select DCOCLK */</span>
<a name="l04174"></a>04174 <span class="preprocessor">#define SELA__DCOCLKDIV        (0x0400)       </span><span class="comment">/* ACLK Source Select DCOCLKDIV */</span>
<a name="l04175"></a>04175 <span class="preprocessor">#define SELA__XT2CLK           (0x0500)       </span><span class="comment">/* ACLK Source Select XT2CLK */</span>
<a name="l04176"></a>04176 
<a name="l04177"></a>04177 <span class="comment">/* UCSCTL5 Control Bits */</span>
<a name="l04178"></a>04178 <span class="preprocessor">#define DIVM0                  (0x0001)       </span><span class="comment">/* MCLK Divider Bit: 0 */</span>
<a name="l04179"></a>04179 <span class="preprocessor">#define DIVM1                  (0x0002)       </span><span class="comment">/* MCLK Divider Bit: 1 */</span>
<a name="l04180"></a>04180 <span class="preprocessor">#define DIVM2                  (0x0004)       </span><span class="comment">/* MCLK Divider Bit: 2 */</span>
<a name="l04181"></a>04181 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04182"></a>04182 <span class="preprocessor">#define DIVS0                  (0x0010)       </span><span class="comment">/* SMCLK Divider Bit: 0 */</span>
<a name="l04183"></a>04183 <span class="preprocessor">#define DIVS1                  (0x0020)       </span><span class="comment">/* SMCLK Divider Bit: 1 */</span>
<a name="l04184"></a>04184 <span class="preprocessor">#define DIVS2                  (0x0040)       </span><span class="comment">/* SMCLK Divider Bit: 2 */</span>
<a name="l04185"></a>04185 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04186"></a>04186 <span class="preprocessor">#define DIVA0                  (0x0100)       </span><span class="comment">/* ACLK Divider Bit: 0 */</span>
<a name="l04187"></a>04187 <span class="preprocessor">#define DIVA1                  (0x0200)       </span><span class="comment">/* ACLK Divider Bit: 1 */</span>
<a name="l04188"></a>04188 <span class="preprocessor">#define DIVA2                  (0x0400)       </span><span class="comment">/* ACLK Divider Bit: 2 */</span>
<a name="l04189"></a>04189 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04190"></a>04190 <span class="preprocessor">#define DIVPA0                 (0x1000)       </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span>
<a name="l04191"></a>04191 <span class="preprocessor">#define DIVPA1                 (0x2000)       </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span>
<a name="l04192"></a>04192 <span class="preprocessor">#define DIVPA2                 (0x4000)       </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span>
<a name="l04193"></a>04193 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04194"></a>04194 
<a name="l04195"></a>04195 <span class="comment">/* UCSCTL5 Control Bits */</span>
<a name="l04196"></a>04196 <span class="preprocessor">#define DIVM0_L                (0x0001)       </span><span class="comment">/* MCLK Divider Bit: 0 */</span>
<a name="l04197"></a>04197 <span class="preprocessor">#define DIVM1_L                (0x0002)       </span><span class="comment">/* MCLK Divider Bit: 1 */</span>
<a name="l04198"></a>04198 <span class="preprocessor">#define DIVM2_L                (0x0004)       </span><span class="comment">/* MCLK Divider Bit: 2 */</span>
<a name="l04199"></a>04199 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04200"></a>04200 <span class="preprocessor">#define DIVS0_L                (0x0010)       </span><span class="comment">/* SMCLK Divider Bit: 0 */</span>
<a name="l04201"></a>04201 <span class="preprocessor">#define DIVS1_L                (0x0020)       </span><span class="comment">/* SMCLK Divider Bit: 1 */</span>
<a name="l04202"></a>04202 <span class="preprocessor">#define DIVS2_L                (0x0040)       </span><span class="comment">/* SMCLK Divider Bit: 2 */</span>
<a name="l04203"></a>04203 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04204"></a>04204 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04205"></a>04205 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04206"></a>04206 
<a name="l04207"></a>04207 <span class="comment">/* UCSCTL5 Control Bits */</span>
<a name="l04208"></a>04208 <span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span>
<a name="l04209"></a>04209 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04210"></a>04210 <span class="preprocessor">#define DIVA0_H                (0x0001)       </span><span class="comment">/* ACLK Divider Bit: 0 */</span>
<a name="l04211"></a>04211 <span class="preprocessor">#define DIVA1_H                (0x0002)       </span><span class="comment">/* ACLK Divider Bit: 1 */</span>
<a name="l04212"></a>04212 <span class="preprocessor">#define DIVA2_H                (0x0004)       </span><span class="comment">/* ACLK Divider Bit: 2 */</span>
<a name="l04213"></a>04213 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04214"></a>04214 <span class="preprocessor">#define DIVPA0_H               (0x0010)       </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span>
<a name="l04215"></a>04215 <span class="preprocessor">#define DIVPA1_H               (0x0020)       </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span>
<a name="l04216"></a>04216 <span class="preprocessor">#define DIVPA2_H               (0x0040)       </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span>
<a name="l04217"></a>04217 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04218"></a>04218 
<a name="l04219"></a>04219 <span class="preprocessor">#define DIVM_0                 (0x0000)       </span><span class="comment">/* MCLK Source Divider 0 */</span>
<a name="l04220"></a>04220 <span class="preprocessor">#define DIVM_1                 (0x0001)       </span><span class="comment">/* MCLK Source Divider 1 */</span>
<a name="l04221"></a>04221 <span class="preprocessor">#define DIVM_2                 (0x0002)       </span><span class="comment">/* MCLK Source Divider 2 */</span>
<a name="l04222"></a>04222 <span class="preprocessor">#define DIVM_3                 (0x0003)       </span><span class="comment">/* MCLK Source Divider 3 */</span>
<a name="l04223"></a>04223 <span class="preprocessor">#define DIVM_4                 (0x0004)       </span><span class="comment">/* MCLK Source Divider 4 */</span>
<a name="l04224"></a>04224 <span class="preprocessor">#define DIVM_5                 (0x0005)       </span><span class="comment">/* MCLK Source Divider 5 */</span>
<a name="l04225"></a>04225 <span class="preprocessor">#define DIVM_6                 (0x0006)       </span><span class="comment">/* MCLK Source Divider 6 */</span>
<a name="l04226"></a>04226 <span class="preprocessor">#define DIVM_7                 (0x0007)       </span><span class="comment">/* MCLK Source Divider 7 */</span>
<a name="l04227"></a>04227 <span class="preprocessor">#define DIVM__1                (0x0000)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/1 */</span>
<a name="l04228"></a>04228 <span class="preprocessor">#define DIVM__2                (0x0001)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/2 */</span>
<a name="l04229"></a>04229 <span class="preprocessor">#define DIVM__4                (0x0002)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/4 */</span>
<a name="l04230"></a>04230 <span class="preprocessor">#define DIVM__8                (0x0003)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/8 */</span>
<a name="l04231"></a>04231 <span class="preprocessor">#define DIVM__16               (0x0004)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/16 */</span>
<a name="l04232"></a>04232 <span class="preprocessor">#define DIVM__32               (0x0005)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/32 */</span>
<a name="l04233"></a>04233 
<a name="l04234"></a>04234 <span class="preprocessor">#define DIVS_0                 (0x0000)       </span><span class="comment">/* SMCLK Source Divider 0 */</span>
<a name="l04235"></a>04235 <span class="preprocessor">#define DIVS_1                 (0x0010)       </span><span class="comment">/* SMCLK Source Divider 1 */</span>
<a name="l04236"></a>04236 <span class="preprocessor">#define DIVS_2                 (0x0020)       </span><span class="comment">/* SMCLK Source Divider 2 */</span>
<a name="l04237"></a>04237 <span class="preprocessor">#define DIVS_3                 (0x0030)       </span><span class="comment">/* SMCLK Source Divider 3 */</span>
<a name="l04238"></a>04238 <span class="preprocessor">#define DIVS_4                 (0x0040)       </span><span class="comment">/* SMCLK Source Divider 4 */</span>
<a name="l04239"></a>04239 <span class="preprocessor">#define DIVS_5                 (0x0050)       </span><span class="comment">/* SMCLK Source Divider 5 */</span>
<a name="l04240"></a>04240 <span class="preprocessor">#define DIVS_6                 (0x0060)       </span><span class="comment">/* SMCLK Source Divider 6 */</span>
<a name="l04241"></a>04241 <span class="preprocessor">#define DIVS_7                 (0x0070)       </span><span class="comment">/* SMCLK Source Divider 7 */</span>
<a name="l04242"></a>04242 <span class="preprocessor">#define DIVS__1                (0x0000)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/1 */</span>
<a name="l04243"></a>04243 <span class="preprocessor">#define DIVS__2                (0x0010)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/2 */</span>
<a name="l04244"></a>04244 <span class="preprocessor">#define DIVS__4                (0x0020)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/4 */</span>
<a name="l04245"></a>04245 <span class="preprocessor">#define DIVS__8                (0x0030)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/8 */</span>
<a name="l04246"></a>04246 <span class="preprocessor">#define DIVS__16               (0x0040)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/16 */</span>
<a name="l04247"></a>04247 <span class="preprocessor">#define DIVS__32               (0x0050)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/32 */</span>
<a name="l04248"></a>04248 
<a name="l04249"></a>04249 <span class="preprocessor">#define DIVA_0                 (0x0000)       </span><span class="comment">/* ACLK Source Divider 0 */</span>
<a name="l04250"></a>04250 <span class="preprocessor">#define DIVA_1                 (0x0100)       </span><span class="comment">/* ACLK Source Divider 1 */</span>
<a name="l04251"></a>04251 <span class="preprocessor">#define DIVA_2                 (0x0200)       </span><span class="comment">/* ACLK Source Divider 2 */</span>
<a name="l04252"></a>04252 <span class="preprocessor">#define DIVA_3                 (0x0300)       </span><span class="comment">/* ACLK Source Divider 3 */</span>
<a name="l04253"></a>04253 <span class="preprocessor">#define DIVA_4                 (0x0400)       </span><span class="comment">/* ACLK Source Divider 4 */</span>
<a name="l04254"></a>04254 <span class="preprocessor">#define DIVA_5                 (0x0500)       </span><span class="comment">/* ACLK Source Divider 5 */</span>
<a name="l04255"></a>04255 <span class="preprocessor">#define DIVA_6                 (0x0600)       </span><span class="comment">/* ACLK Source Divider 6 */</span>
<a name="l04256"></a>04256 <span class="preprocessor">#define DIVA_7                 (0x0700)       </span><span class="comment">/* ACLK Source Divider 7 */</span>
<a name="l04257"></a>04257 <span class="preprocessor">#define DIVA__1                (0x0000)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/1 */</span>
<a name="l04258"></a>04258 <span class="preprocessor">#define DIVA__2                (0x0100)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/2 */</span>
<a name="l04259"></a>04259 <span class="preprocessor">#define DIVA__4                (0x0200)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/4 */</span>
<a name="l04260"></a>04260 <span class="preprocessor">#define DIVA__8                (0x0300)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/8 */</span>
<a name="l04261"></a>04261 <span class="preprocessor">#define DIVA__16               (0x0400)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/16 */</span>
<a name="l04262"></a>04262 <span class="preprocessor">#define DIVA__32               (0x0500)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/32 */</span>
<a name="l04263"></a>04263 
<a name="l04264"></a>04264 <span class="preprocessor">#define DIVPA_0                (0x0000)       </span><span class="comment">/* ACLK from Pin Source Divider 0 */</span>
<a name="l04265"></a>04265 <span class="preprocessor">#define DIVPA_1                (0x1000)       </span><span class="comment">/* ACLK from Pin Source Divider 1 */</span>
<a name="l04266"></a>04266 <span class="preprocessor">#define DIVPA_2                (0x2000)       </span><span class="comment">/* ACLK from Pin Source Divider 2 */</span>
<a name="l04267"></a>04267 <span class="preprocessor">#define DIVPA_3                (0x3000)       </span><span class="comment">/* ACLK from Pin Source Divider 3 */</span>
<a name="l04268"></a>04268 <span class="preprocessor">#define DIVPA_4                (0x4000)       </span><span class="comment">/* ACLK from Pin Source Divider 4 */</span>
<a name="l04269"></a>04269 <span class="preprocessor">#define DIVPA_5                (0x5000)       </span><span class="comment">/* ACLK from Pin Source Divider 5 */</span>
<a name="l04270"></a>04270 <span class="preprocessor">#define DIVPA_6                (0x6000)       </span><span class="comment">/* ACLK from Pin Source Divider 6 */</span>
<a name="l04271"></a>04271 <span class="preprocessor">#define DIVPA_7                (0x7000)       </span><span class="comment">/* ACLK from Pin Source Divider 7 */</span>
<a name="l04272"></a>04272 <span class="preprocessor">#define DIVPA__1               (0x0000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/1 */</span>
<a name="l04273"></a>04273 <span class="preprocessor">#define DIVPA__2               (0x1000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/2 */</span>
<a name="l04274"></a>04274 <span class="preprocessor">#define DIVPA__4               (0x2000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/4 */</span>
<a name="l04275"></a>04275 <span class="preprocessor">#define DIVPA__8               (0x3000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/8 */</span>
<a name="l04276"></a>04276 <span class="preprocessor">#define DIVPA__16              (0x4000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/16 */</span>
<a name="l04277"></a>04277 <span class="preprocessor">#define DIVPA__32              (0x5000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/32 */</span>
<a name="l04278"></a>04278 
<a name="l04279"></a>04279 <span class="comment">/* UCSCTL6 Control Bits */</span>
<a name="l04280"></a>04280 <span class="preprocessor">#define XT1OFF                 (0x0001)       </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span>
<a name="l04281"></a>04281 <span class="preprocessor">#define SMCLKOFF               (0x0002)       </span><span class="comment">/* SMCLK Off */</span>
<a name="l04282"></a>04282 <span class="preprocessor">#define XCAP0                  (0x0004)       </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span>
<a name="l04283"></a>04283 <span class="preprocessor">#define XCAP1                  (0x0008)       </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span>
<a name="l04284"></a>04284 <span class="preprocessor">#define XT1BYPASS              (0x0010)       </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span>
<a name="l04285"></a>04285 <span class="preprocessor">#define XTS                    (0x0020)       </span><span class="comment">/* 1: Selects high-freq. oscillator */</span>
<a name="l04286"></a>04286 <span class="preprocessor">#define XT1DRIVE0              (0x0040)       </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span>
<a name="l04287"></a>04287 <span class="preprocessor">#define XT1DRIVE1              (0x0080)       </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span>
<a name="l04288"></a>04288 <span class="preprocessor">#define XT2OFF                 (0x0100)       </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span>
<a name="l04289"></a>04289 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04290"></a>04290 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04291"></a>04291 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04292"></a>04292 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04293"></a>04293 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04294"></a>04294 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04295"></a>04295 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04296"></a>04296 
<a name="l04297"></a>04297 <span class="comment">/* UCSCTL6 Control Bits */</span>
<a name="l04298"></a>04298 <span class="preprocessor">#define XT1OFF_L               (0x0001)       </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span>
<a name="l04299"></a>04299 <span class="preprocessor">#define SMCLKOFF_L             (0x0002)       </span><span class="comment">/* SMCLK Off */</span>
<a name="l04300"></a>04300 <span class="preprocessor">#define XCAP0_L                (0x0004)       </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span>
<a name="l04301"></a>04301 <span class="preprocessor">#define XCAP1_L                (0x0008)       </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span>
<a name="l04302"></a>04302 <span class="preprocessor">#define XT1BYPASS_L            (0x0010)       </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span>
<a name="l04303"></a>04303 <span class="preprocessor">#define XTS_L                  (0x0020)       </span><span class="comment">/* 1: Selects high-freq. oscillator */</span>
<a name="l04304"></a>04304 <span class="preprocessor">#define XT1DRIVE0_L            (0x0040)       </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span>
<a name="l04305"></a>04305 <span class="preprocessor">#define XT1DRIVE1_L            (0x0080)       </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span>
<a name="l04306"></a>04306 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04307"></a>04307 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04308"></a>04308 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04309"></a>04309 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04310"></a>04310 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04311"></a>04311 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04312"></a>04312 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04313"></a>04313 
<a name="l04314"></a>04314 <span class="comment">/* UCSCTL6 Control Bits */</span>
<a name="l04315"></a>04315 <span class="preprocessor">#define XT2OFF_H               (0x0001)       </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span>
<a name="l04316"></a>04316 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04317"></a>04317 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04318"></a>04318 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04319"></a>04319 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04320"></a>04320 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04321"></a>04321 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04322"></a>04322 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04323"></a>04323 
<a name="l04324"></a>04324 <span class="preprocessor">#define XCAP_0                 (0x0000)       </span><span class="comment">/* XIN/XOUT Cap 0 */</span>
<a name="l04325"></a>04325 <span class="preprocessor">#define XCAP_1                 (0x0004)       </span><span class="comment">/* XIN/XOUT Cap 1 */</span>
<a name="l04326"></a>04326 <span class="preprocessor">#define XCAP_2                 (0x0008)       </span><span class="comment">/* XIN/XOUT Cap 2 */</span>
<a name="l04327"></a>04327 <span class="preprocessor">#define XCAP_3                 (0x000C)       </span><span class="comment">/* XIN/XOUT Cap 3 */</span>
<a name="l04328"></a>04328 <span class="preprocessor">#define XT1DRIVE_0             (0x0000)       </span><span class="comment">/* XT1 Drive Level mode: 0 */</span>
<a name="l04329"></a>04329 <span class="preprocessor">#define XT1DRIVE_1             (0x0040)       </span><span class="comment">/* XT1 Drive Level mode: 1 */</span>
<a name="l04330"></a>04330 <span class="preprocessor">#define XT1DRIVE_2             (0x0080)       </span><span class="comment">/* XT1 Drive Level mode: 2 */</span>
<a name="l04331"></a>04331 <span class="preprocessor">#define XT1DRIVE_3             (0x00C0)       </span><span class="comment">/* XT1 Drive Level mode: 3 */</span>
<a name="l04332"></a>04332 
<a name="l04333"></a>04333 <span class="comment">/* UCSCTL7 Control Bits */</span>
<a name="l04334"></a>04334 <span class="preprocessor">#define DCOFFG                 (0x0001)       </span><span class="comment">/* DCO Fault Flag */</span>
<a name="l04335"></a>04335 <span class="preprocessor">#define XT1LFOFFG              (0x0002)       </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span>
<a name="l04336"></a>04336 <span class="preprocessor">#define XT1HFOFFG              (0x0004)       </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span>
<a name="l04337"></a>04337 <span class="preprocessor">#define XT2OFFG                (0x0008)       </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span>
<a name="l04338"></a>04338 <span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span>
<a name="l04339"></a>04339 <span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span>
<a name="l04340"></a>04340 <span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span>
<a name="l04341"></a>04341 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04342"></a>04342 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l04343"></a>04343 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04344"></a>04344 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04345"></a>04345 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04346"></a>04346 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04347"></a>04347 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04348"></a>04348 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04349"></a>04349 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04350"></a>04350 
<a name="l04351"></a>04351 <span class="comment">/* UCSCTL7 Control Bits */</span>
<a name="l04352"></a>04352 <span class="preprocessor">#define DCOFFG_L               (0x0001)       </span><span class="comment">/* DCO Fault Flag */</span>
<a name="l04353"></a>04353 <span class="preprocessor">#define XT1LFOFFG_L            (0x0002)       </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span>
<a name="l04354"></a>04354 <span class="preprocessor">#define XT1HFOFFG_L            (0x0004)       </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span>
<a name="l04355"></a>04355 <span class="preprocessor">#define XT2OFFG_L              (0x0008)       </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span>
<a name="l04356"></a>04356 <span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span>
<a name="l04357"></a>04357 <span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span>
<a name="l04358"></a>04358 <span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span>
<a name="l04359"></a>04359 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04360"></a>04360 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l04361"></a>04361 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04362"></a>04362 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04363"></a>04363 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04364"></a>04364 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04365"></a>04365 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04366"></a>04366 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04367"></a>04367 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04368"></a>04368 
<a name="l04369"></a>04369 <span class="comment">/* UCSCTL8 Control Bits */</span>
<a name="l04370"></a>04370 <span class="preprocessor">#define ACLKREQEN              (0x0001)       </span><span class="comment">/* ACLK Clock Request Enable */</span>
<a name="l04371"></a>04371 <span class="preprocessor">#define MCLKREQEN              (0x0002)       </span><span class="comment">/* MCLK Clock Request Enable */</span>
<a name="l04372"></a>04372 <span class="preprocessor">#define SMCLKREQEN             (0x0004)       </span><span class="comment">/* SMCLK Clock Request Enable */</span>
<a name="l04373"></a>04373 <span class="preprocessor">#define MODOSCREQEN            (0x0008)       </span><span class="comment">/* MODOSC Clock Request Enable */</span>
<a name="l04374"></a>04374 <span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span>
<a name="l04375"></a>04375 <span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span>
<a name="l04376"></a>04376 <span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span>
<a name="l04377"></a>04377 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04378"></a>04378 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l04379"></a>04379 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04380"></a>04380 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04381"></a>04381 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04382"></a>04382 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04383"></a>04383 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04384"></a>04384 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04385"></a>04385 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04386"></a>04386 
<a name="l04387"></a>04387 <span class="comment">/* UCSCTL8 Control Bits */</span>
<a name="l04388"></a>04388 <span class="preprocessor">#define ACLKREQEN_L            (0x0001)       </span><span class="comment">/* ACLK Clock Request Enable */</span>
<a name="l04389"></a>04389 <span class="preprocessor">#define MCLKREQEN_L            (0x0002)       </span><span class="comment">/* MCLK Clock Request Enable */</span>
<a name="l04390"></a>04390 <span class="preprocessor">#define SMCLKREQEN_L           (0x0004)       </span><span class="comment">/* SMCLK Clock Request Enable */</span>
<a name="l04391"></a>04391 <span class="preprocessor">#define MODOSCREQEN_L          (0x0008)       </span><span class="comment">/* MODOSC Clock Request Enable */</span>
<a name="l04392"></a>04392 <span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span>
<a name="l04393"></a>04393 <span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span>
<a name="l04394"></a>04394 <span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span>
<a name="l04395"></a>04395 <span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span>
<a name="l04396"></a>04396 <span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span>
<a name="l04397"></a>04397 <span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span>
<a name="l04398"></a>04398 <span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span>
<a name="l04399"></a>04399 <span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span>
<a name="l04400"></a>04400 <span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span>
<a name="l04401"></a>04401 <span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span>
<a name="l04402"></a>04402 <span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span>
<a name="l04403"></a>04403 <span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span>
<a name="l04404"></a>04404 
<a name="l04405"></a>04405 <span class="comment">/************************************************************</span>
<a name="l04406"></a>04406 <span class="comment">* USCI A0</span>
<a name="l04407"></a>04407 <span class="comment">************************************************************/</span>
<a name="l04408"></a>04408 <span class="preprocessor">#define __MSP430_HAS_USCI_A0__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l04409"></a>04409 <span class="preprocessor">#define __MSP430_BASEADDRESS_USCI_A0__ 0x05C0</span>
<a name="l04410"></a>04410 <span class="preprocessor"></span><span class="preprocessor">#define USCI_A0_BASE           __MSP430_BASEADDRESS_USCI_A0__</span>
<a name="l04411"></a>04411 <span class="preprocessor"></span>
<a name="l04412"></a>04412 SFR_16BIT(UCA0CTLW0);                         <span class="comment">/* USCI A0 Control Word Register 0 */</span>
<a name="l04413"></a>04413 SFR_8BIT(UCA0CTLW0_L);                        <span class="comment">/* USCI A0 Control Word Register 0 */</span>
<a name="l04414"></a>04414 SFR_8BIT(UCA0CTLW0_H);                        <span class="comment">/* USCI A0 Control Word Register 0 */</span>
<a name="l04415"></a>04415 <span class="preprocessor">#define UCA0CTL1               UCA0CTLW0_L    </span><span class="comment">/* USCI A0 Control Register 1 */</span>
<a name="l04416"></a>04416 <span class="preprocessor">#define UCA0CTL0               UCA0CTLW0_H    </span><span class="comment">/* USCI A0 Control Register 0 */</span>
<a name="l04417"></a>04417 SFR_16BIT(UCA0BRW);                           <span class="comment">/* USCI A0 Baud Word Rate 0 */</span>
<a name="l04418"></a>04418 SFR_8BIT(UCA0BRW_L);                          <span class="comment">/* USCI A0 Baud Word Rate 0 */</span>
<a name="l04419"></a>04419 SFR_8BIT(UCA0BRW_H);                          <span class="comment">/* USCI A0 Baud Word Rate 0 */</span>
<a name="l04420"></a>04420 <span class="preprocessor">#define UCA0BR0                UCA0BRW_L      </span><span class="comment">/* USCI A0 Baud Rate 0 */</span>
<a name="l04421"></a>04421 <span class="preprocessor">#define UCA0BR1                UCA0BRW_H      </span><span class="comment">/* USCI A0 Baud Rate 1 */</span>
<a name="l04422"></a>04422 SFR_8BIT(UCA0MCTL);                           <span class="comment">/* USCI A0 Modulation Control */</span>
<a name="l04423"></a>04423 SFR_8BIT(UCA0STAT);                           <span class="comment">/* USCI A0 Status Register */</span>
<a name="l04424"></a>04424 SFR_8BIT(UCA0RXBUF);                          <span class="comment">/* USCI A0 Receive Buffer */</span>
<a name="l04425"></a>04425 SFR_8BIT(UCA0TXBUF);                          <span class="comment">/* USCI A0 Transmit Buffer */</span>
<a name="l04426"></a>04426 SFR_8BIT(UCA0ABCTL);                          <span class="comment">/* USCI A0 LIN Control */</span>
<a name="l04427"></a>04427 SFR_16BIT(UCA0IRCTL);                         <span class="comment">/* USCI A0 IrDA Transmit Control */</span>
<a name="l04428"></a>04428 SFR_8BIT(UCA0IRCTL_L);                        <span class="comment">/* USCI A0 IrDA Transmit Control */</span>
<a name="l04429"></a>04429 SFR_8BIT(UCA0IRCTL_H);                        <span class="comment">/* USCI A0 IrDA Transmit Control */</span>
<a name="l04430"></a>04430 <span class="preprocessor">#define UCA0IRTCTL             UCA0IRCTL_L    </span><span class="comment">/* USCI A0 IrDA Transmit Control */</span>
<a name="l04431"></a>04431 <span class="preprocessor">#define UCA0IRRCTL             UCA0IRCTL_H    </span><span class="comment">/* USCI A0 IrDA Receive Control */</span>
<a name="l04432"></a>04432 SFR_16BIT(UCA0ICTL);                          <span class="comment">/* USCI A0 Interrupt Enable Register */</span>
<a name="l04433"></a>04433 SFR_8BIT(UCA0ICTL_L);                         <span class="comment">/* USCI A0 Interrupt Enable Register */</span>
<a name="l04434"></a>04434 SFR_8BIT(UCA0ICTL_H);                         <span class="comment">/* USCI A0 Interrupt Enable Register */</span>
<a name="l04435"></a>04435 <span class="preprocessor">#define UCA0IE                 UCA0ICTL_L     </span><span class="comment">/* USCI A0 Interrupt Enable Register */</span>
<a name="l04436"></a>04436 <span class="preprocessor">#define UCA0IFG                UCA0ICTL_H     </span><span class="comment">/* USCI A0 Interrupt Flags Register */</span>
<a name="l04437"></a>04437 SFR_16BIT(UCA0IV);                            <span class="comment">/* USCI A0 Interrupt Vector Register */</span>
<a name="l04438"></a>04438 
<a name="l04439"></a>04439 
<a name="l04440"></a>04440 <span class="comment">/************************************************************</span>
<a name="l04441"></a>04441 <span class="comment">* USCI B0</span>
<a name="l04442"></a>04442 <span class="comment">************************************************************/</span>
<a name="l04443"></a>04443 <span class="preprocessor">#define __MSP430_HAS_USCI_B0__                </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l04444"></a>04444 <span class="preprocessor">#define __MSP430_BASEADDRESS_USCI_B0__ 0x05E0</span>
<a name="l04445"></a>04445 <span class="preprocessor"></span><span class="preprocessor">#define USCI_B0_BASE           __MSP430_BASEADDRESS_USCI_B0__</span>
<a name="l04446"></a>04446 <span class="preprocessor"></span>
<a name="l04447"></a>04447 
<a name="l04448"></a>04448 SFR_16BIT(UCB0CTLW0);                         <span class="comment">/* USCI B0 Control Word Register 0 */</span>
<a name="l04449"></a>04449 SFR_8BIT(UCB0CTLW0_L);                        <span class="comment">/* USCI B0 Control Word Register 0 */</span>
<a name="l04450"></a>04450 SFR_8BIT(UCB0CTLW0_H);                        <span class="comment">/* USCI B0 Control Word Register 0 */</span>
<a name="l04451"></a>04451 <span class="preprocessor">#define UCB0CTL1               UCB0CTLW0_L    </span><span class="comment">/* USCI B0 Control Register 1 */</span>
<a name="l04452"></a>04452 <span class="preprocessor">#define UCB0CTL0               UCB0CTLW0_H    </span><span class="comment">/* USCI B0 Control Register 0 */</span>
<a name="l04453"></a>04453 SFR_16BIT(UCB0BRW);                           <span class="comment">/* USCI B0 Baud Word Rate 0 */</span>
<a name="l04454"></a>04454 SFR_8BIT(UCB0BRW_L);                          <span class="comment">/* USCI B0 Baud Word Rate 0 */</span>
<a name="l04455"></a>04455 SFR_8BIT(UCB0BRW_H);                          <span class="comment">/* USCI B0 Baud Word Rate 0 */</span>
<a name="l04456"></a>04456 <span class="preprocessor">#define UCB0BR0                UCB0BRW_L      </span><span class="comment">/* USCI B0 Baud Rate 0 */</span>
<a name="l04457"></a>04457 <span class="preprocessor">#define UCB0BR1                UCB0BRW_H      </span><span class="comment">/* USCI B0 Baud Rate 1 */</span>
<a name="l04458"></a>04458 SFR_8BIT(UCB0STAT);                           <span class="comment">/* USCI B0 Status Register */</span>
<a name="l04459"></a>04459 SFR_8BIT(UCB0RXBUF);                          <span class="comment">/* USCI B0 Receive Buffer */</span>
<a name="l04460"></a>04460 SFR_8BIT(UCB0TXBUF);                          <span class="comment">/* USCI B0 Transmit Buffer */</span>
<a name="l04461"></a>04461 SFR_16BIT(UCB0I2COA);                         <span class="comment">/* USCI B0 I2C Own Address */</span>
<a name="l04462"></a>04462 SFR_8BIT(UCB0I2COA_L);                        <span class="comment">/* USCI B0 I2C Own Address */</span>
<a name="l04463"></a>04463 SFR_8BIT(UCB0I2COA_H);                        <span class="comment">/* USCI B0 I2C Own Address */</span>
<a name="l04464"></a>04464 SFR_16BIT(UCB0I2CSA);                         <span class="comment">/* USCI B0 I2C Slave Address */</span>
<a name="l04465"></a>04465 SFR_8BIT(UCB0I2CSA_L);                        <span class="comment">/* USCI B0 I2C Slave Address */</span>
<a name="l04466"></a>04466 SFR_8BIT(UCB0I2CSA_H);                        <span class="comment">/* USCI B0 I2C Slave Address */</span>
<a name="l04467"></a>04467 SFR_16BIT(UCB0ICTL);                          <span class="comment">/* USCI B0 Interrupt Enable Register */</span>
<a name="l04468"></a>04468 SFR_8BIT(UCB0ICTL_L);                         <span class="comment">/* USCI B0 Interrupt Enable Register */</span>
<a name="l04469"></a>04469 SFR_8BIT(UCB0ICTL_H);                         <span class="comment">/* USCI B0 Interrupt Enable Register */</span>
<a name="l04470"></a>04470 <span class="preprocessor">#define UCB0IE                 UCB0ICTL_L     </span><span class="comment">/* USCI B0 Interrupt Enable Register */</span>
<a name="l04471"></a>04471 <span class="preprocessor">#define UCB0IFG                UCB0ICTL_H     </span><span class="comment">/* USCI B0 Interrupt Flags Register */</span>
<a name="l04472"></a>04472 SFR_16BIT(UCB0IV);                            <span class="comment">/* USCI B0 Interrupt Vector Register */</span>
<a name="l04473"></a>04473 
<a name="l04474"></a>04474 <span class="comment">// UCAxCTL0 UART-Mode Control Bits</span>
<a name="l04475"></a>04475 <span class="preprocessor">#define UCPEN                  (0x80)         </span><span class="comment">/* Async. Mode: Parity enable */</span>
<a name="l04476"></a>04476 <span class="preprocessor">#define UCPAR                  (0x40)         </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span>
<a name="l04477"></a>04477 <span class="preprocessor">#define UCMSB                  (0x20)         </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span>
<a name="l04478"></a>04478 <span class="preprocessor">#define UC7BIT                 (0x10)         </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span>
<a name="l04479"></a>04479 <span class="preprocessor">#define UCSPB                  (0x08)         </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span>
<a name="l04480"></a>04480 <span class="preprocessor">#define UCMODE1                (0x04)         </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span>
<a name="l04481"></a>04481 <span class="preprocessor">#define UCMODE0                (0x02)         </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span>
<a name="l04482"></a>04482 <span class="preprocessor">#define UCSYNC                 (0x01)         </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span>
<a name="l04483"></a>04483 
<a name="l04484"></a>04484 <span class="comment">// UCxxCTL0 SPI-Mode Control Bits</span>
<a name="l04485"></a>04485 <span class="preprocessor">#define UCCKPH                 (0x80)         </span><span class="comment">/* Sync. Mode: Clock Phase */</span>
<a name="l04486"></a>04486 <span class="preprocessor">#define UCCKPL                 (0x40)         </span><span class="comment">/* Sync. Mode: Clock Polarity */</span>
<a name="l04487"></a>04487 <span class="preprocessor">#define UCMST                  (0x08)         </span><span class="comment">/* Sync. Mode: Master Select */</span>
<a name="l04488"></a>04488 
<a name="l04489"></a>04489 <span class="comment">// UCBxCTL0 I2C-Mode Control Bits</span>
<a name="l04490"></a>04490 <span class="preprocessor">#define UCA10                  (0x80)         </span><span class="comment">/* 10-bit Address Mode */</span>
<a name="l04491"></a>04491 <span class="preprocessor">#define UCSLA10                (0x40)         </span><span class="comment">/* 10-bit Slave Address Mode */</span>
<a name="l04492"></a>04492 <span class="preprocessor">#define UCMM                   (0x20)         </span><span class="comment">/* Multi-Master Environment */</span>
<a name="l04493"></a>04493 <span class="comment">//#define res               (0x10)    /* reserved */</span>
<a name="l04494"></a>04494 <span class="preprocessor">#define UCMODE_0               (0x00)         </span><span class="comment">/* Sync. Mode: USCI Mode: 0 */</span>
<a name="l04495"></a>04495 <span class="preprocessor">#define UCMODE_1               (0x02)         </span><span class="comment">/* Sync. Mode: USCI Mode: 1 */</span>
<a name="l04496"></a>04496 <span class="preprocessor">#define UCMODE_2               (0x04)         </span><span class="comment">/* Sync. Mode: USCI Mode: 2 */</span>
<a name="l04497"></a>04497 <span class="preprocessor">#define UCMODE_3               (0x06)         </span><span class="comment">/* Sync. Mode: USCI Mode: 3 */</span>
<a name="l04498"></a>04498 
<a name="l04499"></a>04499 <span class="comment">// UCAxCTL1 UART-Mode Control Bits</span>
<a name="l04500"></a>04500 <span class="preprocessor">#define UCSSEL1                (0x80)         </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span>
<a name="l04501"></a>04501 <span class="preprocessor">#define UCSSEL0                (0x40)         </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span>
<a name="l04502"></a>04502 <span class="preprocessor">#define UCRXEIE                (0x20)         </span><span class="comment">/* RX Error interrupt enable */</span>
<a name="l04503"></a>04503 <span class="preprocessor">#define UCBRKIE                (0x10)         </span><span class="comment">/* Break interrupt enable */</span>
<a name="l04504"></a>04504 <span class="preprocessor">#define UCDORM                 (0x08)         </span><span class="comment">/* Dormant (Sleep) Mode */</span>
<a name="l04505"></a>04505 <span class="preprocessor">#define UCTXADDR               (0x04)         </span><span class="comment">/* Send next Data as Address */</span>
<a name="l04506"></a>04506 <span class="preprocessor">#define UCTXBRK                (0x02)         </span><span class="comment">/* Send next Data as Break */</span>
<a name="l04507"></a>04507 <span class="preprocessor">#define UCSWRST                (0x01)         </span><span class="comment">/* USCI Software Reset */</span>
<a name="l04508"></a>04508 
<a name="l04509"></a>04509 <span class="comment">// UCxxCTL1 SPI-Mode Control Bits</span>
<a name="l04510"></a>04510 <span class="comment">//#define res               (0x20)    /* reserved */</span>
<a name="l04511"></a>04511 <span class="comment">//#define res               (0x10)    /* reserved */</span>
<a name="l04512"></a>04512 <span class="comment">//#define res               (0x08)    /* reserved */</span>
<a name="l04513"></a>04513 <span class="comment">//#define res               (0x04)    /* reserved */</span>
<a name="l04514"></a>04514 <span class="comment">//#define res               (0x02)    /* reserved */</span>
<a name="l04515"></a>04515 
<a name="l04516"></a>04516 <span class="comment">// UCBxCTL1 I2C-Mode Control Bits</span>
<a name="l04517"></a>04517 <span class="comment">//#define res               (0x20)    /* reserved */</span>
<a name="l04518"></a>04518 <span class="preprocessor">#define UCTR                   (0x10)         </span><span class="comment">/* Transmit/Receive Select/Flag */</span>
<a name="l04519"></a>04519 <span class="preprocessor">#define UCTXNACK               (0x08)         </span><span class="comment">/* Transmit NACK */</span>
<a name="l04520"></a>04520 <span class="preprocessor">#define UCTXSTP                (0x04)         </span><span class="comment">/* Transmit STOP */</span>
<a name="l04521"></a>04521 <span class="preprocessor">#define UCTXSTT                (0x02)         </span><span class="comment">/* Transmit START */</span>
<a name="l04522"></a>04522 <span class="preprocessor">#define UCSSEL_0               (0x00)         </span><span class="comment">/* USCI 0 Clock Source: 0 */</span>
<a name="l04523"></a>04523 <span class="preprocessor">#define UCSSEL_1               (0x40)         </span><span class="comment">/* USCI 0 Clock Source: 1 */</span>
<a name="l04524"></a>04524 <span class="preprocessor">#define UCSSEL_2               (0x80)         </span><span class="comment">/* USCI 0 Clock Source: 2 */</span>
<a name="l04525"></a>04525 <span class="preprocessor">#define UCSSEL_3               (0xC0)         </span><span class="comment">/* USCI 0 Clock Source: 3 */</span>
<a name="l04526"></a>04526 <span class="preprocessor">#define UCSSEL__UCLK           (0x00)         </span><span class="comment">/* USCI 0 Clock Source: UCLK */</span>
<a name="l04527"></a>04527 <span class="preprocessor">#define UCSSEL__ACLK           (0x40)         </span><span class="comment">/* USCI 0 Clock Source: ACLK */</span>
<a name="l04528"></a>04528 <span class="preprocessor">#define UCSSEL__SMCLK          (0x80)         </span><span class="comment">/* USCI 0 Clock Source: SMCLK */</span>
<a name="l04529"></a>04529 
<a name="l04530"></a>04530 <span class="comment">/* UCAxMCTL Control Bits */</span>
<a name="l04531"></a>04531 <span class="preprocessor">#define UCBRF3                 (0x80)         </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span>
<a name="l04532"></a>04532 <span class="preprocessor">#define UCBRF2                 (0x40)         </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span>
<a name="l04533"></a>04533 <span class="preprocessor">#define UCBRF1                 (0x20)         </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span>
<a name="l04534"></a>04534 <span class="preprocessor">#define UCBRF0                 (0x10)         </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span>
<a name="l04535"></a>04535 <span class="preprocessor">#define UCBRS2                 (0x08)         </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span>
<a name="l04536"></a>04536 <span class="preprocessor">#define UCBRS1                 (0x04)         </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span>
<a name="l04537"></a>04537 <span class="preprocessor">#define UCBRS0                 (0x02)         </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span>
<a name="l04538"></a>04538 <span class="preprocessor">#define UCOS16                 (0x01)         </span><span class="comment">/* USCI 16-times Oversampling enable */</span>
<a name="l04539"></a>04539 
<a name="l04540"></a>04540 <span class="preprocessor">#define UCBRF_0                (0x00)         </span><span class="comment">/* USCI First Stage Modulation: 0 */</span>
<a name="l04541"></a>04541 <span class="preprocessor">#define UCBRF_1                (0x10)         </span><span class="comment">/* USCI First Stage Modulation: 1 */</span>
<a name="l04542"></a>04542 <span class="preprocessor">#define UCBRF_2                (0x20)         </span><span class="comment">/* USCI First Stage Modulation: 2 */</span>
<a name="l04543"></a>04543 <span class="preprocessor">#define UCBRF_3                (0x30)         </span><span class="comment">/* USCI First Stage Modulation: 3 */</span>
<a name="l04544"></a>04544 <span class="preprocessor">#define UCBRF_4                (0x40)         </span><span class="comment">/* USCI First Stage Modulation: 4 */</span>
<a name="l04545"></a>04545 <span class="preprocessor">#define UCBRF_5                (0x50)         </span><span class="comment">/* USCI First Stage Modulation: 5 */</span>
<a name="l04546"></a>04546 <span class="preprocessor">#define UCBRF_6                (0x60)         </span><span class="comment">/* USCI First Stage Modulation: 6 */</span>
<a name="l04547"></a>04547 <span class="preprocessor">#define UCBRF_7                (0x70)         </span><span class="comment">/* USCI First Stage Modulation: 7 */</span>
<a name="l04548"></a>04548 <span class="preprocessor">#define UCBRF_8                (0x80)         </span><span class="comment">/* USCI First Stage Modulation: 8 */</span>
<a name="l04549"></a>04549 <span class="preprocessor">#define UCBRF_9                (0x90)         </span><span class="comment">/* USCI First Stage Modulation: 9 */</span>
<a name="l04550"></a>04550 <span class="preprocessor">#define UCBRF_10               (0xA0)         </span><span class="comment">/* USCI First Stage Modulation: A */</span>
<a name="l04551"></a>04551 <span class="preprocessor">#define UCBRF_11               (0xB0)         </span><span class="comment">/* USCI First Stage Modulation: B */</span>
<a name="l04552"></a>04552 <span class="preprocessor">#define UCBRF_12               (0xC0)         </span><span class="comment">/* USCI First Stage Modulation: C */</span>
<a name="l04553"></a>04553 <span class="preprocessor">#define UCBRF_13               (0xD0)         </span><span class="comment">/* USCI First Stage Modulation: D */</span>
<a name="l04554"></a>04554 <span class="preprocessor">#define UCBRF_14               (0xE0)         </span><span class="comment">/* USCI First Stage Modulation: E */</span>
<a name="l04555"></a>04555 <span class="preprocessor">#define UCBRF_15               (0xF0)         </span><span class="comment">/* USCI First Stage Modulation: F */</span>
<a name="l04556"></a>04556 
<a name="l04557"></a>04557 <span class="preprocessor">#define UCBRS_0                (0x00)         </span><span class="comment">/* USCI Second Stage Modulation: 0 */</span>
<a name="l04558"></a>04558 <span class="preprocessor">#define UCBRS_1                (0x02)         </span><span class="comment">/* USCI Second Stage Modulation: 1 */</span>
<a name="l04559"></a>04559 <span class="preprocessor">#define UCBRS_2                (0x04)         </span><span class="comment">/* USCI Second Stage Modulation: 2 */</span>
<a name="l04560"></a>04560 <span class="preprocessor">#define UCBRS_3                (0x06)         </span><span class="comment">/* USCI Second Stage Modulation: 3 */</span>
<a name="l04561"></a>04561 <span class="preprocessor">#define UCBRS_4                (0x08)         </span><span class="comment">/* USCI Second Stage Modulation: 4 */</span>
<a name="l04562"></a>04562 <span class="preprocessor">#define UCBRS_5                (0x0A)         </span><span class="comment">/* USCI Second Stage Modulation: 5 */</span>
<a name="l04563"></a>04563 <span class="preprocessor">#define UCBRS_6                (0x0C)         </span><span class="comment">/* USCI Second Stage Modulation: 6 */</span>
<a name="l04564"></a>04564 <span class="preprocessor">#define UCBRS_7                (0x0E)         </span><span class="comment">/* USCI Second Stage Modulation: 7 */</span>
<a name="l04565"></a>04565 
<a name="l04566"></a>04566 <span class="comment">/* UCAxSTAT Control Bits */</span>
<a name="l04567"></a>04567 <span class="preprocessor">#define UCLISTEN               (0x80)         </span><span class="comment">/* USCI Listen mode */</span>
<a name="l04568"></a>04568 <span class="preprocessor">#define UCFE                   (0x40)         </span><span class="comment">/* USCI Frame Error Flag */</span>
<a name="l04569"></a>04569 <span class="preprocessor">#define UCOE                   (0x20)         </span><span class="comment">/* USCI Overrun Error Flag */</span>
<a name="l04570"></a>04570 <span class="preprocessor">#define UCPE                   (0x10)         </span><span class="comment">/* USCI Parity Error Flag */</span>
<a name="l04571"></a>04571 <span class="preprocessor">#define UCBRK                  (0x08)         </span><span class="comment">/* USCI Break received */</span>
<a name="l04572"></a>04572 <span class="preprocessor">#define UCRXERR                (0x04)         </span><span class="comment">/* USCI RX Error Flag */</span>
<a name="l04573"></a>04573 <span class="preprocessor">#define UCADDR                 (0x02)         </span><span class="comment">/* USCI Address received Flag */</span>
<a name="l04574"></a>04574 <span class="preprocessor">#define UCBUSY                 (0x01)         </span><span class="comment">/* USCI Busy Flag */</span>
<a name="l04575"></a>04575 <span class="preprocessor">#define UCIDLE                 (0x02)         </span><span class="comment">/* USCI Idle line detected Flag */</span>
<a name="l04576"></a>04576 
<a name="l04577"></a>04577 <span class="comment">/* UCBxSTAT Control Bits */</span>
<a name="l04578"></a>04578 <span class="preprocessor">#define UCSCLLOW               (0x40)         </span><span class="comment">/* SCL low */</span>
<a name="l04579"></a>04579 <span class="preprocessor">#define UCGC                   (0x20)         </span><span class="comment">/* General Call address received Flag */</span>
<a name="l04580"></a>04580 <span class="preprocessor">#define UCBBUSY                (0x10)         </span><span class="comment">/* Bus Busy Flag */</span>
<a name="l04581"></a>04581 
<a name="l04582"></a>04582 <span class="comment">/* UCAxIRTCTL Control Bits */</span>
<a name="l04583"></a>04583 <span class="preprocessor">#define UCIRTXPL5              (0x80)         </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span>
<a name="l04584"></a>04584 <span class="preprocessor">#define UCIRTXPL4              (0x40)         </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span>
<a name="l04585"></a>04585 <span class="preprocessor">#define UCIRTXPL3              (0x20)         </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span>
<a name="l04586"></a>04586 <span class="preprocessor">#define UCIRTXPL2              (0x10)         </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span>
<a name="l04587"></a>04587 <span class="preprocessor">#define UCIRTXPL1              (0x08)         </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span>
<a name="l04588"></a>04588 <span class="preprocessor">#define UCIRTXPL0              (0x04)         </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span>
<a name="l04589"></a>04589 <span class="preprocessor">#define UCIRTXCLK              (0x02)         </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span>
<a name="l04590"></a>04590 <span class="preprocessor">#define UCIREN                 (0x01)         </span><span class="comment">/* IRDA Encoder/Decoder enable */</span>
<a name="l04591"></a>04591 
<a name="l04592"></a>04592 <span class="comment">/* UCAxIRRCTL Control Bits */</span>
<a name="l04593"></a>04593 <span class="preprocessor">#define UCIRRXFL5              (0x80)         </span><span class="comment">/* IRDA Receive Filter Length 5 */</span>
<a name="l04594"></a>04594 <span class="preprocessor">#define UCIRRXFL4              (0x40)         </span><span class="comment">/* IRDA Receive Filter Length 4 */</span>
<a name="l04595"></a>04595 <span class="preprocessor">#define UCIRRXFL3              (0x20)         </span><span class="comment">/* IRDA Receive Filter Length 3 */</span>
<a name="l04596"></a>04596 <span class="preprocessor">#define UCIRRXFL2              (0x10)         </span><span class="comment">/* IRDA Receive Filter Length 2 */</span>
<a name="l04597"></a>04597 <span class="preprocessor">#define UCIRRXFL1              (0x08)         </span><span class="comment">/* IRDA Receive Filter Length 1 */</span>
<a name="l04598"></a>04598 <span class="preprocessor">#define UCIRRXFL0              (0x04)         </span><span class="comment">/* IRDA Receive Filter Length 0 */</span>
<a name="l04599"></a>04599 <span class="preprocessor">#define UCIRRXPL               (0x02)         </span><span class="comment">/* IRDA Receive Input Polarity */</span>
<a name="l04600"></a>04600 <span class="preprocessor">#define UCIRRXFE               (0x01)         </span><span class="comment">/* IRDA Receive Filter enable */</span>
<a name="l04601"></a>04601 
<a name="l04602"></a>04602 <span class="comment">/* UCAxABCTL Control Bits */</span>
<a name="l04603"></a>04603 <span class="comment">//#define res               (0x80)    /* reserved */</span>
<a name="l04604"></a>04604 <span class="comment">//#define res               (0x40)    /* reserved */</span>
<a name="l04605"></a>04605 <span class="preprocessor">#define UCDELIM1               (0x20)         </span><span class="comment">/* Break Sync Delimiter 1 */</span>
<a name="l04606"></a>04606 <span class="preprocessor">#define UCDELIM0               (0x10)         </span><span class="comment">/* Break Sync Delimiter 0 */</span>
<a name="l04607"></a>04607 <span class="preprocessor">#define UCSTOE                 (0x08)         </span><span class="comment">/* Sync-Field Timeout error */</span>
<a name="l04608"></a>04608 <span class="preprocessor">#define UCBTOE                 (0x04)         </span><span class="comment">/* Break Timeout error */</span>
<a name="l04609"></a>04609 <span class="comment">//#define res               (0x02)    /* reserved */</span>
<a name="l04610"></a>04610 <span class="preprocessor">#define UCABDEN                (0x01)         </span><span class="comment">/* Auto Baud Rate detect enable */</span>
<a name="l04611"></a>04611 
<a name="l04612"></a>04612 <span class="comment">/* UCBxI2COA Control Bits */</span>
<a name="l04613"></a>04613 <span class="preprocessor">#define UCGCEN                 (0x8000)       </span><span class="comment">/* I2C General Call enable */</span>
<a name="l04614"></a>04614 <span class="preprocessor">#define UCOA9                  (0x0200)       </span><span class="comment">/* I2C Own Address 9 */</span>
<a name="l04615"></a>04615 <span class="preprocessor">#define UCOA8                  (0x0100)       </span><span class="comment">/* I2C Own Address 8 */</span>
<a name="l04616"></a>04616 <span class="preprocessor">#define UCOA7                  (0x0080)       </span><span class="comment">/* I2C Own Address 7 */</span>
<a name="l04617"></a>04617 <span class="preprocessor">#define UCOA6                  (0x0040)       </span><span class="comment">/* I2C Own Address 6 */</span>
<a name="l04618"></a>04618 <span class="preprocessor">#define UCOA5                  (0x0020)       </span><span class="comment">/* I2C Own Address 5 */</span>
<a name="l04619"></a>04619 <span class="preprocessor">#define UCOA4                  (0x0010)       </span><span class="comment">/* I2C Own Address 4 */</span>
<a name="l04620"></a>04620 <span class="preprocessor">#define UCOA3                  (0x0008)       </span><span class="comment">/* I2C Own Address 3 */</span>
<a name="l04621"></a>04621 <span class="preprocessor">#define UCOA2                  (0x0004)       </span><span class="comment">/* I2C Own Address 2 */</span>
<a name="l04622"></a>04622 <span class="preprocessor">#define UCOA1                  (0x0002)       </span><span class="comment">/* I2C Own Address 1 */</span>
<a name="l04623"></a>04623 <span class="preprocessor">#define UCOA0                  (0x0001)       </span><span class="comment">/* I2C Own Address 0 */</span>
<a name="l04624"></a>04624 
<a name="l04625"></a>04625 <span class="comment">/* UCBxI2COA Control Bits */</span>
<a name="l04626"></a>04626 <span class="preprocessor">#define UCOA7_L                (0x0080)       </span><span class="comment">/* I2C Own Address 7 */</span>
<a name="l04627"></a>04627 <span class="preprocessor">#define UCOA6_L                (0x0040)       </span><span class="comment">/* I2C Own Address 6 */</span>
<a name="l04628"></a>04628 <span class="preprocessor">#define UCOA5_L                (0x0020)       </span><span class="comment">/* I2C Own Address 5 */</span>
<a name="l04629"></a>04629 <span class="preprocessor">#define UCOA4_L                (0x0010)       </span><span class="comment">/* I2C Own Address 4 */</span>
<a name="l04630"></a>04630 <span class="preprocessor">#define UCOA3_L                (0x0008)       </span><span class="comment">/* I2C Own Address 3 */</span>
<a name="l04631"></a>04631 <span class="preprocessor">#define UCOA2_L                (0x0004)       </span><span class="comment">/* I2C Own Address 2 */</span>
<a name="l04632"></a>04632 <span class="preprocessor">#define UCOA1_L                (0x0002)       </span><span class="comment">/* I2C Own Address 1 */</span>
<a name="l04633"></a>04633 <span class="preprocessor">#define UCOA0_L                (0x0001)       </span><span class="comment">/* I2C Own Address 0 */</span>
<a name="l04634"></a>04634 
<a name="l04635"></a>04635 <span class="comment">/* UCBxI2COA Control Bits */</span>
<a name="l04636"></a>04636 <span class="preprocessor">#define UCGCEN_H               (0x0080)       </span><span class="comment">/* I2C General Call enable */</span>
<a name="l04637"></a>04637 <span class="preprocessor">#define UCOA9_H                (0x0002)       </span><span class="comment">/* I2C Own Address 9 */</span>
<a name="l04638"></a>04638 <span class="preprocessor">#define UCOA8_H                (0x0001)       </span><span class="comment">/* I2C Own Address 8 */</span>
<a name="l04639"></a>04639 
<a name="l04640"></a>04640 <span class="comment">/* UCBxI2CSA Control Bits */</span>
<a name="l04641"></a>04641 <span class="preprocessor">#define UCSA9                  (0x0200)       </span><span class="comment">/* I2C Slave Address 9 */</span>
<a name="l04642"></a>04642 <span class="preprocessor">#define UCSA8                  (0x0100)       </span><span class="comment">/* I2C Slave Address 8 */</span>
<a name="l04643"></a>04643 <span class="preprocessor">#define UCSA7                  (0x0080)       </span><span class="comment">/* I2C Slave Address 7 */</span>
<a name="l04644"></a>04644 <span class="preprocessor">#define UCSA6                  (0x0040)       </span><span class="comment">/* I2C Slave Address 6 */</span>
<a name="l04645"></a>04645 <span class="preprocessor">#define UCSA5                  (0x0020)       </span><span class="comment">/* I2C Slave Address 5 */</span>
<a name="l04646"></a>04646 <span class="preprocessor">#define UCSA4                  (0x0010)       </span><span class="comment">/* I2C Slave Address 4 */</span>
<a name="l04647"></a>04647 <span class="preprocessor">#define UCSA3                  (0x0008)       </span><span class="comment">/* I2C Slave Address 3 */</span>
<a name="l04648"></a>04648 <span class="preprocessor">#define UCSA2                  (0x0004)       </span><span class="comment">/* I2C Slave Address 2 */</span>
<a name="l04649"></a>04649 <span class="preprocessor">#define UCSA1                  (0x0002)       </span><span class="comment">/* I2C Slave Address 1 */</span>
<a name="l04650"></a>04650 <span class="preprocessor">#define UCSA0                  (0x0001)       </span><span class="comment">/* I2C Slave Address 0 */</span>
<a name="l04651"></a>04651 
<a name="l04652"></a>04652 <span class="comment">/* UCBxI2CSA Control Bits */</span>
<a name="l04653"></a>04653 <span class="preprocessor">#define UCSA7_L                (0x0080)       </span><span class="comment">/* I2C Slave Address 7 */</span>
<a name="l04654"></a>04654 <span class="preprocessor">#define UCSA6_L                (0x0040)       </span><span class="comment">/* I2C Slave Address 6 */</span>
<a name="l04655"></a>04655 <span class="preprocessor">#define UCSA5_L                (0x0020)       </span><span class="comment">/* I2C Slave Address 5 */</span>
<a name="l04656"></a>04656 <span class="preprocessor">#define UCSA4_L                (0x0010)       </span><span class="comment">/* I2C Slave Address 4 */</span>
<a name="l04657"></a>04657 <span class="preprocessor">#define UCSA3_L                (0x0008)       </span><span class="comment">/* I2C Slave Address 3 */</span>
<a name="l04658"></a>04658 <span class="preprocessor">#define UCSA2_L                (0x0004)       </span><span class="comment">/* I2C Slave Address 2 */</span>
<a name="l04659"></a>04659 <span class="preprocessor">#define UCSA1_L                (0x0002)       </span><span class="comment">/* I2C Slave Address 1 */</span>
<a name="l04660"></a>04660 <span class="preprocessor">#define UCSA0_L                (0x0001)       </span><span class="comment">/* I2C Slave Address 0 */</span>
<a name="l04661"></a>04661 
<a name="l04662"></a>04662 <span class="comment">/* UCBxI2CSA Control Bits */</span>
<a name="l04663"></a>04663 <span class="preprocessor">#define UCSA9_H                (0x0002)       </span><span class="comment">/* I2C Slave Address 9 */</span>
<a name="l04664"></a>04664 <span class="preprocessor">#define UCSA8_H                (0x0001)       </span><span class="comment">/* I2C Slave Address 8 */</span>
<a name="l04665"></a>04665 
<a name="l04666"></a>04666 <span class="comment">/* UCAxIE Control Bits */</span>
<a name="l04667"></a>04667 <span class="preprocessor">#define UCTXIE                 (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Enable */</span>
<a name="l04668"></a>04668 <span class="preprocessor">#define UCRXIE                 (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Enable */</span>
<a name="l04669"></a>04669 
<a name="l04670"></a>04670 <span class="comment">/* UCBxIE Control Bits */</span>
<a name="l04671"></a>04671 <span class="preprocessor">#define UCNACKIE               (0x0020)       </span><span class="comment">/* NACK Condition interrupt enable */</span>
<a name="l04672"></a>04672 <span class="preprocessor">#define UCALIE                 (0x0010)       </span><span class="comment">/* Arbitration Lost interrupt enable */</span>
<a name="l04673"></a>04673 <span class="preprocessor">#define UCSTPIE                (0x0008)       </span><span class="comment">/* STOP Condition interrupt enable */</span>
<a name="l04674"></a>04674 <span class="preprocessor">#define UCSTTIE                (0x0004)       </span><span class="comment">/* START Condition interrupt enable */</span>
<a name="l04675"></a>04675 <span class="preprocessor">#define UCTXIE                 (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Enable */</span>
<a name="l04676"></a>04676 <span class="preprocessor">#define UCRXIE                 (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Enable */</span>
<a name="l04677"></a>04677 
<a name="l04678"></a>04678 <span class="comment">/* UCAxIFG Control Bits */</span>
<a name="l04679"></a>04679 <span class="preprocessor">#define UCTXIFG                (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Flag */</span>
<a name="l04680"></a>04680 <span class="preprocessor">#define UCRXIFG                (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Flag */</span>
<a name="l04681"></a>04681 
<a name="l04682"></a>04682 <span class="comment">/* UCBxIFG Control Bits */</span>
<a name="l04683"></a>04683 <span class="preprocessor">#define UCNACKIFG              (0x0020)       </span><span class="comment">/* NAK Condition interrupt Flag */</span>
<a name="l04684"></a>04684 <span class="preprocessor">#define UCALIFG                (0x0010)       </span><span class="comment">/* Arbitration Lost interrupt Flag */</span>
<a name="l04685"></a>04685 <span class="preprocessor">#define UCSTPIFG               (0x0008)       </span><span class="comment">/* STOP Condition interrupt Flag */</span>
<a name="l04686"></a>04686 <span class="preprocessor">#define UCSTTIFG               (0x0004)       </span><span class="comment">/* START Condition interrupt Flag */</span>
<a name="l04687"></a>04687 <span class="preprocessor">#define UCTXIFG                (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Flag */</span>
<a name="l04688"></a>04688 <span class="preprocessor">#define UCRXIFG                (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Flag */</span>
<a name="l04689"></a>04689 
<a name="l04690"></a>04690 <span class="comment">/* USCI Definitions */</span>
<a name="l04691"></a>04691 <span class="preprocessor">#define USCI_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span>
<a name="l04692"></a>04692 <span class="preprocessor">#define USCI_UCRXIFG           (0x0002)       </span><span class="comment">/* USCI UCRXIFG */</span>
<a name="l04693"></a>04693 <span class="preprocessor">#define USCI_UCTXIFG           (0x0004)       </span><span class="comment">/* USCI UCTXIFG */</span>
<a name="l04694"></a>04694 <span class="preprocessor">#define USCI_I2C_UCALIFG       (0x0002)       </span><span class="comment">/* USCI I2C Mode: UCALIFG */</span>
<a name="l04695"></a>04695 <span class="preprocessor">#define USCI_I2C_UCNACKIFG     (0x0004)       </span><span class="comment">/* USCI I2C Mode: UCNACKIFG */</span>
<a name="l04696"></a>04696 <span class="preprocessor">#define USCI_I2C_UCSTTIFG      (0x0006)       </span><span class="comment">/* USCI I2C Mode: UCSTTIFG*/</span>
<a name="l04697"></a>04697 <span class="preprocessor">#define USCI_I2C_UCSTPIFG      (0x0008)       </span><span class="comment">/* USCI I2C Mode: UCSTPIFG*/</span>
<a name="l04698"></a>04698 <span class="preprocessor">#define USCI_I2C_UCRXIFG       (0x000A)       </span><span class="comment">/* USCI I2C Mode: UCRXIFG */</span>
<a name="l04699"></a>04699 <span class="preprocessor">#define USCI_I2C_UCTXIFG       (0x000C)       </span><span class="comment">/* USCI I2C Mode: UCTXIFG */</span>
<a name="l04700"></a>04700 
<a name="l04701"></a>04701 <span class="comment">/************************************************************</span>
<a name="l04702"></a>04702 <span class="comment">* WATCHDOG TIMER A</span>
<a name="l04703"></a>04703 <span class="comment">************************************************************/</span>
<a name="l04704"></a>04704 <span class="preprocessor">#define __MSP430_HAS_WDT_A__                  </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l04705"></a>04705 <span class="preprocessor">#define __MSP430_BASEADDRESS_WDT_A__ 0x0150</span>
<a name="l04706"></a>04706 <span class="preprocessor"></span><span class="preprocessor">#define WDT_A_BASE             __MSP430_BASEADDRESS_WDT_A__</span>
<a name="l04707"></a>04707 <span class="preprocessor"></span>
<a name="l04708"></a>04708 SFR_16BIT(WDTCTL);                            <span class="comment">/* Watchdog Timer Control */</span>
<a name="l04709"></a>04709 SFR_8BIT(WDTCTL_L);                           <span class="comment">/* Watchdog Timer Control */</span>
<a name="l04710"></a>04710 SFR_8BIT(WDTCTL_H);                           <span class="comment">/* Watchdog Timer Control */</span>
<a name="l04711"></a>04711 <span class="comment">/* The bit names have been prefixed with &quot;WDT&quot; */</span>
<a name="l04712"></a>04712 <span class="comment">/* WDTCTL Control Bits */</span>
<a name="l04713"></a>04713 <span class="preprocessor">#define WDTIS0                 (0x0001)       </span><span class="comment">/* WDT - Timer Interval Select 0 */</span>
<a name="l04714"></a>04714 <span class="preprocessor">#define WDTIS1                 (0x0002)       </span><span class="comment">/* WDT - Timer Interval Select 1 */</span>
<a name="l04715"></a>04715 <span class="preprocessor">#define WDTIS2                 (0x0004)       </span><span class="comment">/* WDT - Timer Interval Select 2 */</span>
<a name="l04716"></a>04716 <span class="preprocessor">#define WDTCNTCL               (0x0008)       </span><span class="comment">/* WDT - Timer Clear */</span>
<a name="l04717"></a>04717 <span class="preprocessor">#define WDTTMSEL               (0x0010)       </span><span class="comment">/* WDT - Timer Mode Select */</span>
<a name="l04718"></a>04718 <span class="preprocessor">#define WDTSSEL0               (0x0020)       </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span>
<a name="l04719"></a>04719 <span class="preprocessor">#define WDTSSEL1               (0x0040)       </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span>
<a name="l04720"></a>04720 <span class="preprocessor">#define WDTHOLD                (0x0080)       </span><span class="comment">/* WDT - Timer hold */</span>
<a name="l04721"></a>04721 
<a name="l04722"></a>04722 <span class="comment">/* WDTCTL Control Bits */</span>
<a name="l04723"></a>04723 <span class="preprocessor">#define WDTIS0_L               (0x0001)       </span><span class="comment">/* WDT - Timer Interval Select 0 */</span>
<a name="l04724"></a>04724 <span class="preprocessor">#define WDTIS1_L               (0x0002)       </span><span class="comment">/* WDT - Timer Interval Select 1 */</span>
<a name="l04725"></a>04725 <span class="preprocessor">#define WDTIS2_L               (0x0004)       </span><span class="comment">/* WDT - Timer Interval Select 2 */</span>
<a name="l04726"></a>04726 <span class="preprocessor">#define WDTCNTCL_L             (0x0008)       </span><span class="comment">/* WDT - Timer Clear */</span>
<a name="l04727"></a>04727 <span class="preprocessor">#define WDTTMSEL_L             (0x0010)       </span><span class="comment">/* WDT - Timer Mode Select */</span>
<a name="l04728"></a>04728 <span class="preprocessor">#define WDTSSEL0_L             (0x0020)       </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span>
<a name="l04729"></a>04729 <span class="preprocessor">#define WDTSSEL1_L             (0x0040)       </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span>
<a name="l04730"></a>04730 <span class="preprocessor">#define WDTHOLD_L              (0x0080)       </span><span class="comment">/* WDT - Timer hold */</span>
<a name="l04731"></a>04731 
<a name="l04732"></a>04732 <span class="preprocessor">#define WDTPW                  (0x5A00)</span>
<a name="l04733"></a>04733 <span class="preprocessor"></span>
<a name="l04734"></a>04734 <span class="preprocessor">#define WDTIS_0                (0*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span>
<a name="l04735"></a>04735 <span class="preprocessor">#define WDTIS_1                (1*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span>
<a name="l04736"></a>04736 <span class="preprocessor">#define WDTIS_2                (2*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span>
<a name="l04737"></a>04737 <span class="preprocessor">#define WDTIS_3                (3*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span>
<a name="l04738"></a>04738 <span class="preprocessor">#define WDTIS_4                (4*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span>
<a name="l04739"></a>04739 <span class="preprocessor">#define WDTIS_5                (5*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span>
<a name="l04740"></a>04740 <span class="preprocessor">#define WDTIS_6                (6*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span>
<a name="l04741"></a>04741 <span class="preprocessor">#define WDTIS_7                (7*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span>
<a name="l04742"></a>04742 <span class="preprocessor">#define WDTIS__2G              (0*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span>
<a name="l04743"></a>04743 <span class="preprocessor">#define WDTIS__128M            (1*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span>
<a name="l04744"></a>04744 <span class="preprocessor">#define WDTIS__8192K           (2*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span>
<a name="l04745"></a>04745 <span class="preprocessor">#define WDTIS__512K            (3*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span>
<a name="l04746"></a>04746 <span class="preprocessor">#define WDTIS__32K             (4*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span>
<a name="l04747"></a>04747 <span class="preprocessor">#define WDTIS__8192            (5*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span>
<a name="l04748"></a>04748 <span class="preprocessor">#define WDTIS__512             (6*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span>
<a name="l04749"></a>04749 <span class="preprocessor">#define WDTIS__64              (7*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span>
<a name="l04750"></a>04750 
<a name="l04751"></a>04751 <span class="preprocessor">#define WDTSSEL_0              (0*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span>
<a name="l04752"></a>04752 <span class="preprocessor">#define WDTSSEL_1              (1*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span>
<a name="l04753"></a>04753 <span class="preprocessor">#define WDTSSEL_2              (2*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span>
<a name="l04754"></a>04754 <span class="preprocessor">#define WDTSSEL_3              (3*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: reserved */</span>
<a name="l04755"></a>04755 <span class="preprocessor">#define WDTSSEL__SMCLK         (0*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span>
<a name="l04756"></a>04756 <span class="preprocessor">#define WDTSSEL__ACLK          (1*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span>
<a name="l04757"></a>04757 <span class="preprocessor">#define WDTSSEL__VLO           (2*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span>
<a name="l04758"></a>04758 
<a name="l04759"></a>04759 <span class="comment">/* WDT-interval times [1ms] coded with Bits 0-2 */</span>
<a name="l04760"></a>04760 <span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span>
<a name="l04761"></a>04761 <span class="preprocessor">#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2)                         </span><span class="comment">/* 32ms interval (default) */</span>
<a name="l04762"></a>04762 <span class="preprocessor">#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS0)                  </span><span class="comment">/* 8ms     &quot; */</span>
<a name="l04763"></a>04763 <span class="preprocessor">#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1)                  </span><span class="comment">/* 0.5ms   &quot; */</span>
<a name="l04764"></a>04764 <span class="preprocessor">#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 0.064ms &quot; */</span>
<a name="l04765"></a>04765 <span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span>
<a name="l04766"></a>04766 <span class="preprocessor">#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0)                </span><span class="comment">/* 1000ms  &quot; */</span>
<a name="l04767"></a>04767 <span class="preprocessor">#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS0)         </span><span class="comment">/* 250ms   &quot; */</span>
<a name="l04768"></a>04768 <span class="preprocessor">#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1)         </span><span class="comment">/* 16ms    &quot; */</span>
<a name="l04769"></a>04769 <span class="preprocessor">#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1+WDTIS0)  </span><span class="comment">/* 1.9ms   &quot; */</span>
<a name="l04770"></a>04770 <span class="comment">/* Watchdog mode -&gt; reset after expired time */</span>
<a name="l04771"></a>04771 <span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span>
<a name="l04772"></a>04772 <span class="preprocessor">#define WDT_MRST_32         (WDTPW+WDTCNTCL+WDTIS2)                                  </span><span class="comment">/* 32ms interval (default) */</span>
<a name="l04773"></a>04773 <span class="preprocessor">#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS2+WDTIS0)                           </span><span class="comment">/* 8ms     &quot; */</span>
<a name="l04774"></a>04774 <span class="preprocessor">#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS2+WDTIS1)                           </span><span class="comment">/* 0.5ms   &quot; */</span>
<a name="l04775"></a>04775 <span class="preprocessor">#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)                    </span><span class="comment">/* 0.064ms &quot; */</span>
<a name="l04776"></a>04776 <span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span>
<a name="l04777"></a>04777 <span class="preprocessor">#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2)                         </span><span class="comment">/* 1000ms  &quot; */</span>
<a name="l04778"></a>04778 <span class="preprocessor">#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS0)                  </span><span class="comment">/* 250ms   &quot; */</span>
<a name="l04779"></a>04779 <span class="preprocessor">#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1)                  </span><span class="comment">/* 16ms    &quot; */</span>
<a name="l04780"></a>04780 <span class="preprocessor">#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 1.9ms   &quot; */</span>
<a name="l04781"></a>04781 
<a name="l04782"></a>04782 
<a name="l04783"></a>04783 <span class="comment">/************************************************************</span>
<a name="l04784"></a>04784 <span class="comment">* TLV Descriptors</span>
<a name="l04785"></a>04785 <span class="comment">************************************************************/</span>
<a name="l04786"></a>04786 <span class="preprocessor">#define __MSP430_HAS_TLV__                    </span><span class="comment">/* Definition to show that Module is available */</span>
<a name="l04787"></a>04787 <span class="preprocessor">#define TLV_BASE               __MSP430_BASEADDRESS_TLV__</span>
<a name="l04788"></a>04788 <span class="preprocessor"></span>
<a name="l04789"></a>04789 <span class="preprocessor">#define TLV_CRC_LENGTH         (0x1A01)       </span><span class="comment">/* CRC length of the TLV structure */</span>
<a name="l04790"></a>04790 <span class="preprocessor">#define TLV_CRC_VALUE          (0x1A02)       </span><span class="comment">/* CRC value of the TLV structure */</span>
<a name="l04791"></a>04791 <span class="preprocessor">#define TLV_START              (0x1A08)       </span><span class="comment">/* Start Address of the TLV structure */</span>
<a name="l04792"></a>04792 <span class="preprocessor">#define TLV_END                (0x1AFF)       </span><span class="comment">/* End Address of the TLV structure */</span>
<a name="l04793"></a>04793 
<a name="l04794"></a>04794 <span class="preprocessor">#define TLV_LDTAG              (0x01)         </span><span class="comment">/*  Legacy descriptor (1xx, 2xx, 4xx families) */</span>
<a name="l04795"></a>04795 <span class="preprocessor">#define TLV_PDTAG              (0x02)         </span><span class="comment">/*  Peripheral discovery descriptor */</span>
<a name="l04796"></a>04796 <span class="preprocessor">#define TLV_Reserved3          (0x03)         </span><span class="comment">/*  Future usage */</span>
<a name="l04797"></a>04797 <span class="preprocessor">#define TLV_Reserved4          (0x04)         </span><span class="comment">/*  Future usage */</span>
<a name="l04798"></a>04798 <span class="preprocessor">#define TLV_BLANK              (0x05)         </span><span class="comment">/*  Blank descriptor */</span>
<a name="l04799"></a>04799 <span class="preprocessor">#define TLV_Reserved6          (0x06)         </span><span class="comment">/*  Future usage */</span>
<a name="l04800"></a>04800 <span class="preprocessor">#define TLV_Reserved7          (0x07)         </span><span class="comment">/*  Serial Number */</span>
<a name="l04801"></a>04801 <span class="preprocessor">#define TLV_DIERECORD          (0x08)         </span><span class="comment">/*  Die Record  */</span>
<a name="l04802"></a>04802 <span class="preprocessor">#define TLV_ADCCAL             (0x11)         </span><span class="comment">/*  ADC12 calibration */</span>
<a name="l04803"></a>04803 <span class="preprocessor">#define TLV_ADC12CAL           (0x11)         </span><span class="comment">/*  ADC12 calibration */</span>
<a name="l04804"></a>04804 <span class="preprocessor">#define TLV_ADC10CAL           (0x13)         </span><span class="comment">/*  ADC10 calibration */</span>
<a name="l04805"></a>04805 <span class="preprocessor">#define TLV_REFCAL             (0x12)         </span><span class="comment">/*  REF calibration */</span>
<a name="l04806"></a>04806 <span class="preprocessor">#define TLV_TAGEXT             (0xFE)         </span><span class="comment">/*  Tag extender */</span>
<a name="l04807"></a>04807 <span class="preprocessor">#define TLV_TAGEND             (0xFF)         //  Tag End of Table</span>
<a name="l04808"></a>04808 <span class="preprocessor"></span>
<a name="l04809"></a>04809 <span class="comment">/************************************************************</span>
<a name="l04810"></a>04810 <span class="comment">* Interrupt Vectors (offset from 0xFF80)</span>
<a name="l04811"></a>04811 <span class="comment">************************************************************/</span>
<a name="l04812"></a>04812 
<a name="l04813"></a>04813 <span class="preprocessor">#pragma diag_suppress 1107</span>
<a name="l04814"></a>04814 <span class="preprocessor"></span><span class="preprocessor">#define VECTOR_NAME(name)             name##_ptr</span>
<a name="l04815"></a>04815 <span class="preprocessor"></span><span class="preprocessor">#define EMIT_PRAGMA(x)                _Pragma(#x)</span>
<a name="l04816"></a>04816 <span class="preprocessor"></span><span class="preprocessor">#define CREATE_VECTOR(name)           void * const VECTOR_NAME(name) = (void *)(long)&amp;name</span>
<a name="l04817"></a>04817 <span class="preprocessor"></span><span class="preprocessor">#define PLACE_VECTOR(vector,section)  EMIT_PRAGMA(DATA_SECTION(vector,section))</span>
<a name="l04818"></a>04818 <span class="preprocessor"></span><span class="preprocessor">#define PLACE_INTERRUPT(func)         EMIT_PRAGMA(CODE_SECTION(func,&quot;.text:_isr&quot;))</span>
<a name="l04819"></a>04819 <span class="preprocessor"></span><span class="preprocessor">#define ISR_VECTOR(func,offset)       CREATE_VECTOR(func); \</span>
<a name="l04820"></a>04820 <span class="preprocessor">                                      PLACE_VECTOR(VECTOR_NAME(func), offset) \</span>
<a name="l04821"></a>04821 <span class="preprocessor">                                      PLACE_INTERRUPT(func)</span>
<a name="l04822"></a>04822 <span class="preprocessor"></span>
<a name="l04823"></a>04823 
<a name="l04824"></a>04824 <span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04825"></a>04825 <span class="preprocessor">#define AES_VECTOR              &quot;.int45&quot;                     </span><span class="comment">/* 0xFFDA AES */</span>
<a name="l04826"></a>04826 <span class="preprocessor">#else</span>
<a name="l04827"></a>04827 <span class="preprocessor"></span><span class="preprocessor">#define AES_VECTOR              (45 * 1u)                    </span><span class="comment">/* 0xFFDA AES */</span>
<a name="l04828"></a>04828 <span class="preprocessor">#endif</span>
<a name="l04829"></a>04829 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04830"></a>04830 <span class="preprocessor">#define RTC_VECTOR              &quot;.int46&quot;                     </span><span class="comment">/* 0xFFDC RTC */</span>
<a name="l04831"></a>04831 <span class="preprocessor">#else</span>
<a name="l04832"></a>04832 <span class="preprocessor"></span><span class="preprocessor">#define RTC_VECTOR              (46 * 1u)                    </span><span class="comment">/* 0xFFDC RTC */</span>
<a name="l04833"></a>04833 <span class="preprocessor">#endif</span>
<a name="l04834"></a>04834 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04835"></a>04835 <span class="preprocessor">#define LCD_B_VECTOR            &quot;.int47&quot;                     </span><span class="comment">/* 0xFFDE LCD B */</span>
<a name="l04836"></a>04836 <span class="preprocessor">#else</span>
<a name="l04837"></a>04837 <span class="preprocessor"></span><span class="preprocessor">#define LCD_B_VECTOR            (47 * 1u)                    </span><span class="comment">/* 0xFFDE LCD B */</span>
<a name="l04838"></a>04838 <span class="preprocessor">#endif</span>
<a name="l04839"></a>04839 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04840"></a>04840 <span class="preprocessor">#define PORT2_VECTOR            &quot;.int48&quot;                     </span><span class="comment">/* 0xFFE0 Port 2 */</span>
<a name="l04841"></a>04841 <span class="preprocessor">#else</span>
<a name="l04842"></a>04842 <span class="preprocessor"></span><span class="preprocessor">#define PORT2_VECTOR            (48 * 1u)                    </span><span class="comment">/* 0xFFE0 Port 2 */</span>
<a name="l04843"></a>04843 <span class="preprocessor">#endif</span>
<a name="l04844"></a>04844 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04845"></a>04845 <span class="preprocessor">#define PORT1_VECTOR            &quot;.int49&quot;                     </span><span class="comment">/* 0xFFE2 Port 1 */</span>
<a name="l04846"></a>04846 <span class="preprocessor">#else</span>
<a name="l04847"></a>04847 <span class="preprocessor"></span><span class="preprocessor">#define PORT1_VECTOR            (49 * 1u)                    </span><span class="comment">/* 0xFFE2 Port 1 */</span>
<a name="l04848"></a>04848 <span class="preprocessor">#endif</span>
<a name="l04849"></a>04849 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04850"></a>04850 <span class="preprocessor">#define TIMER1_A1_VECTOR        &quot;.int50&quot;                     </span><span class="comment">/* 0xFFE4 Timer1_A3 CC1-2, TA1 */</span>
<a name="l04851"></a>04851 <span class="preprocessor">#else</span>
<a name="l04852"></a>04852 <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_A1_VECTOR        (50 * 1u)                    </span><span class="comment">/* 0xFFE4 Timer1_A3 CC1-2, TA1 */</span>
<a name="l04853"></a>04853 <span class="preprocessor">#endif</span>
<a name="l04854"></a>04854 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04855"></a>04855 <span class="preprocessor">#define TIMER1_A0_VECTOR        &quot;.int51&quot;                     </span><span class="comment">/* 0xFFE6 Timer1_A3 CC0 */</span>
<a name="l04856"></a>04856 <span class="preprocessor">#else</span>
<a name="l04857"></a>04857 <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_A0_VECTOR        (51 * 1u)                    </span><span class="comment">/* 0xFFE6 Timer1_A3 CC0 */</span>
<a name="l04858"></a>04858 <span class="preprocessor">#endif</span>
<a name="l04859"></a>04859 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04860"></a>04860 <span class="preprocessor">#define DMA_VECTOR              &quot;.int52&quot;                     </span><span class="comment">/* 0xFFE8 DMA */</span>
<a name="l04861"></a>04861 <span class="preprocessor">#else</span>
<a name="l04862"></a>04862 <span class="preprocessor"></span><span class="preprocessor">#define DMA_VECTOR              (52 * 1u)                    </span><span class="comment">/* 0xFFE8 DMA */</span>
<a name="l04863"></a>04863 <span class="preprocessor">#endif</span>
<a name="l04864"></a>04864 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04865"></a>04865 <span class="preprocessor">#define CC1101_VECTOR           &quot;.int53&quot;                     </span><span class="comment">/* 0xFFEA CC1101 Radio Interface */</span>
<a name="l04866"></a>04866 <span class="preprocessor">#else</span>
<a name="l04867"></a>04867 <span class="preprocessor"></span><span class="preprocessor">#define CC1101_VECTOR           (53 * 1u)                    </span><span class="comment">/* 0xFFEA CC1101 Radio Interface */</span>
<a name="l04868"></a>04868 <span class="preprocessor">#endif</span>
<a name="l04869"></a>04869 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04870"></a>04870 <span class="preprocessor">#define TIMER0_A1_VECTOR        &quot;.int54&quot;                     </span><span class="comment">/* 0xFFEC Timer0_A5 CC1-4, TA */</span>
<a name="l04871"></a>04871 <span class="preprocessor">#else</span>
<a name="l04872"></a>04872 <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_A1_VECTOR        (54 * 1u)                    </span><span class="comment">/* 0xFFEC Timer0_A5 CC1-4, TA */</span>
<a name="l04873"></a>04873 <span class="preprocessor">#endif</span>
<a name="l04874"></a>04874 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04875"></a>04875 <span class="preprocessor">#define TIMER0_A0_VECTOR        &quot;.int55&quot;                     </span><span class="comment">/* 0xFFEE Timer0_A5 CC0 */</span>
<a name="l04876"></a>04876 <span class="preprocessor">#else</span>
<a name="l04877"></a>04877 <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_A0_VECTOR        (55 * 1u)                    </span><span class="comment">/* 0xFFEE Timer0_A5 CC0 */</span>
<a name="l04878"></a>04878 <span class="preprocessor">#endif</span>
<a name="l04879"></a>04879 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04880"></a>04880 <span class="preprocessor">#define ADC12_VECTOR            &quot;.int56&quot;                     </span><span class="comment">/* 0xFFF0 ADC */</span>
<a name="l04881"></a>04881 <span class="preprocessor">#else</span>
<a name="l04882"></a>04882 <span class="preprocessor"></span><span class="preprocessor">#define ADC12_VECTOR            (56 * 1u)                    </span><span class="comment">/* 0xFFF0 ADC */</span>
<a name="l04883"></a>04883 <span class="preprocessor">#endif</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04885"></a>04885 <span class="preprocessor">#define USCI_B0_VECTOR          &quot;.int57&quot;                     </span><span class="comment">/* 0xFFF2 USCI B0 Receive/Transmit */</span>
<a name="l04886"></a>04886 <span class="preprocessor">#else</span>
<a name="l04887"></a>04887 <span class="preprocessor"></span><span class="preprocessor">#define USCI_B0_VECTOR          (57 * 1u)                    </span><span class="comment">/* 0xFFF2 USCI B0 Receive/Transmit */</span>
<a name="l04888"></a>04888 <span class="preprocessor">#endif</span>
<a name="l04889"></a>04889 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04890"></a>04890 <span class="preprocessor">#define USCI_A0_VECTOR          &quot;.int58&quot;                     </span><span class="comment">/* 0xFFF4 USCI A0 Receive/Transmit */</span>
<a name="l04891"></a>04891 <span class="preprocessor">#else</span>
<a name="l04892"></a>04892 <span class="preprocessor"></span><span class="preprocessor">#define USCI_A0_VECTOR          (58 * 1u)                    </span><span class="comment">/* 0xFFF4 USCI A0 Receive/Transmit */</span>
<a name="l04893"></a>04893 <span class="preprocessor">#endif</span>
<a name="l04894"></a>04894 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04895"></a>04895 <span class="preprocessor">#define WDT_VECTOR              &quot;.int59&quot;                     </span><span class="comment">/* 0xFFF6 Watchdog Timer */</span>
<a name="l04896"></a>04896 <span class="preprocessor">#else</span>
<a name="l04897"></a>04897 <span class="preprocessor"></span><span class="preprocessor">#define WDT_VECTOR              (59 * 1u)                    </span><span class="comment">/* 0xFFF6 Watchdog Timer */</span>
<a name="l04898"></a>04898 <span class="preprocessor">#endif</span>
<a name="l04899"></a>04899 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04900"></a>04900 <span class="preprocessor">#define COMP_B_VECTOR           &quot;.int60&quot;                     </span><span class="comment">/* 0xFFF8 Comparator B */</span>
<a name="l04901"></a>04901 <span class="preprocessor">#else</span>
<a name="l04902"></a>04902 <span class="preprocessor"></span><span class="preprocessor">#define COMP_B_VECTOR           (60 * 1u)                    </span><span class="comment">/* 0xFFF8 Comparator B */</span>
<a name="l04903"></a>04903 <span class="preprocessor">#endif</span>
<a name="l04904"></a>04904 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04905"></a>04905 <span class="preprocessor">#define UNMI_VECTOR             &quot;.int61&quot;                     </span><span class="comment">/* 0xFFFA User Non-maskable */</span>
<a name="l04906"></a>04906 <span class="preprocessor">#else</span>
<a name="l04907"></a>04907 <span class="preprocessor"></span><span class="preprocessor">#define UNMI_VECTOR             (61 * 1u)                    </span><span class="comment">/* 0xFFFA User Non-maskable */</span>
<a name="l04908"></a>04908 <span class="preprocessor">#endif</span>
<a name="l04909"></a>04909 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04910"></a>04910 <span class="preprocessor">#define SYSNMI_VECTOR           &quot;.int62&quot;                     </span><span class="comment">/* 0xFFFC System Non-maskable */</span>
<a name="l04911"></a>04911 <span class="preprocessor">#else</span>
<a name="l04912"></a>04912 <span class="preprocessor"></span><span class="preprocessor">#define SYSNMI_VECTOR           (62 * 1u)                    </span><span class="comment">/* 0xFFFC System Non-maskable */</span>
<a name="l04913"></a>04913 <span class="preprocessor">#endif</span>
<a name="l04914"></a>04914 <span class="preprocessor"></span><span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span>
<a name="l04915"></a>04915 <span class="preprocessor">#define RESET_VECTOR            &quot;.reset&quot;                     </span><span class="comment">/* 0xFFFE Reset [Highest Priority] */</span>
<a name="l04916"></a>04916 <span class="preprocessor">#else</span>
<a name="l04917"></a>04917 <span class="preprocessor"></span><span class="preprocessor">#define RESET_VECTOR            (63 * 1u)                    </span><span class="comment">/* 0xFFFE Reset [Highest Priority] */</span>
<a name="l04918"></a>04918 <span class="preprocessor">#endif</span>
<a name="l04919"></a>04919 <span class="preprocessor"></span>
<a name="l04920"></a>04920 <span class="comment">/************************************************************</span>
<a name="l04921"></a>04921 <span class="comment">* End of Modules</span>
<a name="l04922"></a>04922 <span class="comment">************************************************************/</span>
<a name="l04923"></a>04923 
<a name="l04924"></a>04924 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l04925"></a>04925 <span class="preprocessor"></span>}
<a name="l04926"></a>04926 <span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span>
<a name="l04927"></a>04927 
<a name="l04928"></a>04928 <span class="preprocessor">#endif </span><span class="comment">/* #ifndef __cc430x613x */</span>
<a name="l04929"></a>04929 
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><b>cc430f6137.h</b>      </li>

    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
