

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Tue Dec 17 18:40:41 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  702880|  1920361|  702880|  1920361|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   784|   784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  2352|  2352|         3|          -|          -|   784|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 436
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / (!tmp_50)
	436  / (tmp_50)
434 --> 
	435  / true
435 --> 
	433  / true
436 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V_data_V), !map !119"   --->   Operation 437 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_data_V_keep_V), !map !123"   --->   Operation 438 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_data_V_strb_V), !map !127"   --->   Operation 439 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !131"   --->   Operation 440 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !135"   --->   Operation 441 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !139"   --->   Operation 442 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !143"   --->   Operation 443 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V_data_V), !map !147"   --->   Operation 444 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_data_V_keep_V), !map !151"   --->   Operation 445 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_data_V_strb_V), !map !155"   --->   Operation 446 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !159"   --->   Operation 447 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !163"   --->   Operation 448 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !167"   --->   Operation 449 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !171"   --->   Operation 450 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !175"   --->   Operation 451 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 452 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%MemBank_A = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 453 'alloca' 'MemBank_A' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 454 'alloca' 'MemBank_B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%MemBank_Out = alloca [784 x i16], align 16" [mnist_AXI_Stream.cpp:34]   --->   Operation 455 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V_data_V, i4* %input_data_V_keep_V, i4* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:28]   --->   Operation 456 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V_data_V, i4* %output_data_V_keep_V, i4* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:29]   --->   Operation 457 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str36, i32 1, i32 1, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25) nounwind" [mnist_AXI_Stream.cpp:30]   --->   Operation 458 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:43]   --->   Operation 459 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.42>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 460 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -240" [mnist_AXI_Stream.cpp:43]   --->   Operation 461 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 462 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [mnist_AXI_Stream.cpp:43]   --->   Operation 463 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [mnist_AXI_Stream.cpp:43]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%empty_30 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %input_data_V_data_V, i4* %input_data_V_keep_V, i4* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:44]   --->   Operation 465 'read' 'empty_30' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_30, 0" [mnist_AXI_Stream.cpp:44]   --->   Operation 466 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_data_V to i16" [mnist_AXI_Stream.cpp:45]   --->   Operation 467 'trunc' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [mnist_AXI_Stream.cpp:45]   --->   Operation 468 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%MemBank_A_addr = getelementptr inbounds [14400 x i16]* %MemBank_A, i64 0, i64 %tmp_s" [mnist_AXI_Stream.cpp:45]   --->   Operation 469 'getelementptr' 'MemBank_A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (3.25ns)   --->   "store i16 %tmp, i16* %MemBank_A_addr, align 2" [mnist_AXI_Stream.cpp:45]   --->   Operation 470 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:43]   --->   Operation 471 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 472 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:48]   --->   Operation 472 'call' <Predicate = (exitcond)> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 473 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:48]   --->   Operation 473 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 474 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:52]   --->   Operation 474 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 475 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:52]   --->   Operation 475 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 476 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:57]   --->   Operation 476 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 477 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:57]   --->   Operation 477 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 478 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:62]   --->   Operation 478 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 479 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:62]   --->   Operation 479 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.42>
ST_10 : Operation 480 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:66]   --->   Operation 480 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 481 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:66]   --->   Operation 481 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 482 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:70]   --->   Operation 482 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 483 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [144 x i16]* @SeparableConv2D_1_w_1)" [mnist_AXI_Stream.cpp:70]   --->   Operation 483 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 484 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:75]   --->   Operation 484 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 485 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:75]   --->   Operation 485 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.76>
ST_16 : Operation 486 [2/2] (1.76ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:80]   --->   Operation 486 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 487 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:80]   --->   Operation 487 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.42>
ST_18 : Operation 488 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:84]   --->   Operation 488 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 489 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:84]   --->   Operation 489 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 490 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:88]   --->   Operation 490 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 491 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [72 x i16]* @SeparableConv2D_2_w_1)" [mnist_AXI_Stream.cpp:88]   --->   Operation 491 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 492 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:93]   --->   Operation 492 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 493 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:93]   --->   Operation 493 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.76>
ST_24 : Operation 494 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:98]   --->   Operation 494 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 495 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:98]   --->   Operation 495 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.42>
ST_26 : Operation 496 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:102]   --->   Operation 496 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 497 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:102]   --->   Operation 497 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.76>
ST_28 : Operation 498 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:106]   --->   Operation 498 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 499 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [72 x i16]* @SeparableConv2D_3_w_1)" [mnist_AXI_Stream.cpp:106]   --->   Operation 499 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 500 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:111]   --->   Operation 500 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 501 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:111]   --->   Operation 501 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.76>
ST_32 : Operation 502 [2/2] (1.76ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:116]   --->   Operation 502 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 503 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:116]   --->   Operation 503 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.42>
ST_34 : Operation 504 [2/2] (7.42ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:120]   --->   Operation 504 'call' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 505 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:120]   --->   Operation 505 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 1.76>
ST_36 : Operation 506 [2/2] (1.76ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:124]   --->   Operation 506 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 507 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [144 x i16]* @SeparableConv2D_4_w_1)" [mnist_AXI_Stream.cpp:124]   --->   Operation 507 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 508 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:129]   --->   Operation 508 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 509 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:129]   --->   Operation 509 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 510 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 0" [mnist_AXI_Stream.cpp:136]   --->   Operation 510 'getelementptr' 'MemBank_B_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 511 [2/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 511 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_40 : Operation 512 [1/1] (0.00ns)   --->   "%MemBank_B_addr_1 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 1" [mnist_AXI_Stream.cpp:136]   --->   Operation 512 'getelementptr' 'MemBank_B_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 513 [2/2] (3.25ns)   --->   "%MemBank_B_load_1 = load i16* %MemBank_B_addr_1, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 513 'load' 'MemBank_B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 41 <SV = 40> <Delay = 6.50>
ST_41 : Operation 514 [1/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 514 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 515 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 0" [mnist_AXI_Stream.cpp:136]   --->   Operation 515 'getelementptr' 'MemBank_Out_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 516 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 517 [1/2] (3.25ns)   --->   "%MemBank_B_load_1 = load i16* %MemBank_B_addr_1, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 517 'load' 'MemBank_B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 518 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_11 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 1" [mnist_AXI_Stream.cpp:136]   --->   Operation 518 'getelementptr' 'MemBank_Out_addr_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 519 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_1, i16* %MemBank_Out_addr_11, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 519 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%MemBank_B_addr_2 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 520 'getelementptr' 'MemBank_B_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 521 [2/2] (3.25ns)   --->   "%MemBank_B_load_2 = load i16* %MemBank_B_addr_2, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 521 'load' 'MemBank_B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_41 : Operation 522 [1/1] (0.00ns)   --->   "%MemBank_B_addr_3 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 3" [mnist_AXI_Stream.cpp:136]   --->   Operation 522 'getelementptr' 'MemBank_B_addr_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 523 [2/2] (3.25ns)   --->   "%MemBank_B_load_3 = load i16* %MemBank_B_addr_3, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 523 'load' 'MemBank_B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 42 <SV = 41> <Delay = 6.50>
ST_42 : Operation 524 [1/2] (3.25ns)   --->   "%MemBank_B_load_2 = load i16* %MemBank_B_addr_2, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 524 'load' 'MemBank_B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 525 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_2 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 525 'getelementptr' 'MemBank_Out_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 526 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_2, i16* %MemBank_Out_addr_2, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 527 [1/2] (3.25ns)   --->   "%MemBank_B_load_3 = load i16* %MemBank_B_addr_3, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 527 'load' 'MemBank_B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 528 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_3 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 3" [mnist_AXI_Stream.cpp:136]   --->   Operation 528 'getelementptr' 'MemBank_Out_addr_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 529 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_3, i16* %MemBank_Out_addr_3, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 530 [1/1] (0.00ns)   --->   "%MemBank_B_addr_4 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 530 'getelementptr' 'MemBank_B_addr_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 531 [2/2] (3.25ns)   --->   "%MemBank_B_load_4 = load i16* %MemBank_B_addr_4, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 531 'load' 'MemBank_B_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_42 : Operation 532 [1/1] (0.00ns)   --->   "%MemBank_B_addr_5 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 5" [mnist_AXI_Stream.cpp:136]   --->   Operation 532 'getelementptr' 'MemBank_B_addr_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 533 [2/2] (3.25ns)   --->   "%MemBank_B_load_5 = load i16* %MemBank_B_addr_5, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 533 'load' 'MemBank_B_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 43 <SV = 42> <Delay = 6.50>
ST_43 : Operation 534 [1/2] (3.25ns)   --->   "%MemBank_B_load_4 = load i16* %MemBank_B_addr_4, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 534 'load' 'MemBank_B_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 535 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_4 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 535 'getelementptr' 'MemBank_Out_addr_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 536 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_4, i16* %MemBank_Out_addr_4, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 537 [1/2] (3.25ns)   --->   "%MemBank_B_load_5 = load i16* %MemBank_B_addr_5, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 537 'load' 'MemBank_B_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 538 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_5 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 5" [mnist_AXI_Stream.cpp:136]   --->   Operation 538 'getelementptr' 'MemBank_Out_addr_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 539 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_5, i16* %MemBank_Out_addr_5, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 540 [1/1] (0.00ns)   --->   "%MemBank_B_addr_6 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 6" [mnist_AXI_Stream.cpp:136]   --->   Operation 540 'getelementptr' 'MemBank_B_addr_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 541 [2/2] (3.25ns)   --->   "%MemBank_B_load_6 = load i16* %MemBank_B_addr_6, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 541 'load' 'MemBank_B_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_43 : Operation 542 [1/1] (0.00ns)   --->   "%MemBank_B_addr_7 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 7" [mnist_AXI_Stream.cpp:136]   --->   Operation 542 'getelementptr' 'MemBank_B_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 543 [2/2] (3.25ns)   --->   "%MemBank_B_load_7 = load i16* %MemBank_B_addr_7, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 543 'load' 'MemBank_B_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 44 <SV = 43> <Delay = 6.50>
ST_44 : Operation 544 [1/2] (3.25ns)   --->   "%MemBank_B_load_6 = load i16* %MemBank_B_addr_6, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 544 'load' 'MemBank_B_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 545 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_6 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 6" [mnist_AXI_Stream.cpp:136]   --->   Operation 545 'getelementptr' 'MemBank_Out_addr_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 546 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_6, i16* %MemBank_Out_addr_6, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 547 [1/2] (3.25ns)   --->   "%MemBank_B_load_7 = load i16* %MemBank_B_addr_7, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 547 'load' 'MemBank_B_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 548 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_7 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 7" [mnist_AXI_Stream.cpp:136]   --->   Operation 548 'getelementptr' 'MemBank_Out_addr_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 549 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_7, i16* %MemBank_Out_addr_7, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 549 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 550 [1/1] (0.00ns)   --->   "%MemBank_B_addr_8 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 550 'getelementptr' 'MemBank_B_addr_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 551 [2/2] (3.25ns)   --->   "%MemBank_B_load_8 = load i16* %MemBank_B_addr_8, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 551 'load' 'MemBank_B_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_44 : Operation 552 [1/1] (0.00ns)   --->   "%MemBank_B_addr_9 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 9" [mnist_AXI_Stream.cpp:136]   --->   Operation 552 'getelementptr' 'MemBank_B_addr_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 553 [2/2] (3.25ns)   --->   "%MemBank_B_load_9 = load i16* %MemBank_B_addr_9, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 553 'load' 'MemBank_B_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 45 <SV = 44> <Delay = 6.50>
ST_45 : Operation 554 [1/2] (3.25ns)   --->   "%MemBank_B_load_8 = load i16* %MemBank_B_addr_8, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 554 'load' 'MemBank_B_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 555 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_8 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 555 'getelementptr' 'MemBank_Out_addr_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 556 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_8, i16* %MemBank_Out_addr_8, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 557 [1/2] (3.25ns)   --->   "%MemBank_B_load_9 = load i16* %MemBank_B_addr_9, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 557 'load' 'MemBank_B_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 558 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_9 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 9" [mnist_AXI_Stream.cpp:136]   --->   Operation 558 'getelementptr' 'MemBank_Out_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 559 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_9, i16* %MemBank_Out_addr_9, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 559 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 560 [1/1] (0.00ns)   --->   "%MemBank_B_addr_10 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 10" [mnist_AXI_Stream.cpp:136]   --->   Operation 560 'getelementptr' 'MemBank_B_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 561 [2/2] (3.25ns)   --->   "%MemBank_B_load_10 = load i16* %MemBank_B_addr_10, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 561 'load' 'MemBank_B_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_45 : Operation 562 [1/1] (0.00ns)   --->   "%MemBank_B_addr_11 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 11" [mnist_AXI_Stream.cpp:136]   --->   Operation 562 'getelementptr' 'MemBank_B_addr_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 563 [2/2] (3.25ns)   --->   "%MemBank_B_load_11 = load i16* %MemBank_B_addr_11, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 563 'load' 'MemBank_B_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 46 <SV = 45> <Delay = 6.50>
ST_46 : Operation 564 [1/2] (3.25ns)   --->   "%MemBank_B_load_10 = load i16* %MemBank_B_addr_10, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 564 'load' 'MemBank_B_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 565 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_10 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 10" [mnist_AXI_Stream.cpp:136]   --->   Operation 565 'getelementptr' 'MemBank_Out_addr_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 566 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_10, i16* %MemBank_Out_addr_10, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 566 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 567 [1/2] (3.25ns)   --->   "%MemBank_B_load_11 = load i16* %MemBank_B_addr_11, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 567 'load' 'MemBank_B_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 568 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_112 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 11" [mnist_AXI_Stream.cpp:136]   --->   Operation 568 'getelementptr' 'MemBank_Out_addr_112' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 569 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_11, i16* %MemBank_Out_addr_112, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 570 [1/1] (0.00ns)   --->   "%MemBank_B_addr_12 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 12" [mnist_AXI_Stream.cpp:136]   --->   Operation 570 'getelementptr' 'MemBank_B_addr_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 571 [2/2] (3.25ns)   --->   "%MemBank_B_load_12 = load i16* %MemBank_B_addr_12, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 571 'load' 'MemBank_B_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_46 : Operation 572 [1/1] (0.00ns)   --->   "%MemBank_B_addr_13 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 13" [mnist_AXI_Stream.cpp:136]   --->   Operation 572 'getelementptr' 'MemBank_B_addr_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 573 [2/2] (3.25ns)   --->   "%MemBank_B_load_13 = load i16* %MemBank_B_addr_13, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 573 'load' 'MemBank_B_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 47 <SV = 46> <Delay = 6.50>
ST_47 : Operation 574 [1/2] (3.25ns)   --->   "%MemBank_B_load_12 = load i16* %MemBank_B_addr_12, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 574 'load' 'MemBank_B_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 575 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_12 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 12" [mnist_AXI_Stream.cpp:136]   --->   Operation 575 'getelementptr' 'MemBank_Out_addr_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 576 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_12, i16* %MemBank_Out_addr_12, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 577 [1/2] (3.25ns)   --->   "%MemBank_B_load_13 = load i16* %MemBank_B_addr_13, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 577 'load' 'MemBank_B_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 578 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_13 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 13" [mnist_AXI_Stream.cpp:136]   --->   Operation 578 'getelementptr' 'MemBank_Out_addr_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 579 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_13, i16* %MemBank_Out_addr_13, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 579 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 580 [1/1] (0.00ns)   --->   "%MemBank_B_addr_14 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 14" [mnist_AXI_Stream.cpp:136]   --->   Operation 580 'getelementptr' 'MemBank_B_addr_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 581 [2/2] (3.25ns)   --->   "%MemBank_B_load_14 = load i16* %MemBank_B_addr_14, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 581 'load' 'MemBank_B_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_47 : Operation 582 [1/1] (0.00ns)   --->   "%MemBank_B_addr_15 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 15" [mnist_AXI_Stream.cpp:136]   --->   Operation 582 'getelementptr' 'MemBank_B_addr_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 583 [2/2] (3.25ns)   --->   "%MemBank_B_load_15 = load i16* %MemBank_B_addr_15, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 583 'load' 'MemBank_B_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 48 <SV = 47> <Delay = 6.50>
ST_48 : Operation 584 [1/2] (3.25ns)   --->   "%MemBank_B_load_14 = load i16* %MemBank_B_addr_14, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 584 'load' 'MemBank_B_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 585 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_14 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 14" [mnist_AXI_Stream.cpp:136]   --->   Operation 585 'getelementptr' 'MemBank_Out_addr_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 586 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_14, i16* %MemBank_Out_addr_14, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 587 [1/2] (3.25ns)   --->   "%MemBank_B_load_15 = load i16* %MemBank_B_addr_15, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 587 'load' 'MemBank_B_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 588 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_15 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 15" [mnist_AXI_Stream.cpp:136]   --->   Operation 588 'getelementptr' 'MemBank_Out_addr_15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 589 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_15, i16* %MemBank_Out_addr_15, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 590 [1/1] (0.00ns)   --->   "%MemBank_B_addr_16 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 590 'getelementptr' 'MemBank_B_addr_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 591 [2/2] (3.25ns)   --->   "%MemBank_B_load_16 = load i16* %MemBank_B_addr_16, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 591 'load' 'MemBank_B_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_48 : Operation 592 [1/1] (0.00ns)   --->   "%MemBank_B_addr_17 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 17" [mnist_AXI_Stream.cpp:136]   --->   Operation 592 'getelementptr' 'MemBank_B_addr_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 593 [2/2] (3.25ns)   --->   "%MemBank_B_load_17 = load i16* %MemBank_B_addr_17, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 593 'load' 'MemBank_B_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 49 <SV = 48> <Delay = 6.50>
ST_49 : Operation 594 [1/2] (3.25ns)   --->   "%MemBank_B_load_16 = load i16* %MemBank_B_addr_16, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 594 'load' 'MemBank_B_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 595 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_16 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 595 'getelementptr' 'MemBank_Out_addr_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 596 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_16, i16* %MemBank_Out_addr_16, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 597 [1/2] (3.25ns)   --->   "%MemBank_B_load_17 = load i16* %MemBank_B_addr_17, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 597 'load' 'MemBank_B_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 598 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_17 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 17" [mnist_AXI_Stream.cpp:136]   --->   Operation 598 'getelementptr' 'MemBank_Out_addr_17' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 599 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_17, i16* %MemBank_Out_addr_17, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 599 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 600 [1/1] (0.00ns)   --->   "%MemBank_B_addr_18 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 18" [mnist_AXI_Stream.cpp:136]   --->   Operation 600 'getelementptr' 'MemBank_B_addr_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 601 [2/2] (3.25ns)   --->   "%MemBank_B_load_18 = load i16* %MemBank_B_addr_18, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 601 'load' 'MemBank_B_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_49 : Operation 602 [1/1] (0.00ns)   --->   "%MemBank_B_addr_19 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 19" [mnist_AXI_Stream.cpp:136]   --->   Operation 602 'getelementptr' 'MemBank_B_addr_19' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 603 [2/2] (3.25ns)   --->   "%MemBank_B_load_19 = load i16* %MemBank_B_addr_19, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 603 'load' 'MemBank_B_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 50 <SV = 49> <Delay = 6.50>
ST_50 : Operation 604 [1/2] (3.25ns)   --->   "%MemBank_B_load_18 = load i16* %MemBank_B_addr_18, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 604 'load' 'MemBank_B_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 605 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_18 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 18" [mnist_AXI_Stream.cpp:136]   --->   Operation 605 'getelementptr' 'MemBank_Out_addr_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 606 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_18, i16* %MemBank_Out_addr_18, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 606 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 607 [1/2] (3.25ns)   --->   "%MemBank_B_load_19 = load i16* %MemBank_B_addr_19, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 607 'load' 'MemBank_B_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 608 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_19 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 19" [mnist_AXI_Stream.cpp:136]   --->   Operation 608 'getelementptr' 'MemBank_Out_addr_19' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 609 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_19, i16* %MemBank_Out_addr_19, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 610 [1/1] (0.00ns)   --->   "%MemBank_B_addr_20 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 20" [mnist_AXI_Stream.cpp:136]   --->   Operation 610 'getelementptr' 'MemBank_B_addr_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 611 [2/2] (3.25ns)   --->   "%MemBank_B_load_20 = load i16* %MemBank_B_addr_20, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 611 'load' 'MemBank_B_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_50 : Operation 612 [1/1] (0.00ns)   --->   "%MemBank_B_addr_21 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 21" [mnist_AXI_Stream.cpp:136]   --->   Operation 612 'getelementptr' 'MemBank_B_addr_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 613 [2/2] (3.25ns)   --->   "%MemBank_B_load_21 = load i16* %MemBank_B_addr_21, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 613 'load' 'MemBank_B_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 51 <SV = 50> <Delay = 6.50>
ST_51 : Operation 614 [1/2] (3.25ns)   --->   "%MemBank_B_load_20 = load i16* %MemBank_B_addr_20, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 614 'load' 'MemBank_B_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 615 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_20 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 20" [mnist_AXI_Stream.cpp:136]   --->   Operation 615 'getelementptr' 'MemBank_Out_addr_20' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 616 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_20, i16* %MemBank_Out_addr_20, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 617 [1/2] (3.25ns)   --->   "%MemBank_B_load_21 = load i16* %MemBank_B_addr_21, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 617 'load' 'MemBank_B_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 618 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_21 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 21" [mnist_AXI_Stream.cpp:136]   --->   Operation 618 'getelementptr' 'MemBank_Out_addr_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 619 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_21, i16* %MemBank_Out_addr_21, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 619 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 620 [1/1] (0.00ns)   --->   "%MemBank_B_addr_22 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 22" [mnist_AXI_Stream.cpp:136]   --->   Operation 620 'getelementptr' 'MemBank_B_addr_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 621 [2/2] (3.25ns)   --->   "%MemBank_B_load_22 = load i16* %MemBank_B_addr_22, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 621 'load' 'MemBank_B_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_51 : Operation 622 [1/1] (0.00ns)   --->   "%MemBank_B_addr_23 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 23" [mnist_AXI_Stream.cpp:136]   --->   Operation 622 'getelementptr' 'MemBank_B_addr_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 623 [2/2] (3.25ns)   --->   "%MemBank_B_load_23 = load i16* %MemBank_B_addr_23, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 623 'load' 'MemBank_B_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 52 <SV = 51> <Delay = 6.50>
ST_52 : Operation 624 [1/2] (3.25ns)   --->   "%MemBank_B_load_22 = load i16* %MemBank_B_addr_22, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 624 'load' 'MemBank_B_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 625 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_22 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 22" [mnist_AXI_Stream.cpp:136]   --->   Operation 625 'getelementptr' 'MemBank_Out_addr_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 626 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_22, i16* %MemBank_Out_addr_22, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 627 [1/2] (3.25ns)   --->   "%MemBank_B_load_23 = load i16* %MemBank_B_addr_23, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 627 'load' 'MemBank_B_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 628 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_23 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 23" [mnist_AXI_Stream.cpp:136]   --->   Operation 628 'getelementptr' 'MemBank_Out_addr_23' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 629 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_23, i16* %MemBank_Out_addr_23, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 630 [1/1] (0.00ns)   --->   "%MemBank_B_addr_24 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 24" [mnist_AXI_Stream.cpp:136]   --->   Operation 630 'getelementptr' 'MemBank_B_addr_24' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 631 [2/2] (3.25ns)   --->   "%MemBank_B_load_24 = load i16* %MemBank_B_addr_24, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 631 'load' 'MemBank_B_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_52 : Operation 632 [1/1] (0.00ns)   --->   "%MemBank_B_addr_25 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 25" [mnist_AXI_Stream.cpp:136]   --->   Operation 632 'getelementptr' 'MemBank_B_addr_25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 633 [2/2] (3.25ns)   --->   "%MemBank_B_load_25 = load i16* %MemBank_B_addr_25, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 633 'load' 'MemBank_B_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 53 <SV = 52> <Delay = 6.50>
ST_53 : Operation 634 [1/2] (3.25ns)   --->   "%MemBank_B_load_24 = load i16* %MemBank_B_addr_24, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 634 'load' 'MemBank_B_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 635 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_24 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 24" [mnist_AXI_Stream.cpp:136]   --->   Operation 635 'getelementptr' 'MemBank_Out_addr_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 636 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_24, i16* %MemBank_Out_addr_24, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 637 [1/2] (3.25ns)   --->   "%MemBank_B_load_25 = load i16* %MemBank_B_addr_25, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 637 'load' 'MemBank_B_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 638 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_25 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 25" [mnist_AXI_Stream.cpp:136]   --->   Operation 638 'getelementptr' 'MemBank_Out_addr_25' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 639 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_25, i16* %MemBank_Out_addr_25, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 639 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 640 [1/1] (0.00ns)   --->   "%MemBank_B_addr_26 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 26" [mnist_AXI_Stream.cpp:136]   --->   Operation 640 'getelementptr' 'MemBank_B_addr_26' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 641 [2/2] (3.25ns)   --->   "%MemBank_B_load_26 = load i16* %MemBank_B_addr_26, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 641 'load' 'MemBank_B_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_53 : Operation 642 [1/1] (0.00ns)   --->   "%MemBank_B_addr_27 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 27" [mnist_AXI_Stream.cpp:136]   --->   Operation 642 'getelementptr' 'MemBank_B_addr_27' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 643 [2/2] (3.25ns)   --->   "%MemBank_B_load_27 = load i16* %MemBank_B_addr_27, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 643 'load' 'MemBank_B_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 54 <SV = 53> <Delay = 6.50>
ST_54 : Operation 644 [1/2] (3.25ns)   --->   "%MemBank_B_load_26 = load i16* %MemBank_B_addr_26, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 644 'load' 'MemBank_B_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 645 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_26 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 26" [mnist_AXI_Stream.cpp:136]   --->   Operation 645 'getelementptr' 'MemBank_Out_addr_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 646 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_26, i16* %MemBank_Out_addr_26, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 646 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 647 [1/2] (3.25ns)   --->   "%MemBank_B_load_27 = load i16* %MemBank_B_addr_27, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 647 'load' 'MemBank_B_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 648 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_27 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 27" [mnist_AXI_Stream.cpp:136]   --->   Operation 648 'getelementptr' 'MemBank_Out_addr_27' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 649 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_27, i16* %MemBank_Out_addr_27, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 649 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 650 [1/1] (0.00ns)   --->   "%MemBank_B_addr_28 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 28" [mnist_AXI_Stream.cpp:136]   --->   Operation 650 'getelementptr' 'MemBank_B_addr_28' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 651 [2/2] (3.25ns)   --->   "%MemBank_B_load_28 = load i16* %MemBank_B_addr_28, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 651 'load' 'MemBank_B_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_54 : Operation 652 [1/1] (0.00ns)   --->   "%MemBank_B_addr_29 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 29" [mnist_AXI_Stream.cpp:136]   --->   Operation 652 'getelementptr' 'MemBank_B_addr_29' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 653 [2/2] (3.25ns)   --->   "%MemBank_B_load_29 = load i16* %MemBank_B_addr_29, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 653 'load' 'MemBank_B_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 55 <SV = 54> <Delay = 6.50>
ST_55 : Operation 654 [1/2] (3.25ns)   --->   "%MemBank_B_load_28 = load i16* %MemBank_B_addr_28, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 654 'load' 'MemBank_B_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 655 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_28 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 28" [mnist_AXI_Stream.cpp:136]   --->   Operation 655 'getelementptr' 'MemBank_Out_addr_28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 656 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_28, i16* %MemBank_Out_addr_28, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 657 [1/2] (3.25ns)   --->   "%MemBank_B_load_29 = load i16* %MemBank_B_addr_29, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 657 'load' 'MemBank_B_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 658 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_29 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 29" [mnist_AXI_Stream.cpp:136]   --->   Operation 658 'getelementptr' 'MemBank_Out_addr_29' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 659 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_29, i16* %MemBank_Out_addr_29, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 659 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 660 [1/1] (0.00ns)   --->   "%MemBank_B_addr_30 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 30" [mnist_AXI_Stream.cpp:136]   --->   Operation 660 'getelementptr' 'MemBank_B_addr_30' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 661 [2/2] (3.25ns)   --->   "%MemBank_B_load_30 = load i16* %MemBank_B_addr_30, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 661 'load' 'MemBank_B_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_55 : Operation 662 [1/1] (0.00ns)   --->   "%MemBank_B_addr_31 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 31" [mnist_AXI_Stream.cpp:136]   --->   Operation 662 'getelementptr' 'MemBank_B_addr_31' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 663 [2/2] (3.25ns)   --->   "%MemBank_B_load_31 = load i16* %MemBank_B_addr_31, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 663 'load' 'MemBank_B_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 56 <SV = 55> <Delay = 6.50>
ST_56 : Operation 664 [1/2] (3.25ns)   --->   "%MemBank_B_load_30 = load i16* %MemBank_B_addr_30, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 664 'load' 'MemBank_B_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 665 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_30 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 30" [mnist_AXI_Stream.cpp:136]   --->   Operation 665 'getelementptr' 'MemBank_Out_addr_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 666 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_30, i16* %MemBank_Out_addr_30, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 667 [1/2] (3.25ns)   --->   "%MemBank_B_load_31 = load i16* %MemBank_B_addr_31, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 667 'load' 'MemBank_B_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 668 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_31 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 31" [mnist_AXI_Stream.cpp:136]   --->   Operation 668 'getelementptr' 'MemBank_Out_addr_31' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 669 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_31, i16* %MemBank_Out_addr_31, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 669 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 670 [1/1] (0.00ns)   --->   "%MemBank_B_addr_32 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 32" [mnist_AXI_Stream.cpp:136]   --->   Operation 670 'getelementptr' 'MemBank_B_addr_32' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 671 [2/2] (3.25ns)   --->   "%MemBank_B_load_32 = load i16* %MemBank_B_addr_32, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 671 'load' 'MemBank_B_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_56 : Operation 672 [1/1] (0.00ns)   --->   "%MemBank_B_addr_33 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 33" [mnist_AXI_Stream.cpp:136]   --->   Operation 672 'getelementptr' 'MemBank_B_addr_33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 673 [2/2] (3.25ns)   --->   "%MemBank_B_load_33 = load i16* %MemBank_B_addr_33, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 673 'load' 'MemBank_B_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 57 <SV = 56> <Delay = 6.50>
ST_57 : Operation 674 [1/2] (3.25ns)   --->   "%MemBank_B_load_32 = load i16* %MemBank_B_addr_32, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 674 'load' 'MemBank_B_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 675 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_32 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 32" [mnist_AXI_Stream.cpp:136]   --->   Operation 675 'getelementptr' 'MemBank_Out_addr_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 676 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_32, i16* %MemBank_Out_addr_32, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 677 [1/2] (3.25ns)   --->   "%MemBank_B_load_33 = load i16* %MemBank_B_addr_33, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 677 'load' 'MemBank_B_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 678 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_33 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 33" [mnist_AXI_Stream.cpp:136]   --->   Operation 678 'getelementptr' 'MemBank_Out_addr_33' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 679 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_33, i16* %MemBank_Out_addr_33, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 680 [1/1] (0.00ns)   --->   "%MemBank_B_addr_34 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 34" [mnist_AXI_Stream.cpp:136]   --->   Operation 680 'getelementptr' 'MemBank_B_addr_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 681 [2/2] (3.25ns)   --->   "%MemBank_B_load_34 = load i16* %MemBank_B_addr_34, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 681 'load' 'MemBank_B_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_57 : Operation 682 [1/1] (0.00ns)   --->   "%MemBank_B_addr_35 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 35" [mnist_AXI_Stream.cpp:136]   --->   Operation 682 'getelementptr' 'MemBank_B_addr_35' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 683 [2/2] (3.25ns)   --->   "%MemBank_B_load_35 = load i16* %MemBank_B_addr_35, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 683 'load' 'MemBank_B_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 58 <SV = 57> <Delay = 6.50>
ST_58 : Operation 684 [1/2] (3.25ns)   --->   "%MemBank_B_load_34 = load i16* %MemBank_B_addr_34, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 684 'load' 'MemBank_B_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 685 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_34 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 34" [mnist_AXI_Stream.cpp:136]   --->   Operation 685 'getelementptr' 'MemBank_Out_addr_34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 686 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_34, i16* %MemBank_Out_addr_34, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 687 [1/2] (3.25ns)   --->   "%MemBank_B_load_35 = load i16* %MemBank_B_addr_35, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 687 'load' 'MemBank_B_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 688 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_35 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 35" [mnist_AXI_Stream.cpp:136]   --->   Operation 688 'getelementptr' 'MemBank_Out_addr_35' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 689 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_35, i16* %MemBank_Out_addr_35, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 689 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 690 [1/1] (0.00ns)   --->   "%MemBank_B_addr_36 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 36" [mnist_AXI_Stream.cpp:136]   --->   Operation 690 'getelementptr' 'MemBank_B_addr_36' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 691 [2/2] (3.25ns)   --->   "%MemBank_B_load_36 = load i16* %MemBank_B_addr_36, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 691 'load' 'MemBank_B_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_58 : Operation 692 [1/1] (0.00ns)   --->   "%MemBank_B_addr_37 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 37" [mnist_AXI_Stream.cpp:136]   --->   Operation 692 'getelementptr' 'MemBank_B_addr_37' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 693 [2/2] (3.25ns)   --->   "%MemBank_B_load_37 = load i16* %MemBank_B_addr_37, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 693 'load' 'MemBank_B_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 59 <SV = 58> <Delay = 6.50>
ST_59 : Operation 694 [1/2] (3.25ns)   --->   "%MemBank_B_load_36 = load i16* %MemBank_B_addr_36, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 694 'load' 'MemBank_B_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 695 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_36 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 36" [mnist_AXI_Stream.cpp:136]   --->   Operation 695 'getelementptr' 'MemBank_Out_addr_36' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 696 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_36, i16* %MemBank_Out_addr_36, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 697 [1/2] (3.25ns)   --->   "%MemBank_B_load_37 = load i16* %MemBank_B_addr_37, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 697 'load' 'MemBank_B_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 698 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_37 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 37" [mnist_AXI_Stream.cpp:136]   --->   Operation 698 'getelementptr' 'MemBank_Out_addr_37' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 699 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_37, i16* %MemBank_Out_addr_37, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 699 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 700 [1/1] (0.00ns)   --->   "%MemBank_B_addr_38 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 38" [mnist_AXI_Stream.cpp:136]   --->   Operation 700 'getelementptr' 'MemBank_B_addr_38' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 701 [2/2] (3.25ns)   --->   "%MemBank_B_load_38 = load i16* %MemBank_B_addr_38, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 701 'load' 'MemBank_B_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_59 : Operation 702 [1/1] (0.00ns)   --->   "%MemBank_B_addr_39 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 39" [mnist_AXI_Stream.cpp:136]   --->   Operation 702 'getelementptr' 'MemBank_B_addr_39' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 703 [2/2] (3.25ns)   --->   "%MemBank_B_load_39 = load i16* %MemBank_B_addr_39, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 703 'load' 'MemBank_B_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 60 <SV = 59> <Delay = 6.50>
ST_60 : Operation 704 [1/2] (3.25ns)   --->   "%MemBank_B_load_38 = load i16* %MemBank_B_addr_38, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 704 'load' 'MemBank_B_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 705 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_38 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 38" [mnist_AXI_Stream.cpp:136]   --->   Operation 705 'getelementptr' 'MemBank_Out_addr_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 706 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_38, i16* %MemBank_Out_addr_38, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 707 [1/2] (3.25ns)   --->   "%MemBank_B_load_39 = load i16* %MemBank_B_addr_39, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 707 'load' 'MemBank_B_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 708 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_39 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 39" [mnist_AXI_Stream.cpp:136]   --->   Operation 708 'getelementptr' 'MemBank_Out_addr_39' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 709 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_39, i16* %MemBank_Out_addr_39, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 709 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 710 [1/1] (0.00ns)   --->   "%MemBank_B_addr_40 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 40" [mnist_AXI_Stream.cpp:136]   --->   Operation 710 'getelementptr' 'MemBank_B_addr_40' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 711 [2/2] (3.25ns)   --->   "%MemBank_B_load_40 = load i16* %MemBank_B_addr_40, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 711 'load' 'MemBank_B_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_60 : Operation 712 [1/1] (0.00ns)   --->   "%MemBank_B_addr_41 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 41" [mnist_AXI_Stream.cpp:136]   --->   Operation 712 'getelementptr' 'MemBank_B_addr_41' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 713 [2/2] (3.25ns)   --->   "%MemBank_B_load_41 = load i16* %MemBank_B_addr_41, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 713 'load' 'MemBank_B_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 61 <SV = 60> <Delay = 6.50>
ST_61 : Operation 714 [1/2] (3.25ns)   --->   "%MemBank_B_load_40 = load i16* %MemBank_B_addr_40, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 714 'load' 'MemBank_B_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 715 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_40 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 40" [mnist_AXI_Stream.cpp:136]   --->   Operation 715 'getelementptr' 'MemBank_Out_addr_40' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 716 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_40, i16* %MemBank_Out_addr_40, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 717 [1/2] (3.25ns)   --->   "%MemBank_B_load_41 = load i16* %MemBank_B_addr_41, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 717 'load' 'MemBank_B_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 718 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_41 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 41" [mnist_AXI_Stream.cpp:136]   --->   Operation 718 'getelementptr' 'MemBank_Out_addr_41' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 719 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_41, i16* %MemBank_Out_addr_41, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 719 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 720 [1/1] (0.00ns)   --->   "%MemBank_B_addr_42 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 42" [mnist_AXI_Stream.cpp:136]   --->   Operation 720 'getelementptr' 'MemBank_B_addr_42' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 721 [2/2] (3.25ns)   --->   "%MemBank_B_load_42 = load i16* %MemBank_B_addr_42, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 721 'load' 'MemBank_B_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_61 : Operation 722 [1/1] (0.00ns)   --->   "%MemBank_B_addr_43 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 43" [mnist_AXI_Stream.cpp:136]   --->   Operation 722 'getelementptr' 'MemBank_B_addr_43' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 723 [2/2] (3.25ns)   --->   "%MemBank_B_load_43 = load i16* %MemBank_B_addr_43, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 723 'load' 'MemBank_B_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 62 <SV = 61> <Delay = 6.50>
ST_62 : Operation 724 [1/2] (3.25ns)   --->   "%MemBank_B_load_42 = load i16* %MemBank_B_addr_42, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 724 'load' 'MemBank_B_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 725 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_42 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 42" [mnist_AXI_Stream.cpp:136]   --->   Operation 725 'getelementptr' 'MemBank_Out_addr_42' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 726 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_42, i16* %MemBank_Out_addr_42, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 727 [1/2] (3.25ns)   --->   "%MemBank_B_load_43 = load i16* %MemBank_B_addr_43, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 727 'load' 'MemBank_B_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 728 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_43 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 43" [mnist_AXI_Stream.cpp:136]   --->   Operation 728 'getelementptr' 'MemBank_Out_addr_43' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 729 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_43, i16* %MemBank_Out_addr_43, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 729 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 730 [1/1] (0.00ns)   --->   "%MemBank_B_addr_44 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 44" [mnist_AXI_Stream.cpp:136]   --->   Operation 730 'getelementptr' 'MemBank_B_addr_44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 731 [2/2] (3.25ns)   --->   "%MemBank_B_load_44 = load i16* %MemBank_B_addr_44, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 731 'load' 'MemBank_B_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_62 : Operation 732 [1/1] (0.00ns)   --->   "%MemBank_B_addr_45 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 45" [mnist_AXI_Stream.cpp:136]   --->   Operation 732 'getelementptr' 'MemBank_B_addr_45' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 733 [2/2] (3.25ns)   --->   "%MemBank_B_load_45 = load i16* %MemBank_B_addr_45, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 733 'load' 'MemBank_B_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 63 <SV = 62> <Delay = 6.50>
ST_63 : Operation 734 [1/2] (3.25ns)   --->   "%MemBank_B_load_44 = load i16* %MemBank_B_addr_44, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 734 'load' 'MemBank_B_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 735 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_44 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 44" [mnist_AXI_Stream.cpp:136]   --->   Operation 735 'getelementptr' 'MemBank_Out_addr_44' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 736 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_44, i16* %MemBank_Out_addr_44, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 737 [1/2] (3.25ns)   --->   "%MemBank_B_load_45 = load i16* %MemBank_B_addr_45, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 737 'load' 'MemBank_B_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 738 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_45 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 45" [mnist_AXI_Stream.cpp:136]   --->   Operation 738 'getelementptr' 'MemBank_Out_addr_45' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 739 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_45, i16* %MemBank_Out_addr_45, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 740 [1/1] (0.00ns)   --->   "%MemBank_B_addr_46 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 46" [mnist_AXI_Stream.cpp:136]   --->   Operation 740 'getelementptr' 'MemBank_B_addr_46' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 741 [2/2] (3.25ns)   --->   "%MemBank_B_load_46 = load i16* %MemBank_B_addr_46, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 741 'load' 'MemBank_B_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_63 : Operation 742 [1/1] (0.00ns)   --->   "%MemBank_B_addr_47 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 47" [mnist_AXI_Stream.cpp:136]   --->   Operation 742 'getelementptr' 'MemBank_B_addr_47' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 743 [2/2] (3.25ns)   --->   "%MemBank_B_load_47 = load i16* %MemBank_B_addr_47, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 743 'load' 'MemBank_B_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 64 <SV = 63> <Delay = 6.50>
ST_64 : Operation 744 [1/2] (3.25ns)   --->   "%MemBank_B_load_46 = load i16* %MemBank_B_addr_46, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 744 'load' 'MemBank_B_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 745 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_46 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 46" [mnist_AXI_Stream.cpp:136]   --->   Operation 745 'getelementptr' 'MemBank_Out_addr_46' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 746 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_46, i16* %MemBank_Out_addr_46, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 747 [1/2] (3.25ns)   --->   "%MemBank_B_load_47 = load i16* %MemBank_B_addr_47, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 747 'load' 'MemBank_B_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 748 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_47 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 47" [mnist_AXI_Stream.cpp:136]   --->   Operation 748 'getelementptr' 'MemBank_Out_addr_47' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 749 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_47, i16* %MemBank_Out_addr_47, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 749 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 750 [1/1] (0.00ns)   --->   "%MemBank_B_addr_48 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 48" [mnist_AXI_Stream.cpp:136]   --->   Operation 750 'getelementptr' 'MemBank_B_addr_48' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 751 [2/2] (3.25ns)   --->   "%MemBank_B_load_48 = load i16* %MemBank_B_addr_48, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 751 'load' 'MemBank_B_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_64 : Operation 752 [1/1] (0.00ns)   --->   "%MemBank_B_addr_49 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 49" [mnist_AXI_Stream.cpp:136]   --->   Operation 752 'getelementptr' 'MemBank_B_addr_49' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 753 [2/2] (3.25ns)   --->   "%MemBank_B_load_49 = load i16* %MemBank_B_addr_49, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 753 'load' 'MemBank_B_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 65 <SV = 64> <Delay = 6.50>
ST_65 : Operation 754 [1/2] (3.25ns)   --->   "%MemBank_B_load_48 = load i16* %MemBank_B_addr_48, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 754 'load' 'MemBank_B_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 755 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_48 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 48" [mnist_AXI_Stream.cpp:136]   --->   Operation 755 'getelementptr' 'MemBank_Out_addr_48' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 756 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_48, i16* %MemBank_Out_addr_48, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 757 [1/2] (3.25ns)   --->   "%MemBank_B_load_49 = load i16* %MemBank_B_addr_49, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 757 'load' 'MemBank_B_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 758 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_49 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 49" [mnist_AXI_Stream.cpp:136]   --->   Operation 758 'getelementptr' 'MemBank_Out_addr_49' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 759 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_49, i16* %MemBank_Out_addr_49, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 759 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 760 [1/1] (0.00ns)   --->   "%MemBank_B_addr_50 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 50" [mnist_AXI_Stream.cpp:136]   --->   Operation 760 'getelementptr' 'MemBank_B_addr_50' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 761 [2/2] (3.25ns)   --->   "%MemBank_B_load_50 = load i16* %MemBank_B_addr_50, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 761 'load' 'MemBank_B_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_65 : Operation 762 [1/1] (0.00ns)   --->   "%MemBank_B_addr_51 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 51" [mnist_AXI_Stream.cpp:136]   --->   Operation 762 'getelementptr' 'MemBank_B_addr_51' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 763 [2/2] (3.25ns)   --->   "%MemBank_B_load_51 = load i16* %MemBank_B_addr_51, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 763 'load' 'MemBank_B_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 66 <SV = 65> <Delay = 6.50>
ST_66 : Operation 764 [1/2] (3.25ns)   --->   "%MemBank_B_load_50 = load i16* %MemBank_B_addr_50, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 764 'load' 'MemBank_B_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 765 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_50 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 50" [mnist_AXI_Stream.cpp:136]   --->   Operation 765 'getelementptr' 'MemBank_Out_addr_50' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 766 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_50, i16* %MemBank_Out_addr_50, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 766 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 767 [1/2] (3.25ns)   --->   "%MemBank_B_load_51 = load i16* %MemBank_B_addr_51, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 767 'load' 'MemBank_B_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 768 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_51 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 51" [mnist_AXI_Stream.cpp:136]   --->   Operation 768 'getelementptr' 'MemBank_Out_addr_51' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 769 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_51, i16* %MemBank_Out_addr_51, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 769 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 770 [1/1] (0.00ns)   --->   "%MemBank_B_addr_52 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 52" [mnist_AXI_Stream.cpp:136]   --->   Operation 770 'getelementptr' 'MemBank_B_addr_52' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 771 [2/2] (3.25ns)   --->   "%MemBank_B_load_52 = load i16* %MemBank_B_addr_52, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 771 'load' 'MemBank_B_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_66 : Operation 772 [1/1] (0.00ns)   --->   "%MemBank_B_addr_53 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 53" [mnist_AXI_Stream.cpp:136]   --->   Operation 772 'getelementptr' 'MemBank_B_addr_53' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 773 [2/2] (3.25ns)   --->   "%MemBank_B_load_53 = load i16* %MemBank_B_addr_53, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 773 'load' 'MemBank_B_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 67 <SV = 66> <Delay = 6.50>
ST_67 : Operation 774 [1/2] (3.25ns)   --->   "%MemBank_B_load_52 = load i16* %MemBank_B_addr_52, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 774 'load' 'MemBank_B_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 775 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_52 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 52" [mnist_AXI_Stream.cpp:136]   --->   Operation 775 'getelementptr' 'MemBank_Out_addr_52' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 776 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_52, i16* %MemBank_Out_addr_52, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 777 [1/2] (3.25ns)   --->   "%MemBank_B_load_53 = load i16* %MemBank_B_addr_53, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 777 'load' 'MemBank_B_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 778 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_53 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 53" [mnist_AXI_Stream.cpp:136]   --->   Operation 778 'getelementptr' 'MemBank_Out_addr_53' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 779 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_53, i16* %MemBank_Out_addr_53, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 780 [1/1] (0.00ns)   --->   "%MemBank_B_addr_54 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 54" [mnist_AXI_Stream.cpp:136]   --->   Operation 780 'getelementptr' 'MemBank_B_addr_54' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 781 [2/2] (3.25ns)   --->   "%MemBank_B_load_54 = load i16* %MemBank_B_addr_54, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 781 'load' 'MemBank_B_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_67 : Operation 782 [1/1] (0.00ns)   --->   "%MemBank_B_addr_55 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 55" [mnist_AXI_Stream.cpp:136]   --->   Operation 782 'getelementptr' 'MemBank_B_addr_55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 783 [2/2] (3.25ns)   --->   "%MemBank_B_load_55 = load i16* %MemBank_B_addr_55, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 783 'load' 'MemBank_B_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 68 <SV = 67> <Delay = 6.50>
ST_68 : Operation 784 [1/2] (3.25ns)   --->   "%MemBank_B_load_54 = load i16* %MemBank_B_addr_54, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 784 'load' 'MemBank_B_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 785 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_54 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 54" [mnist_AXI_Stream.cpp:136]   --->   Operation 785 'getelementptr' 'MemBank_Out_addr_54' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 786 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_54, i16* %MemBank_Out_addr_54, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 786 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 787 [1/2] (3.25ns)   --->   "%MemBank_B_load_55 = load i16* %MemBank_B_addr_55, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 787 'load' 'MemBank_B_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 788 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_55 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 55" [mnist_AXI_Stream.cpp:136]   --->   Operation 788 'getelementptr' 'MemBank_Out_addr_55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 789 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_55, i16* %MemBank_Out_addr_55, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 790 [1/1] (0.00ns)   --->   "%MemBank_B_addr_56 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 56" [mnist_AXI_Stream.cpp:136]   --->   Operation 790 'getelementptr' 'MemBank_B_addr_56' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 791 [2/2] (3.25ns)   --->   "%MemBank_B_load_56 = load i16* %MemBank_B_addr_56, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 791 'load' 'MemBank_B_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_68 : Operation 792 [1/1] (0.00ns)   --->   "%MemBank_B_addr_57 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 57" [mnist_AXI_Stream.cpp:136]   --->   Operation 792 'getelementptr' 'MemBank_B_addr_57' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 793 [2/2] (3.25ns)   --->   "%MemBank_B_load_57 = load i16* %MemBank_B_addr_57, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 793 'load' 'MemBank_B_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 69 <SV = 68> <Delay = 6.50>
ST_69 : Operation 794 [1/2] (3.25ns)   --->   "%MemBank_B_load_56 = load i16* %MemBank_B_addr_56, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 794 'load' 'MemBank_B_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 795 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_56 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 56" [mnist_AXI_Stream.cpp:136]   --->   Operation 795 'getelementptr' 'MemBank_Out_addr_56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 796 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_56, i16* %MemBank_Out_addr_56, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 797 [1/2] (3.25ns)   --->   "%MemBank_B_load_57 = load i16* %MemBank_B_addr_57, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 797 'load' 'MemBank_B_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 798 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_57 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 57" [mnist_AXI_Stream.cpp:136]   --->   Operation 798 'getelementptr' 'MemBank_Out_addr_57' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 799 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_57, i16* %MemBank_Out_addr_57, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 799 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 800 [1/1] (0.00ns)   --->   "%MemBank_B_addr_58 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 58" [mnist_AXI_Stream.cpp:136]   --->   Operation 800 'getelementptr' 'MemBank_B_addr_58' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 801 [2/2] (3.25ns)   --->   "%MemBank_B_load_58 = load i16* %MemBank_B_addr_58, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 801 'load' 'MemBank_B_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_69 : Operation 802 [1/1] (0.00ns)   --->   "%MemBank_B_addr_59 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 59" [mnist_AXI_Stream.cpp:136]   --->   Operation 802 'getelementptr' 'MemBank_B_addr_59' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 803 [2/2] (3.25ns)   --->   "%MemBank_B_load_59 = load i16* %MemBank_B_addr_59, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 803 'load' 'MemBank_B_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 70 <SV = 69> <Delay = 6.50>
ST_70 : Operation 804 [1/2] (3.25ns)   --->   "%MemBank_B_load_58 = load i16* %MemBank_B_addr_58, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 804 'load' 'MemBank_B_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 805 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_58 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 58" [mnist_AXI_Stream.cpp:136]   --->   Operation 805 'getelementptr' 'MemBank_Out_addr_58' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 806 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_58, i16* %MemBank_Out_addr_58, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 807 [1/2] (3.25ns)   --->   "%MemBank_B_load_59 = load i16* %MemBank_B_addr_59, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 807 'load' 'MemBank_B_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 808 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_59 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 59" [mnist_AXI_Stream.cpp:136]   --->   Operation 808 'getelementptr' 'MemBank_Out_addr_59' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 809 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_59, i16* %MemBank_Out_addr_59, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 809 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 810 [1/1] (0.00ns)   --->   "%MemBank_B_addr_60 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 60" [mnist_AXI_Stream.cpp:136]   --->   Operation 810 'getelementptr' 'MemBank_B_addr_60' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 811 [2/2] (3.25ns)   --->   "%MemBank_B_load_60 = load i16* %MemBank_B_addr_60, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 811 'load' 'MemBank_B_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_70 : Operation 812 [1/1] (0.00ns)   --->   "%MemBank_B_addr_61 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 61" [mnist_AXI_Stream.cpp:136]   --->   Operation 812 'getelementptr' 'MemBank_B_addr_61' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 813 [2/2] (3.25ns)   --->   "%MemBank_B_load_61 = load i16* %MemBank_B_addr_61, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 813 'load' 'MemBank_B_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 71 <SV = 70> <Delay = 6.50>
ST_71 : Operation 814 [1/2] (3.25ns)   --->   "%MemBank_B_load_60 = load i16* %MemBank_B_addr_60, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 814 'load' 'MemBank_B_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 815 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_60 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 60" [mnist_AXI_Stream.cpp:136]   --->   Operation 815 'getelementptr' 'MemBank_Out_addr_60' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 816 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_60, i16* %MemBank_Out_addr_60, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 816 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 817 [1/2] (3.25ns)   --->   "%MemBank_B_load_61 = load i16* %MemBank_B_addr_61, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 817 'load' 'MemBank_B_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 818 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_61 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 61" [mnist_AXI_Stream.cpp:136]   --->   Operation 818 'getelementptr' 'MemBank_Out_addr_61' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 819 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_61, i16* %MemBank_Out_addr_61, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 819 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 820 [1/1] (0.00ns)   --->   "%MemBank_B_addr_62 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 62" [mnist_AXI_Stream.cpp:136]   --->   Operation 820 'getelementptr' 'MemBank_B_addr_62' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 821 [2/2] (3.25ns)   --->   "%MemBank_B_load_62 = load i16* %MemBank_B_addr_62, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 821 'load' 'MemBank_B_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_71 : Operation 822 [1/1] (0.00ns)   --->   "%MemBank_B_addr_63 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 63" [mnist_AXI_Stream.cpp:136]   --->   Operation 822 'getelementptr' 'MemBank_B_addr_63' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 823 [2/2] (3.25ns)   --->   "%MemBank_B_load_63 = load i16* %MemBank_B_addr_63, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 823 'load' 'MemBank_B_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 72 <SV = 71> <Delay = 6.50>
ST_72 : Operation 824 [1/2] (3.25ns)   --->   "%MemBank_B_load_62 = load i16* %MemBank_B_addr_62, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 824 'load' 'MemBank_B_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 825 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_62 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 62" [mnist_AXI_Stream.cpp:136]   --->   Operation 825 'getelementptr' 'MemBank_Out_addr_62' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 826 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_62, i16* %MemBank_Out_addr_62, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 827 [1/2] (3.25ns)   --->   "%MemBank_B_load_63 = load i16* %MemBank_B_addr_63, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 827 'load' 'MemBank_B_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 828 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_63 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 63" [mnist_AXI_Stream.cpp:136]   --->   Operation 828 'getelementptr' 'MemBank_Out_addr_63' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 829 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_63, i16* %MemBank_Out_addr_63, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 830 [1/1] (0.00ns)   --->   "%MemBank_B_addr_64 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 64" [mnist_AXI_Stream.cpp:136]   --->   Operation 830 'getelementptr' 'MemBank_B_addr_64' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 831 [2/2] (3.25ns)   --->   "%MemBank_B_load_64 = load i16* %MemBank_B_addr_64, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 831 'load' 'MemBank_B_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_72 : Operation 832 [1/1] (0.00ns)   --->   "%MemBank_B_addr_65 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 65" [mnist_AXI_Stream.cpp:136]   --->   Operation 832 'getelementptr' 'MemBank_B_addr_65' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 833 [2/2] (3.25ns)   --->   "%MemBank_B_load_65 = load i16* %MemBank_B_addr_65, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 833 'load' 'MemBank_B_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 73 <SV = 72> <Delay = 6.50>
ST_73 : Operation 834 [1/2] (3.25ns)   --->   "%MemBank_B_load_64 = load i16* %MemBank_B_addr_64, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 834 'load' 'MemBank_B_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 835 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_64 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 64" [mnist_AXI_Stream.cpp:136]   --->   Operation 835 'getelementptr' 'MemBank_Out_addr_64' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 836 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_64, i16* %MemBank_Out_addr_64, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 837 [1/2] (3.25ns)   --->   "%MemBank_B_load_65 = load i16* %MemBank_B_addr_65, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 837 'load' 'MemBank_B_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 838 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_65 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 65" [mnist_AXI_Stream.cpp:136]   --->   Operation 838 'getelementptr' 'MemBank_Out_addr_65' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 839 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_65, i16* %MemBank_Out_addr_65, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 839 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 840 [1/1] (0.00ns)   --->   "%MemBank_B_addr_66 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 66" [mnist_AXI_Stream.cpp:136]   --->   Operation 840 'getelementptr' 'MemBank_B_addr_66' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 841 [2/2] (3.25ns)   --->   "%MemBank_B_load_66 = load i16* %MemBank_B_addr_66, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 841 'load' 'MemBank_B_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_73 : Operation 842 [1/1] (0.00ns)   --->   "%MemBank_B_addr_67 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 67" [mnist_AXI_Stream.cpp:136]   --->   Operation 842 'getelementptr' 'MemBank_B_addr_67' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 843 [2/2] (3.25ns)   --->   "%MemBank_B_load_67 = load i16* %MemBank_B_addr_67, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 843 'load' 'MemBank_B_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 74 <SV = 73> <Delay = 6.50>
ST_74 : Operation 844 [1/2] (3.25ns)   --->   "%MemBank_B_load_66 = load i16* %MemBank_B_addr_66, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 844 'load' 'MemBank_B_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 845 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_66 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 66" [mnist_AXI_Stream.cpp:136]   --->   Operation 845 'getelementptr' 'MemBank_Out_addr_66' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 846 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_66, i16* %MemBank_Out_addr_66, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 847 [1/2] (3.25ns)   --->   "%MemBank_B_load_67 = load i16* %MemBank_B_addr_67, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 847 'load' 'MemBank_B_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 848 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_67 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 67" [mnist_AXI_Stream.cpp:136]   --->   Operation 848 'getelementptr' 'MemBank_Out_addr_67' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 849 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_67, i16* %MemBank_Out_addr_67, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 849 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 850 [1/1] (0.00ns)   --->   "%MemBank_B_addr_68 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 68" [mnist_AXI_Stream.cpp:136]   --->   Operation 850 'getelementptr' 'MemBank_B_addr_68' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 851 [2/2] (3.25ns)   --->   "%MemBank_B_load_68 = load i16* %MemBank_B_addr_68, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 851 'load' 'MemBank_B_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_74 : Operation 852 [1/1] (0.00ns)   --->   "%MemBank_B_addr_69 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 69" [mnist_AXI_Stream.cpp:136]   --->   Operation 852 'getelementptr' 'MemBank_B_addr_69' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 853 [2/2] (3.25ns)   --->   "%MemBank_B_load_69 = load i16* %MemBank_B_addr_69, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 853 'load' 'MemBank_B_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 75 <SV = 74> <Delay = 6.50>
ST_75 : Operation 854 [1/2] (3.25ns)   --->   "%MemBank_B_load_68 = load i16* %MemBank_B_addr_68, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 854 'load' 'MemBank_B_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 855 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_68 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 68" [mnist_AXI_Stream.cpp:136]   --->   Operation 855 'getelementptr' 'MemBank_Out_addr_68' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 856 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_68, i16* %MemBank_Out_addr_68, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 857 [1/2] (3.25ns)   --->   "%MemBank_B_load_69 = load i16* %MemBank_B_addr_69, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 857 'load' 'MemBank_B_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 858 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_69 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 69" [mnist_AXI_Stream.cpp:136]   --->   Operation 858 'getelementptr' 'MemBank_Out_addr_69' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 859 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_69, i16* %MemBank_Out_addr_69, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 859 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 860 [1/1] (0.00ns)   --->   "%MemBank_B_addr_70 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 70" [mnist_AXI_Stream.cpp:136]   --->   Operation 860 'getelementptr' 'MemBank_B_addr_70' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 861 [2/2] (3.25ns)   --->   "%MemBank_B_load_70 = load i16* %MemBank_B_addr_70, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 861 'load' 'MemBank_B_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_75 : Operation 862 [1/1] (0.00ns)   --->   "%MemBank_B_addr_71 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 71" [mnist_AXI_Stream.cpp:136]   --->   Operation 862 'getelementptr' 'MemBank_B_addr_71' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 863 [2/2] (3.25ns)   --->   "%MemBank_B_load_71 = load i16* %MemBank_B_addr_71, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 863 'load' 'MemBank_B_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 76 <SV = 75> <Delay = 6.50>
ST_76 : Operation 864 [1/2] (3.25ns)   --->   "%MemBank_B_load_70 = load i16* %MemBank_B_addr_70, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 864 'load' 'MemBank_B_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 865 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_70 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 70" [mnist_AXI_Stream.cpp:136]   --->   Operation 865 'getelementptr' 'MemBank_Out_addr_70' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 866 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_70, i16* %MemBank_Out_addr_70, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 866 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 867 [1/2] (3.25ns)   --->   "%MemBank_B_load_71 = load i16* %MemBank_B_addr_71, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 867 'load' 'MemBank_B_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 868 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_71 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 71" [mnist_AXI_Stream.cpp:136]   --->   Operation 868 'getelementptr' 'MemBank_Out_addr_71' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 869 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_71, i16* %MemBank_Out_addr_71, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 870 [1/1] (0.00ns)   --->   "%MemBank_B_addr_72 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 72" [mnist_AXI_Stream.cpp:136]   --->   Operation 870 'getelementptr' 'MemBank_B_addr_72' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 871 [2/2] (3.25ns)   --->   "%MemBank_B_load_72 = load i16* %MemBank_B_addr_72, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 871 'load' 'MemBank_B_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_76 : Operation 872 [1/1] (0.00ns)   --->   "%MemBank_B_addr_73 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 73" [mnist_AXI_Stream.cpp:136]   --->   Operation 872 'getelementptr' 'MemBank_B_addr_73' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 873 [2/2] (3.25ns)   --->   "%MemBank_B_load_73 = load i16* %MemBank_B_addr_73, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 873 'load' 'MemBank_B_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 77 <SV = 76> <Delay = 6.50>
ST_77 : Operation 874 [1/2] (3.25ns)   --->   "%MemBank_B_load_72 = load i16* %MemBank_B_addr_72, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 874 'load' 'MemBank_B_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 875 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_72 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 72" [mnist_AXI_Stream.cpp:136]   --->   Operation 875 'getelementptr' 'MemBank_Out_addr_72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 876 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_72, i16* %MemBank_Out_addr_72, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 876 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 877 [1/2] (3.25ns)   --->   "%MemBank_B_load_73 = load i16* %MemBank_B_addr_73, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 877 'load' 'MemBank_B_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 878 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_73 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 73" [mnist_AXI_Stream.cpp:136]   --->   Operation 878 'getelementptr' 'MemBank_Out_addr_73' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 879 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_73, i16* %MemBank_Out_addr_73, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 879 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 880 [1/1] (0.00ns)   --->   "%MemBank_B_addr_74 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 74" [mnist_AXI_Stream.cpp:136]   --->   Operation 880 'getelementptr' 'MemBank_B_addr_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 881 [2/2] (3.25ns)   --->   "%MemBank_B_load_74 = load i16* %MemBank_B_addr_74, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 881 'load' 'MemBank_B_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_77 : Operation 882 [1/1] (0.00ns)   --->   "%MemBank_B_addr_75 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 75" [mnist_AXI_Stream.cpp:136]   --->   Operation 882 'getelementptr' 'MemBank_B_addr_75' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 883 [2/2] (3.25ns)   --->   "%MemBank_B_load_75 = load i16* %MemBank_B_addr_75, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 883 'load' 'MemBank_B_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 78 <SV = 77> <Delay = 6.50>
ST_78 : Operation 884 [1/2] (3.25ns)   --->   "%MemBank_B_load_74 = load i16* %MemBank_B_addr_74, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 884 'load' 'MemBank_B_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 885 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_74 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 74" [mnist_AXI_Stream.cpp:136]   --->   Operation 885 'getelementptr' 'MemBank_Out_addr_74' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 886 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_74, i16* %MemBank_Out_addr_74, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 886 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 887 [1/2] (3.25ns)   --->   "%MemBank_B_load_75 = load i16* %MemBank_B_addr_75, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 887 'load' 'MemBank_B_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 888 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_75 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 75" [mnist_AXI_Stream.cpp:136]   --->   Operation 888 'getelementptr' 'MemBank_Out_addr_75' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 889 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_75, i16* %MemBank_Out_addr_75, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 889 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 890 [1/1] (0.00ns)   --->   "%MemBank_B_addr_76 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 76" [mnist_AXI_Stream.cpp:136]   --->   Operation 890 'getelementptr' 'MemBank_B_addr_76' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 891 [2/2] (3.25ns)   --->   "%MemBank_B_load_76 = load i16* %MemBank_B_addr_76, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 891 'load' 'MemBank_B_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_78 : Operation 892 [1/1] (0.00ns)   --->   "%MemBank_B_addr_77 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 77" [mnist_AXI_Stream.cpp:136]   --->   Operation 892 'getelementptr' 'MemBank_B_addr_77' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 893 [2/2] (3.25ns)   --->   "%MemBank_B_load_77 = load i16* %MemBank_B_addr_77, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 893 'load' 'MemBank_B_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 79 <SV = 78> <Delay = 6.50>
ST_79 : Operation 894 [1/2] (3.25ns)   --->   "%MemBank_B_load_76 = load i16* %MemBank_B_addr_76, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 894 'load' 'MemBank_B_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 895 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_76 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 76" [mnist_AXI_Stream.cpp:136]   --->   Operation 895 'getelementptr' 'MemBank_Out_addr_76' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 896 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_76, i16* %MemBank_Out_addr_76, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 897 [1/2] (3.25ns)   --->   "%MemBank_B_load_77 = load i16* %MemBank_B_addr_77, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 897 'load' 'MemBank_B_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 898 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_77 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 77" [mnist_AXI_Stream.cpp:136]   --->   Operation 898 'getelementptr' 'MemBank_Out_addr_77' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 899 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_77, i16* %MemBank_Out_addr_77, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 899 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 900 [1/1] (0.00ns)   --->   "%MemBank_B_addr_78 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 78" [mnist_AXI_Stream.cpp:136]   --->   Operation 900 'getelementptr' 'MemBank_B_addr_78' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 901 [2/2] (3.25ns)   --->   "%MemBank_B_load_78 = load i16* %MemBank_B_addr_78, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 901 'load' 'MemBank_B_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_79 : Operation 902 [1/1] (0.00ns)   --->   "%MemBank_B_addr_79 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 79" [mnist_AXI_Stream.cpp:136]   --->   Operation 902 'getelementptr' 'MemBank_B_addr_79' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 903 [2/2] (3.25ns)   --->   "%MemBank_B_load_79 = load i16* %MemBank_B_addr_79, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 903 'load' 'MemBank_B_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 80 <SV = 79> <Delay = 6.50>
ST_80 : Operation 904 [1/2] (3.25ns)   --->   "%MemBank_B_load_78 = load i16* %MemBank_B_addr_78, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 904 'load' 'MemBank_B_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 905 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_78 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 78" [mnist_AXI_Stream.cpp:136]   --->   Operation 905 'getelementptr' 'MemBank_Out_addr_78' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 906 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_78, i16* %MemBank_Out_addr_78, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 906 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 907 [1/2] (3.25ns)   --->   "%MemBank_B_load_79 = load i16* %MemBank_B_addr_79, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 907 'load' 'MemBank_B_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 908 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_79 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 79" [mnist_AXI_Stream.cpp:136]   --->   Operation 908 'getelementptr' 'MemBank_Out_addr_79' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 909 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_79, i16* %MemBank_Out_addr_79, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 909 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 910 [1/1] (0.00ns)   --->   "%MemBank_B_addr_80 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 80" [mnist_AXI_Stream.cpp:136]   --->   Operation 910 'getelementptr' 'MemBank_B_addr_80' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 911 [2/2] (3.25ns)   --->   "%MemBank_B_load_80 = load i16* %MemBank_B_addr_80, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 911 'load' 'MemBank_B_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_80 : Operation 912 [1/1] (0.00ns)   --->   "%MemBank_B_addr_81 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 81" [mnist_AXI_Stream.cpp:136]   --->   Operation 912 'getelementptr' 'MemBank_B_addr_81' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 913 [2/2] (3.25ns)   --->   "%MemBank_B_load_81 = load i16* %MemBank_B_addr_81, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 913 'load' 'MemBank_B_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 81 <SV = 80> <Delay = 6.50>
ST_81 : Operation 914 [1/2] (3.25ns)   --->   "%MemBank_B_load_80 = load i16* %MemBank_B_addr_80, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 914 'load' 'MemBank_B_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 915 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_80 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 80" [mnist_AXI_Stream.cpp:136]   --->   Operation 915 'getelementptr' 'MemBank_Out_addr_80' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 916 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_80, i16* %MemBank_Out_addr_80, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 917 [1/2] (3.25ns)   --->   "%MemBank_B_load_81 = load i16* %MemBank_B_addr_81, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 917 'load' 'MemBank_B_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 918 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_81 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 81" [mnist_AXI_Stream.cpp:136]   --->   Operation 918 'getelementptr' 'MemBank_Out_addr_81' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 919 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_81, i16* %MemBank_Out_addr_81, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 919 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 920 [1/1] (0.00ns)   --->   "%MemBank_B_addr_82 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 82" [mnist_AXI_Stream.cpp:136]   --->   Operation 920 'getelementptr' 'MemBank_B_addr_82' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 921 [2/2] (3.25ns)   --->   "%MemBank_B_load_82 = load i16* %MemBank_B_addr_82, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 921 'load' 'MemBank_B_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_81 : Operation 922 [1/1] (0.00ns)   --->   "%MemBank_B_addr_83 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 83" [mnist_AXI_Stream.cpp:136]   --->   Operation 922 'getelementptr' 'MemBank_B_addr_83' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 923 [2/2] (3.25ns)   --->   "%MemBank_B_load_83 = load i16* %MemBank_B_addr_83, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 923 'load' 'MemBank_B_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 82 <SV = 81> <Delay = 6.50>
ST_82 : Operation 924 [1/2] (3.25ns)   --->   "%MemBank_B_load_82 = load i16* %MemBank_B_addr_82, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 924 'load' 'MemBank_B_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 925 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_82 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 82" [mnist_AXI_Stream.cpp:136]   --->   Operation 925 'getelementptr' 'MemBank_Out_addr_82' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 926 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_82, i16* %MemBank_Out_addr_82, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 926 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 927 [1/2] (3.25ns)   --->   "%MemBank_B_load_83 = load i16* %MemBank_B_addr_83, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 927 'load' 'MemBank_B_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 928 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_83 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 83" [mnist_AXI_Stream.cpp:136]   --->   Operation 928 'getelementptr' 'MemBank_Out_addr_83' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 929 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_83, i16* %MemBank_Out_addr_83, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 929 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 930 [1/1] (0.00ns)   --->   "%MemBank_B_addr_84 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 84" [mnist_AXI_Stream.cpp:136]   --->   Operation 930 'getelementptr' 'MemBank_B_addr_84' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 931 [2/2] (3.25ns)   --->   "%MemBank_B_load_84 = load i16* %MemBank_B_addr_84, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 931 'load' 'MemBank_B_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_82 : Operation 932 [1/1] (0.00ns)   --->   "%MemBank_B_addr_85 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 85" [mnist_AXI_Stream.cpp:136]   --->   Operation 932 'getelementptr' 'MemBank_B_addr_85' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 933 [2/2] (3.25ns)   --->   "%MemBank_B_load_85 = load i16* %MemBank_B_addr_85, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 933 'load' 'MemBank_B_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 83 <SV = 82> <Delay = 6.50>
ST_83 : Operation 934 [1/2] (3.25ns)   --->   "%MemBank_B_load_84 = load i16* %MemBank_B_addr_84, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 934 'load' 'MemBank_B_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 935 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_84 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 84" [mnist_AXI_Stream.cpp:136]   --->   Operation 935 'getelementptr' 'MemBank_Out_addr_84' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 936 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_84, i16* %MemBank_Out_addr_84, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 937 [1/2] (3.25ns)   --->   "%MemBank_B_load_85 = load i16* %MemBank_B_addr_85, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 937 'load' 'MemBank_B_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 938 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_85 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 85" [mnist_AXI_Stream.cpp:136]   --->   Operation 938 'getelementptr' 'MemBank_Out_addr_85' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 939 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_85, i16* %MemBank_Out_addr_85, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 939 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 940 [1/1] (0.00ns)   --->   "%MemBank_B_addr_86 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 86" [mnist_AXI_Stream.cpp:136]   --->   Operation 940 'getelementptr' 'MemBank_B_addr_86' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 941 [2/2] (3.25ns)   --->   "%MemBank_B_load_86 = load i16* %MemBank_B_addr_86, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 941 'load' 'MemBank_B_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_83 : Operation 942 [1/1] (0.00ns)   --->   "%MemBank_B_addr_87 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 87" [mnist_AXI_Stream.cpp:136]   --->   Operation 942 'getelementptr' 'MemBank_B_addr_87' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 943 [2/2] (3.25ns)   --->   "%MemBank_B_load_87 = load i16* %MemBank_B_addr_87, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 943 'load' 'MemBank_B_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 84 <SV = 83> <Delay = 6.50>
ST_84 : Operation 944 [1/2] (3.25ns)   --->   "%MemBank_B_load_86 = load i16* %MemBank_B_addr_86, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 944 'load' 'MemBank_B_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 945 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_86 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 86" [mnist_AXI_Stream.cpp:136]   --->   Operation 945 'getelementptr' 'MemBank_Out_addr_86' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 946 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_86, i16* %MemBank_Out_addr_86, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 946 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 947 [1/2] (3.25ns)   --->   "%MemBank_B_load_87 = load i16* %MemBank_B_addr_87, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 947 'load' 'MemBank_B_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 948 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_87 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 87" [mnist_AXI_Stream.cpp:136]   --->   Operation 948 'getelementptr' 'MemBank_Out_addr_87' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 949 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_87, i16* %MemBank_Out_addr_87, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 949 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 950 [1/1] (0.00ns)   --->   "%MemBank_B_addr_88 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 88" [mnist_AXI_Stream.cpp:136]   --->   Operation 950 'getelementptr' 'MemBank_B_addr_88' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 951 [2/2] (3.25ns)   --->   "%MemBank_B_load_88 = load i16* %MemBank_B_addr_88, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 951 'load' 'MemBank_B_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_84 : Operation 952 [1/1] (0.00ns)   --->   "%MemBank_B_addr_89 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 89" [mnist_AXI_Stream.cpp:136]   --->   Operation 952 'getelementptr' 'MemBank_B_addr_89' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 953 [2/2] (3.25ns)   --->   "%MemBank_B_load_89 = load i16* %MemBank_B_addr_89, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 953 'load' 'MemBank_B_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 85 <SV = 84> <Delay = 6.50>
ST_85 : Operation 954 [1/2] (3.25ns)   --->   "%MemBank_B_load_88 = load i16* %MemBank_B_addr_88, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 954 'load' 'MemBank_B_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 955 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_88 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 88" [mnist_AXI_Stream.cpp:136]   --->   Operation 955 'getelementptr' 'MemBank_Out_addr_88' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 956 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_88, i16* %MemBank_Out_addr_88, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 957 [1/2] (3.25ns)   --->   "%MemBank_B_load_89 = load i16* %MemBank_B_addr_89, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 957 'load' 'MemBank_B_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 958 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_89 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 89" [mnist_AXI_Stream.cpp:136]   --->   Operation 958 'getelementptr' 'MemBank_Out_addr_89' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 959 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_89, i16* %MemBank_Out_addr_89, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 959 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 960 [1/1] (0.00ns)   --->   "%MemBank_B_addr_90 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 90" [mnist_AXI_Stream.cpp:136]   --->   Operation 960 'getelementptr' 'MemBank_B_addr_90' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 961 [2/2] (3.25ns)   --->   "%MemBank_B_load_90 = load i16* %MemBank_B_addr_90, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 961 'load' 'MemBank_B_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_85 : Operation 962 [1/1] (0.00ns)   --->   "%MemBank_B_addr_91 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 91" [mnist_AXI_Stream.cpp:136]   --->   Operation 962 'getelementptr' 'MemBank_B_addr_91' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 963 [2/2] (3.25ns)   --->   "%MemBank_B_load_91 = load i16* %MemBank_B_addr_91, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 963 'load' 'MemBank_B_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 86 <SV = 85> <Delay = 6.50>
ST_86 : Operation 964 [1/2] (3.25ns)   --->   "%MemBank_B_load_90 = load i16* %MemBank_B_addr_90, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 964 'load' 'MemBank_B_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 965 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_90 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 90" [mnist_AXI_Stream.cpp:136]   --->   Operation 965 'getelementptr' 'MemBank_Out_addr_90' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 966 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_90, i16* %MemBank_Out_addr_90, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 966 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 967 [1/2] (3.25ns)   --->   "%MemBank_B_load_91 = load i16* %MemBank_B_addr_91, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 967 'load' 'MemBank_B_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 968 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_91 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 91" [mnist_AXI_Stream.cpp:136]   --->   Operation 968 'getelementptr' 'MemBank_Out_addr_91' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 969 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_91, i16* %MemBank_Out_addr_91, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 969 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 970 [1/1] (0.00ns)   --->   "%MemBank_B_addr_92 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 92" [mnist_AXI_Stream.cpp:136]   --->   Operation 970 'getelementptr' 'MemBank_B_addr_92' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 971 [2/2] (3.25ns)   --->   "%MemBank_B_load_92 = load i16* %MemBank_B_addr_92, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 971 'load' 'MemBank_B_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_86 : Operation 972 [1/1] (0.00ns)   --->   "%MemBank_B_addr_93 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 93" [mnist_AXI_Stream.cpp:136]   --->   Operation 972 'getelementptr' 'MemBank_B_addr_93' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 973 [2/2] (3.25ns)   --->   "%MemBank_B_load_93 = load i16* %MemBank_B_addr_93, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 973 'load' 'MemBank_B_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 87 <SV = 86> <Delay = 6.50>
ST_87 : Operation 974 [1/2] (3.25ns)   --->   "%MemBank_B_load_92 = load i16* %MemBank_B_addr_92, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 974 'load' 'MemBank_B_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 975 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_92 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 92" [mnist_AXI_Stream.cpp:136]   --->   Operation 975 'getelementptr' 'MemBank_Out_addr_92' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 976 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_92, i16* %MemBank_Out_addr_92, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 976 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 977 [1/2] (3.25ns)   --->   "%MemBank_B_load_93 = load i16* %MemBank_B_addr_93, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 977 'load' 'MemBank_B_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 978 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_93 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 93" [mnist_AXI_Stream.cpp:136]   --->   Operation 978 'getelementptr' 'MemBank_Out_addr_93' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 979 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_93, i16* %MemBank_Out_addr_93, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 979 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 980 [1/1] (0.00ns)   --->   "%MemBank_B_addr_94 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 94" [mnist_AXI_Stream.cpp:136]   --->   Operation 980 'getelementptr' 'MemBank_B_addr_94' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 981 [2/2] (3.25ns)   --->   "%MemBank_B_load_94 = load i16* %MemBank_B_addr_94, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 981 'load' 'MemBank_B_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_87 : Operation 982 [1/1] (0.00ns)   --->   "%MemBank_B_addr_95 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 95" [mnist_AXI_Stream.cpp:136]   --->   Operation 982 'getelementptr' 'MemBank_B_addr_95' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 983 [2/2] (3.25ns)   --->   "%MemBank_B_load_95 = load i16* %MemBank_B_addr_95, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 983 'load' 'MemBank_B_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 88 <SV = 87> <Delay = 6.50>
ST_88 : Operation 984 [1/2] (3.25ns)   --->   "%MemBank_B_load_94 = load i16* %MemBank_B_addr_94, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 984 'load' 'MemBank_B_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 985 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_94 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 94" [mnist_AXI_Stream.cpp:136]   --->   Operation 985 'getelementptr' 'MemBank_Out_addr_94' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 986 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_94, i16* %MemBank_Out_addr_94, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 986 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 987 [1/2] (3.25ns)   --->   "%MemBank_B_load_95 = load i16* %MemBank_B_addr_95, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 987 'load' 'MemBank_B_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 988 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_95 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 95" [mnist_AXI_Stream.cpp:136]   --->   Operation 988 'getelementptr' 'MemBank_Out_addr_95' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 989 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_95, i16* %MemBank_Out_addr_95, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 989 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 990 [1/1] (0.00ns)   --->   "%MemBank_B_addr_96 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 96" [mnist_AXI_Stream.cpp:136]   --->   Operation 990 'getelementptr' 'MemBank_B_addr_96' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 991 [2/2] (3.25ns)   --->   "%MemBank_B_load_96 = load i16* %MemBank_B_addr_96, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 991 'load' 'MemBank_B_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_88 : Operation 992 [1/1] (0.00ns)   --->   "%MemBank_B_addr_97 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 97" [mnist_AXI_Stream.cpp:136]   --->   Operation 992 'getelementptr' 'MemBank_B_addr_97' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 993 [2/2] (3.25ns)   --->   "%MemBank_B_load_97 = load i16* %MemBank_B_addr_97, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 993 'load' 'MemBank_B_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 89 <SV = 88> <Delay = 6.50>
ST_89 : Operation 994 [1/2] (3.25ns)   --->   "%MemBank_B_load_96 = load i16* %MemBank_B_addr_96, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 994 'load' 'MemBank_B_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 995 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_96 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 96" [mnist_AXI_Stream.cpp:136]   --->   Operation 995 'getelementptr' 'MemBank_Out_addr_96' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 996 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_96, i16* %MemBank_Out_addr_96, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 997 [1/2] (3.25ns)   --->   "%MemBank_B_load_97 = load i16* %MemBank_B_addr_97, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 997 'load' 'MemBank_B_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 998 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_97 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 97" [mnist_AXI_Stream.cpp:136]   --->   Operation 998 'getelementptr' 'MemBank_Out_addr_97' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 999 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_97, i16* %MemBank_Out_addr_97, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 1000 [1/1] (0.00ns)   --->   "%MemBank_B_addr_98 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 98" [mnist_AXI_Stream.cpp:136]   --->   Operation 1000 'getelementptr' 'MemBank_B_addr_98' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1001 [2/2] (3.25ns)   --->   "%MemBank_B_load_98 = load i16* %MemBank_B_addr_98, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1001 'load' 'MemBank_B_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_89 : Operation 1002 [1/1] (0.00ns)   --->   "%MemBank_B_addr_99 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 99" [mnist_AXI_Stream.cpp:136]   --->   Operation 1002 'getelementptr' 'MemBank_B_addr_99' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1003 [2/2] (3.25ns)   --->   "%MemBank_B_load_99 = load i16* %MemBank_B_addr_99, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1003 'load' 'MemBank_B_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 90 <SV = 89> <Delay = 6.50>
ST_90 : Operation 1004 [1/2] (3.25ns)   --->   "%MemBank_B_load_98 = load i16* %MemBank_B_addr_98, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1004 'load' 'MemBank_B_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1005 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_98 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 98" [mnist_AXI_Stream.cpp:136]   --->   Operation 1005 'getelementptr' 'MemBank_Out_addr_98' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1006 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_98, i16* %MemBank_Out_addr_98, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1006 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1007 [1/2] (3.25ns)   --->   "%MemBank_B_load_99 = load i16* %MemBank_B_addr_99, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1007 'load' 'MemBank_B_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1008 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_99 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 99" [mnist_AXI_Stream.cpp:136]   --->   Operation 1008 'getelementptr' 'MemBank_Out_addr_99' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1009 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_99, i16* %MemBank_Out_addr_99, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1009 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1010 [1/1] (0.00ns)   --->   "%MemBank_B_addr_100 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 100" [mnist_AXI_Stream.cpp:136]   --->   Operation 1010 'getelementptr' 'MemBank_B_addr_100' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1011 [2/2] (3.25ns)   --->   "%MemBank_B_load_100 = load i16* %MemBank_B_addr_100, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1011 'load' 'MemBank_B_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_90 : Operation 1012 [1/1] (0.00ns)   --->   "%MemBank_B_addr_101 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 101" [mnist_AXI_Stream.cpp:136]   --->   Operation 1012 'getelementptr' 'MemBank_B_addr_101' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1013 [2/2] (3.25ns)   --->   "%MemBank_B_load_101 = load i16* %MemBank_B_addr_101, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1013 'load' 'MemBank_B_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 91 <SV = 90> <Delay = 6.50>
ST_91 : Operation 1014 [1/2] (3.25ns)   --->   "%MemBank_B_load_100 = load i16* %MemBank_B_addr_100, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1014 'load' 'MemBank_B_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1015 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_100 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 100" [mnist_AXI_Stream.cpp:136]   --->   Operation 1015 'getelementptr' 'MemBank_Out_addr_100' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1016 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_100, i16* %MemBank_Out_addr_100, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1016 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1017 [1/2] (3.25ns)   --->   "%MemBank_B_load_101 = load i16* %MemBank_B_addr_101, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1017 'load' 'MemBank_B_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1018 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_101 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 101" [mnist_AXI_Stream.cpp:136]   --->   Operation 1018 'getelementptr' 'MemBank_Out_addr_101' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1019 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_101, i16* %MemBank_Out_addr_101, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1019 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1020 [1/1] (0.00ns)   --->   "%MemBank_B_addr_102 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 102" [mnist_AXI_Stream.cpp:136]   --->   Operation 1020 'getelementptr' 'MemBank_B_addr_102' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1021 [2/2] (3.25ns)   --->   "%MemBank_B_load_102 = load i16* %MemBank_B_addr_102, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1021 'load' 'MemBank_B_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_91 : Operation 1022 [1/1] (0.00ns)   --->   "%MemBank_B_addr_103 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 103" [mnist_AXI_Stream.cpp:136]   --->   Operation 1022 'getelementptr' 'MemBank_B_addr_103' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1023 [2/2] (3.25ns)   --->   "%MemBank_B_load_103 = load i16* %MemBank_B_addr_103, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1023 'load' 'MemBank_B_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 92 <SV = 91> <Delay = 6.50>
ST_92 : Operation 1024 [1/2] (3.25ns)   --->   "%MemBank_B_load_102 = load i16* %MemBank_B_addr_102, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1024 'load' 'MemBank_B_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1025 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_102 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 102" [mnist_AXI_Stream.cpp:136]   --->   Operation 1025 'getelementptr' 'MemBank_Out_addr_102' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1026 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_102, i16* %MemBank_Out_addr_102, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1027 [1/2] (3.25ns)   --->   "%MemBank_B_load_103 = load i16* %MemBank_B_addr_103, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1027 'load' 'MemBank_B_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1028 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_103 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 103" [mnist_AXI_Stream.cpp:136]   --->   Operation 1028 'getelementptr' 'MemBank_Out_addr_103' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1029 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_103, i16* %MemBank_Out_addr_103, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1029 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1030 [1/1] (0.00ns)   --->   "%MemBank_B_addr_104 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 104" [mnist_AXI_Stream.cpp:136]   --->   Operation 1030 'getelementptr' 'MemBank_B_addr_104' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1031 [2/2] (3.25ns)   --->   "%MemBank_B_load_104 = load i16* %MemBank_B_addr_104, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1031 'load' 'MemBank_B_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_92 : Operation 1032 [1/1] (0.00ns)   --->   "%MemBank_B_addr_105 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 105" [mnist_AXI_Stream.cpp:136]   --->   Operation 1032 'getelementptr' 'MemBank_B_addr_105' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1033 [2/2] (3.25ns)   --->   "%MemBank_B_load_105 = load i16* %MemBank_B_addr_105, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1033 'load' 'MemBank_B_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 93 <SV = 92> <Delay = 6.50>
ST_93 : Operation 1034 [1/2] (3.25ns)   --->   "%MemBank_B_load_104 = load i16* %MemBank_B_addr_104, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1034 'load' 'MemBank_B_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1035 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_104 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 104" [mnist_AXI_Stream.cpp:136]   --->   Operation 1035 'getelementptr' 'MemBank_Out_addr_104' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1036 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_104, i16* %MemBank_Out_addr_104, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1036 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1037 [1/2] (3.25ns)   --->   "%MemBank_B_load_105 = load i16* %MemBank_B_addr_105, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1037 'load' 'MemBank_B_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1038 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_105 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 105" [mnist_AXI_Stream.cpp:136]   --->   Operation 1038 'getelementptr' 'MemBank_Out_addr_105' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1039 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_105, i16* %MemBank_Out_addr_105, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1039 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1040 [1/1] (0.00ns)   --->   "%MemBank_B_addr_106 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 106" [mnist_AXI_Stream.cpp:136]   --->   Operation 1040 'getelementptr' 'MemBank_B_addr_106' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1041 [2/2] (3.25ns)   --->   "%MemBank_B_load_106 = load i16* %MemBank_B_addr_106, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1041 'load' 'MemBank_B_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_93 : Operation 1042 [1/1] (0.00ns)   --->   "%MemBank_B_addr_107 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 107" [mnist_AXI_Stream.cpp:136]   --->   Operation 1042 'getelementptr' 'MemBank_B_addr_107' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1043 [2/2] (3.25ns)   --->   "%MemBank_B_load_107 = load i16* %MemBank_B_addr_107, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1043 'load' 'MemBank_B_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 94 <SV = 93> <Delay = 6.50>
ST_94 : Operation 1044 [1/2] (3.25ns)   --->   "%MemBank_B_load_106 = load i16* %MemBank_B_addr_106, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1044 'load' 'MemBank_B_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1045 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_106 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 106" [mnist_AXI_Stream.cpp:136]   --->   Operation 1045 'getelementptr' 'MemBank_Out_addr_106' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1046 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_106, i16* %MemBank_Out_addr_106, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1047 [1/2] (3.25ns)   --->   "%MemBank_B_load_107 = load i16* %MemBank_B_addr_107, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1047 'load' 'MemBank_B_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1048 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_107 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 107" [mnist_AXI_Stream.cpp:136]   --->   Operation 1048 'getelementptr' 'MemBank_Out_addr_107' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1049 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_107, i16* %MemBank_Out_addr_107, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1049 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1050 [1/1] (0.00ns)   --->   "%MemBank_B_addr_108 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 108" [mnist_AXI_Stream.cpp:136]   --->   Operation 1050 'getelementptr' 'MemBank_B_addr_108' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1051 [2/2] (3.25ns)   --->   "%MemBank_B_load_108 = load i16* %MemBank_B_addr_108, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1051 'load' 'MemBank_B_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_94 : Operation 1052 [1/1] (0.00ns)   --->   "%MemBank_B_addr_109 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 109" [mnist_AXI_Stream.cpp:136]   --->   Operation 1052 'getelementptr' 'MemBank_B_addr_109' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1053 [2/2] (3.25ns)   --->   "%MemBank_B_load_109 = load i16* %MemBank_B_addr_109, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1053 'load' 'MemBank_B_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 95 <SV = 94> <Delay = 6.50>
ST_95 : Operation 1054 [1/2] (3.25ns)   --->   "%MemBank_B_load_108 = load i16* %MemBank_B_addr_108, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1054 'load' 'MemBank_B_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1055 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_108 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 108" [mnist_AXI_Stream.cpp:136]   --->   Operation 1055 'getelementptr' 'MemBank_Out_addr_108' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1056 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_108, i16* %MemBank_Out_addr_108, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1056 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1057 [1/2] (3.25ns)   --->   "%MemBank_B_load_109 = load i16* %MemBank_B_addr_109, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1057 'load' 'MemBank_B_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1058 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_109 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 109" [mnist_AXI_Stream.cpp:136]   --->   Operation 1058 'getelementptr' 'MemBank_Out_addr_109' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1059 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_109, i16* %MemBank_Out_addr_109, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1059 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1060 [1/1] (0.00ns)   --->   "%MemBank_B_addr_110 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 110" [mnist_AXI_Stream.cpp:136]   --->   Operation 1060 'getelementptr' 'MemBank_B_addr_110' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1061 [2/2] (3.25ns)   --->   "%MemBank_B_load_110 = load i16* %MemBank_B_addr_110, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1061 'load' 'MemBank_B_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_95 : Operation 1062 [1/1] (0.00ns)   --->   "%MemBank_B_addr_111 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 111" [mnist_AXI_Stream.cpp:136]   --->   Operation 1062 'getelementptr' 'MemBank_B_addr_111' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1063 [2/2] (3.25ns)   --->   "%MemBank_B_load_111 = load i16* %MemBank_B_addr_111, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1063 'load' 'MemBank_B_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 96 <SV = 95> <Delay = 6.50>
ST_96 : Operation 1064 [1/2] (3.25ns)   --->   "%MemBank_B_load_110 = load i16* %MemBank_B_addr_110, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1064 'load' 'MemBank_B_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1065 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_110 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 110" [mnist_AXI_Stream.cpp:136]   --->   Operation 1065 'getelementptr' 'MemBank_Out_addr_110' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1066 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_110, i16* %MemBank_Out_addr_110, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1066 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1067 [1/2] (3.25ns)   --->   "%MemBank_B_load_111 = load i16* %MemBank_B_addr_111, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1067 'load' 'MemBank_B_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1068 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_111 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 111" [mnist_AXI_Stream.cpp:136]   --->   Operation 1068 'getelementptr' 'MemBank_Out_addr_111' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1069 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_111, i16* %MemBank_Out_addr_111, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1069 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1070 [1/1] (0.00ns)   --->   "%MemBank_B_addr_112 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 112" [mnist_AXI_Stream.cpp:136]   --->   Operation 1070 'getelementptr' 'MemBank_B_addr_112' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1071 [2/2] (3.25ns)   --->   "%MemBank_B_load_112 = load i16* %MemBank_B_addr_112, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1071 'load' 'MemBank_B_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_96 : Operation 1072 [1/1] (0.00ns)   --->   "%MemBank_B_addr_113 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 113" [mnist_AXI_Stream.cpp:136]   --->   Operation 1072 'getelementptr' 'MemBank_B_addr_113' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1073 [2/2] (3.25ns)   --->   "%MemBank_B_load_113 = load i16* %MemBank_B_addr_113, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1073 'load' 'MemBank_B_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 97 <SV = 96> <Delay = 6.50>
ST_97 : Operation 1074 [1/2] (3.25ns)   --->   "%MemBank_B_load_112 = load i16* %MemBank_B_addr_112, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1074 'load' 'MemBank_B_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1075 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_784 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 112" [mnist_AXI_Stream.cpp:136]   --->   Operation 1075 'getelementptr' 'MemBank_Out_addr_784' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1076 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_112, i16* %MemBank_Out_addr_784, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1077 [1/2] (3.25ns)   --->   "%MemBank_B_load_113 = load i16* %MemBank_B_addr_113, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1077 'load' 'MemBank_B_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1078 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_113 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 113" [mnist_AXI_Stream.cpp:136]   --->   Operation 1078 'getelementptr' 'MemBank_Out_addr_113' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1079 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_113, i16* %MemBank_Out_addr_113, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1079 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1080 [1/1] (0.00ns)   --->   "%MemBank_B_addr_114 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 114" [mnist_AXI_Stream.cpp:136]   --->   Operation 1080 'getelementptr' 'MemBank_B_addr_114' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1081 [2/2] (3.25ns)   --->   "%MemBank_B_load_114 = load i16* %MemBank_B_addr_114, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1081 'load' 'MemBank_B_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_97 : Operation 1082 [1/1] (0.00ns)   --->   "%MemBank_B_addr_115 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 115" [mnist_AXI_Stream.cpp:136]   --->   Operation 1082 'getelementptr' 'MemBank_B_addr_115' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1083 [2/2] (3.25ns)   --->   "%MemBank_B_load_115 = load i16* %MemBank_B_addr_115, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1083 'load' 'MemBank_B_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 98 <SV = 97> <Delay = 6.50>
ST_98 : Operation 1084 [1/2] (3.25ns)   --->   "%MemBank_B_load_114 = load i16* %MemBank_B_addr_114, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1084 'load' 'MemBank_B_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1085 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_114 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 114" [mnist_AXI_Stream.cpp:136]   --->   Operation 1085 'getelementptr' 'MemBank_Out_addr_114' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1086 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_114, i16* %MemBank_Out_addr_114, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1087 [1/2] (3.25ns)   --->   "%MemBank_B_load_115 = load i16* %MemBank_B_addr_115, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1087 'load' 'MemBank_B_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1088 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_115 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 115" [mnist_AXI_Stream.cpp:136]   --->   Operation 1088 'getelementptr' 'MemBank_Out_addr_115' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1089 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_115, i16* %MemBank_Out_addr_115, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1089 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1090 [1/1] (0.00ns)   --->   "%MemBank_B_addr_116 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 116" [mnist_AXI_Stream.cpp:136]   --->   Operation 1090 'getelementptr' 'MemBank_B_addr_116' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1091 [2/2] (3.25ns)   --->   "%MemBank_B_load_116 = load i16* %MemBank_B_addr_116, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1091 'load' 'MemBank_B_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_98 : Operation 1092 [1/1] (0.00ns)   --->   "%MemBank_B_addr_117 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 117" [mnist_AXI_Stream.cpp:136]   --->   Operation 1092 'getelementptr' 'MemBank_B_addr_117' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1093 [2/2] (3.25ns)   --->   "%MemBank_B_load_117 = load i16* %MemBank_B_addr_117, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1093 'load' 'MemBank_B_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 99 <SV = 98> <Delay = 6.50>
ST_99 : Operation 1094 [1/2] (3.25ns)   --->   "%MemBank_B_load_116 = load i16* %MemBank_B_addr_116, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1094 'load' 'MemBank_B_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1095 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_116 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 116" [mnist_AXI_Stream.cpp:136]   --->   Operation 1095 'getelementptr' 'MemBank_Out_addr_116' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1096 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_116, i16* %MemBank_Out_addr_116, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1096 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1097 [1/2] (3.25ns)   --->   "%MemBank_B_load_117 = load i16* %MemBank_B_addr_117, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1097 'load' 'MemBank_B_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1098 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_117 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 117" [mnist_AXI_Stream.cpp:136]   --->   Operation 1098 'getelementptr' 'MemBank_Out_addr_117' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1099 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_117, i16* %MemBank_Out_addr_117, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1099 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1100 [1/1] (0.00ns)   --->   "%MemBank_B_addr_118 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 118" [mnist_AXI_Stream.cpp:136]   --->   Operation 1100 'getelementptr' 'MemBank_B_addr_118' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1101 [2/2] (3.25ns)   --->   "%MemBank_B_load_118 = load i16* %MemBank_B_addr_118, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1101 'load' 'MemBank_B_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_99 : Operation 1102 [1/1] (0.00ns)   --->   "%MemBank_B_addr_119 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 119" [mnist_AXI_Stream.cpp:136]   --->   Operation 1102 'getelementptr' 'MemBank_B_addr_119' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1103 [2/2] (3.25ns)   --->   "%MemBank_B_load_119 = load i16* %MemBank_B_addr_119, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1103 'load' 'MemBank_B_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 100 <SV = 99> <Delay = 6.50>
ST_100 : Operation 1104 [1/2] (3.25ns)   --->   "%MemBank_B_load_118 = load i16* %MemBank_B_addr_118, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1104 'load' 'MemBank_B_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1105 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_118 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 118" [mnist_AXI_Stream.cpp:136]   --->   Operation 1105 'getelementptr' 'MemBank_Out_addr_118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1106 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_118, i16* %MemBank_Out_addr_118, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1107 [1/2] (3.25ns)   --->   "%MemBank_B_load_119 = load i16* %MemBank_B_addr_119, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1107 'load' 'MemBank_B_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1108 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_119 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 119" [mnist_AXI_Stream.cpp:136]   --->   Operation 1108 'getelementptr' 'MemBank_Out_addr_119' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1109 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_119, i16* %MemBank_Out_addr_119, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1110 [1/1] (0.00ns)   --->   "%MemBank_B_addr_120 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 120" [mnist_AXI_Stream.cpp:136]   --->   Operation 1110 'getelementptr' 'MemBank_B_addr_120' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1111 [2/2] (3.25ns)   --->   "%MemBank_B_load_120 = load i16* %MemBank_B_addr_120, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1111 'load' 'MemBank_B_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_100 : Operation 1112 [1/1] (0.00ns)   --->   "%MemBank_B_addr_121 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 121" [mnist_AXI_Stream.cpp:136]   --->   Operation 1112 'getelementptr' 'MemBank_B_addr_121' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1113 [2/2] (3.25ns)   --->   "%MemBank_B_load_121 = load i16* %MemBank_B_addr_121, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1113 'load' 'MemBank_B_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 101 <SV = 100> <Delay = 6.50>
ST_101 : Operation 1114 [1/2] (3.25ns)   --->   "%MemBank_B_load_120 = load i16* %MemBank_B_addr_120, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1114 'load' 'MemBank_B_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1115 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_120 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 120" [mnist_AXI_Stream.cpp:136]   --->   Operation 1115 'getelementptr' 'MemBank_Out_addr_120' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1116 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_120, i16* %MemBank_Out_addr_120, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1117 [1/2] (3.25ns)   --->   "%MemBank_B_load_121 = load i16* %MemBank_B_addr_121, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1117 'load' 'MemBank_B_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1118 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_121 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 121" [mnist_AXI_Stream.cpp:136]   --->   Operation 1118 'getelementptr' 'MemBank_Out_addr_121' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1119 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_121, i16* %MemBank_Out_addr_121, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1120 [1/1] (0.00ns)   --->   "%MemBank_B_addr_122 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 122" [mnist_AXI_Stream.cpp:136]   --->   Operation 1120 'getelementptr' 'MemBank_B_addr_122' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1121 [2/2] (3.25ns)   --->   "%MemBank_B_load_122 = load i16* %MemBank_B_addr_122, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1121 'load' 'MemBank_B_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_101 : Operation 1122 [1/1] (0.00ns)   --->   "%MemBank_B_addr_123 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 123" [mnist_AXI_Stream.cpp:136]   --->   Operation 1122 'getelementptr' 'MemBank_B_addr_123' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1123 [2/2] (3.25ns)   --->   "%MemBank_B_load_123 = load i16* %MemBank_B_addr_123, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1123 'load' 'MemBank_B_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 102 <SV = 101> <Delay = 6.50>
ST_102 : Operation 1124 [1/2] (3.25ns)   --->   "%MemBank_B_load_122 = load i16* %MemBank_B_addr_122, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1124 'load' 'MemBank_B_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1125 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_122 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 122" [mnist_AXI_Stream.cpp:136]   --->   Operation 1125 'getelementptr' 'MemBank_Out_addr_122' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1126 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_122, i16* %MemBank_Out_addr_122, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1127 [1/2] (3.25ns)   --->   "%MemBank_B_load_123 = load i16* %MemBank_B_addr_123, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1127 'load' 'MemBank_B_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1128 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_123 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 123" [mnist_AXI_Stream.cpp:136]   --->   Operation 1128 'getelementptr' 'MemBank_Out_addr_123' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1129 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_123, i16* %MemBank_Out_addr_123, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1130 [1/1] (0.00ns)   --->   "%MemBank_B_addr_124 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 124" [mnist_AXI_Stream.cpp:136]   --->   Operation 1130 'getelementptr' 'MemBank_B_addr_124' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1131 [2/2] (3.25ns)   --->   "%MemBank_B_load_124 = load i16* %MemBank_B_addr_124, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1131 'load' 'MemBank_B_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_102 : Operation 1132 [1/1] (0.00ns)   --->   "%MemBank_B_addr_125 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 125" [mnist_AXI_Stream.cpp:136]   --->   Operation 1132 'getelementptr' 'MemBank_B_addr_125' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1133 [2/2] (3.25ns)   --->   "%MemBank_B_load_125 = load i16* %MemBank_B_addr_125, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1133 'load' 'MemBank_B_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 103 <SV = 102> <Delay = 6.50>
ST_103 : Operation 1134 [1/2] (3.25ns)   --->   "%MemBank_B_load_124 = load i16* %MemBank_B_addr_124, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1134 'load' 'MemBank_B_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1135 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_124 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 124" [mnist_AXI_Stream.cpp:136]   --->   Operation 1135 'getelementptr' 'MemBank_Out_addr_124' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1136 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_124, i16* %MemBank_Out_addr_124, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1137 [1/2] (3.25ns)   --->   "%MemBank_B_load_125 = load i16* %MemBank_B_addr_125, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1137 'load' 'MemBank_B_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1138 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_125 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 125" [mnist_AXI_Stream.cpp:136]   --->   Operation 1138 'getelementptr' 'MemBank_Out_addr_125' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1139 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_125, i16* %MemBank_Out_addr_125, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1140 [1/1] (0.00ns)   --->   "%MemBank_B_addr_126 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 126" [mnist_AXI_Stream.cpp:136]   --->   Operation 1140 'getelementptr' 'MemBank_B_addr_126' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1141 [2/2] (3.25ns)   --->   "%MemBank_B_load_126 = load i16* %MemBank_B_addr_126, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1141 'load' 'MemBank_B_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_103 : Operation 1142 [1/1] (0.00ns)   --->   "%MemBank_B_addr_127 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 127" [mnist_AXI_Stream.cpp:136]   --->   Operation 1142 'getelementptr' 'MemBank_B_addr_127' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1143 [2/2] (3.25ns)   --->   "%MemBank_B_load_127 = load i16* %MemBank_B_addr_127, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1143 'load' 'MemBank_B_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 104 <SV = 103> <Delay = 6.50>
ST_104 : Operation 1144 [1/2] (3.25ns)   --->   "%MemBank_B_load_126 = load i16* %MemBank_B_addr_126, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1144 'load' 'MemBank_B_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1145 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_126 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 126" [mnist_AXI_Stream.cpp:136]   --->   Operation 1145 'getelementptr' 'MemBank_Out_addr_126' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1146 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_126, i16* %MemBank_Out_addr_126, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1147 [1/2] (3.25ns)   --->   "%MemBank_B_load_127 = load i16* %MemBank_B_addr_127, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1147 'load' 'MemBank_B_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1148 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_127 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 127" [mnist_AXI_Stream.cpp:136]   --->   Operation 1148 'getelementptr' 'MemBank_Out_addr_127' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1149 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_127, i16* %MemBank_Out_addr_127, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1150 [1/1] (0.00ns)   --->   "%MemBank_B_addr_128 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 128" [mnist_AXI_Stream.cpp:136]   --->   Operation 1150 'getelementptr' 'MemBank_B_addr_128' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1151 [2/2] (3.25ns)   --->   "%MemBank_B_load_128 = load i16* %MemBank_B_addr_128, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1151 'load' 'MemBank_B_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_104 : Operation 1152 [1/1] (0.00ns)   --->   "%MemBank_B_addr_129 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 129" [mnist_AXI_Stream.cpp:136]   --->   Operation 1152 'getelementptr' 'MemBank_B_addr_129' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1153 [2/2] (3.25ns)   --->   "%MemBank_B_load_129 = load i16* %MemBank_B_addr_129, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1153 'load' 'MemBank_B_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 105 <SV = 104> <Delay = 6.50>
ST_105 : Operation 1154 [1/2] (3.25ns)   --->   "%MemBank_B_load_128 = load i16* %MemBank_B_addr_128, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1154 'load' 'MemBank_B_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1155 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_128 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 128" [mnist_AXI_Stream.cpp:136]   --->   Operation 1155 'getelementptr' 'MemBank_Out_addr_128' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1156 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_128, i16* %MemBank_Out_addr_128, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1157 [1/2] (3.25ns)   --->   "%MemBank_B_load_129 = load i16* %MemBank_B_addr_129, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1157 'load' 'MemBank_B_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1158 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_129 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 129" [mnist_AXI_Stream.cpp:136]   --->   Operation 1158 'getelementptr' 'MemBank_Out_addr_129' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1159 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_129, i16* %MemBank_Out_addr_129, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1160 [1/1] (0.00ns)   --->   "%MemBank_B_addr_130 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 130" [mnist_AXI_Stream.cpp:136]   --->   Operation 1160 'getelementptr' 'MemBank_B_addr_130' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1161 [2/2] (3.25ns)   --->   "%MemBank_B_load_130 = load i16* %MemBank_B_addr_130, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1161 'load' 'MemBank_B_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_105 : Operation 1162 [1/1] (0.00ns)   --->   "%MemBank_B_addr_131 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 131" [mnist_AXI_Stream.cpp:136]   --->   Operation 1162 'getelementptr' 'MemBank_B_addr_131' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1163 [2/2] (3.25ns)   --->   "%MemBank_B_load_131 = load i16* %MemBank_B_addr_131, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1163 'load' 'MemBank_B_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 106 <SV = 105> <Delay = 6.50>
ST_106 : Operation 1164 [1/2] (3.25ns)   --->   "%MemBank_B_load_130 = load i16* %MemBank_B_addr_130, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1164 'load' 'MemBank_B_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1165 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_130 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 130" [mnist_AXI_Stream.cpp:136]   --->   Operation 1165 'getelementptr' 'MemBank_Out_addr_130' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1166 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_130, i16* %MemBank_Out_addr_130, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1167 [1/2] (3.25ns)   --->   "%MemBank_B_load_131 = load i16* %MemBank_B_addr_131, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1167 'load' 'MemBank_B_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1168 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_131 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 131" [mnist_AXI_Stream.cpp:136]   --->   Operation 1168 'getelementptr' 'MemBank_Out_addr_131' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1169 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_131, i16* %MemBank_Out_addr_131, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1170 [1/1] (0.00ns)   --->   "%MemBank_B_addr_132 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 132" [mnist_AXI_Stream.cpp:136]   --->   Operation 1170 'getelementptr' 'MemBank_B_addr_132' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1171 [2/2] (3.25ns)   --->   "%MemBank_B_load_132 = load i16* %MemBank_B_addr_132, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1171 'load' 'MemBank_B_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_106 : Operation 1172 [1/1] (0.00ns)   --->   "%MemBank_B_addr_133 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 133" [mnist_AXI_Stream.cpp:136]   --->   Operation 1172 'getelementptr' 'MemBank_B_addr_133' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1173 [2/2] (3.25ns)   --->   "%MemBank_B_load_133 = load i16* %MemBank_B_addr_133, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1173 'load' 'MemBank_B_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 107 <SV = 106> <Delay = 6.50>
ST_107 : Operation 1174 [1/2] (3.25ns)   --->   "%MemBank_B_load_132 = load i16* %MemBank_B_addr_132, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1174 'load' 'MemBank_B_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1175 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_132 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 132" [mnist_AXI_Stream.cpp:136]   --->   Operation 1175 'getelementptr' 'MemBank_Out_addr_132' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1176 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_132, i16* %MemBank_Out_addr_132, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1177 [1/2] (3.25ns)   --->   "%MemBank_B_load_133 = load i16* %MemBank_B_addr_133, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1177 'load' 'MemBank_B_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1178 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_133 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 133" [mnist_AXI_Stream.cpp:136]   --->   Operation 1178 'getelementptr' 'MemBank_Out_addr_133' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1179 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_133, i16* %MemBank_Out_addr_133, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1180 [1/1] (0.00ns)   --->   "%MemBank_B_addr_134 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 134" [mnist_AXI_Stream.cpp:136]   --->   Operation 1180 'getelementptr' 'MemBank_B_addr_134' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1181 [2/2] (3.25ns)   --->   "%MemBank_B_load_134 = load i16* %MemBank_B_addr_134, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1181 'load' 'MemBank_B_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_107 : Operation 1182 [1/1] (0.00ns)   --->   "%MemBank_B_addr_135 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 135" [mnist_AXI_Stream.cpp:136]   --->   Operation 1182 'getelementptr' 'MemBank_B_addr_135' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1183 [2/2] (3.25ns)   --->   "%MemBank_B_load_135 = load i16* %MemBank_B_addr_135, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1183 'load' 'MemBank_B_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 108 <SV = 107> <Delay = 6.50>
ST_108 : Operation 1184 [1/2] (3.25ns)   --->   "%MemBank_B_load_134 = load i16* %MemBank_B_addr_134, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1184 'load' 'MemBank_B_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1185 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_134 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 134" [mnist_AXI_Stream.cpp:136]   --->   Operation 1185 'getelementptr' 'MemBank_Out_addr_134' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1186 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_134, i16* %MemBank_Out_addr_134, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1187 [1/2] (3.25ns)   --->   "%MemBank_B_load_135 = load i16* %MemBank_B_addr_135, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1187 'load' 'MemBank_B_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1188 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_135 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 135" [mnist_AXI_Stream.cpp:136]   --->   Operation 1188 'getelementptr' 'MemBank_Out_addr_135' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1189 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_135, i16* %MemBank_Out_addr_135, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1190 [1/1] (0.00ns)   --->   "%MemBank_B_addr_136 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 136" [mnist_AXI_Stream.cpp:136]   --->   Operation 1190 'getelementptr' 'MemBank_B_addr_136' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1191 [2/2] (3.25ns)   --->   "%MemBank_B_load_136 = load i16* %MemBank_B_addr_136, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1191 'load' 'MemBank_B_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_108 : Operation 1192 [1/1] (0.00ns)   --->   "%MemBank_B_addr_137 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 137" [mnist_AXI_Stream.cpp:136]   --->   Operation 1192 'getelementptr' 'MemBank_B_addr_137' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1193 [2/2] (3.25ns)   --->   "%MemBank_B_load_137 = load i16* %MemBank_B_addr_137, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1193 'load' 'MemBank_B_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 109 <SV = 108> <Delay = 6.50>
ST_109 : Operation 1194 [1/2] (3.25ns)   --->   "%MemBank_B_load_136 = load i16* %MemBank_B_addr_136, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1194 'load' 'MemBank_B_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1195 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_136 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 136" [mnist_AXI_Stream.cpp:136]   --->   Operation 1195 'getelementptr' 'MemBank_Out_addr_136' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1196 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_136, i16* %MemBank_Out_addr_136, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1197 [1/2] (3.25ns)   --->   "%MemBank_B_load_137 = load i16* %MemBank_B_addr_137, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1197 'load' 'MemBank_B_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1198 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_137 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 137" [mnist_AXI_Stream.cpp:136]   --->   Operation 1198 'getelementptr' 'MemBank_Out_addr_137' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1199 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_137, i16* %MemBank_Out_addr_137, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1200 [1/1] (0.00ns)   --->   "%MemBank_B_addr_138 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 138" [mnist_AXI_Stream.cpp:136]   --->   Operation 1200 'getelementptr' 'MemBank_B_addr_138' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1201 [2/2] (3.25ns)   --->   "%MemBank_B_load_138 = load i16* %MemBank_B_addr_138, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1201 'load' 'MemBank_B_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_109 : Operation 1202 [1/1] (0.00ns)   --->   "%MemBank_B_addr_139 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 139" [mnist_AXI_Stream.cpp:136]   --->   Operation 1202 'getelementptr' 'MemBank_B_addr_139' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1203 [2/2] (3.25ns)   --->   "%MemBank_B_load_139 = load i16* %MemBank_B_addr_139, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1203 'load' 'MemBank_B_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 110 <SV = 109> <Delay = 6.50>
ST_110 : Operation 1204 [1/2] (3.25ns)   --->   "%MemBank_B_load_138 = load i16* %MemBank_B_addr_138, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1204 'load' 'MemBank_B_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1205 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_138 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 138" [mnist_AXI_Stream.cpp:136]   --->   Operation 1205 'getelementptr' 'MemBank_Out_addr_138' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1206 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_138, i16* %MemBank_Out_addr_138, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1207 [1/2] (3.25ns)   --->   "%MemBank_B_load_139 = load i16* %MemBank_B_addr_139, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1207 'load' 'MemBank_B_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1208 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_139 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 139" [mnist_AXI_Stream.cpp:136]   --->   Operation 1208 'getelementptr' 'MemBank_Out_addr_139' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1209 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_139, i16* %MemBank_Out_addr_139, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1210 [1/1] (0.00ns)   --->   "%MemBank_B_addr_140 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 140" [mnist_AXI_Stream.cpp:136]   --->   Operation 1210 'getelementptr' 'MemBank_B_addr_140' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1211 [2/2] (3.25ns)   --->   "%MemBank_B_load_140 = load i16* %MemBank_B_addr_140, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1211 'load' 'MemBank_B_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_110 : Operation 1212 [1/1] (0.00ns)   --->   "%MemBank_B_addr_141 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 141" [mnist_AXI_Stream.cpp:136]   --->   Operation 1212 'getelementptr' 'MemBank_B_addr_141' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1213 [2/2] (3.25ns)   --->   "%MemBank_B_load_141 = load i16* %MemBank_B_addr_141, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1213 'load' 'MemBank_B_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 111 <SV = 110> <Delay = 6.50>
ST_111 : Operation 1214 [1/2] (3.25ns)   --->   "%MemBank_B_load_140 = load i16* %MemBank_B_addr_140, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1214 'load' 'MemBank_B_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1215 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_140 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 140" [mnist_AXI_Stream.cpp:136]   --->   Operation 1215 'getelementptr' 'MemBank_Out_addr_140' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1216 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_140, i16* %MemBank_Out_addr_140, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1217 [1/2] (3.25ns)   --->   "%MemBank_B_load_141 = load i16* %MemBank_B_addr_141, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1217 'load' 'MemBank_B_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1218 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_141 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 141" [mnist_AXI_Stream.cpp:136]   --->   Operation 1218 'getelementptr' 'MemBank_Out_addr_141' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1219 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_141, i16* %MemBank_Out_addr_141, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1220 [1/1] (0.00ns)   --->   "%MemBank_B_addr_142 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 142" [mnist_AXI_Stream.cpp:136]   --->   Operation 1220 'getelementptr' 'MemBank_B_addr_142' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1221 [2/2] (3.25ns)   --->   "%MemBank_B_load_142 = load i16* %MemBank_B_addr_142, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1221 'load' 'MemBank_B_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_111 : Operation 1222 [1/1] (0.00ns)   --->   "%MemBank_B_addr_143 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 143" [mnist_AXI_Stream.cpp:136]   --->   Operation 1222 'getelementptr' 'MemBank_B_addr_143' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1223 [2/2] (3.25ns)   --->   "%MemBank_B_load_143 = load i16* %MemBank_B_addr_143, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1223 'load' 'MemBank_B_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 112 <SV = 111> <Delay = 6.50>
ST_112 : Operation 1224 [1/2] (3.25ns)   --->   "%MemBank_B_load_142 = load i16* %MemBank_B_addr_142, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1224 'load' 'MemBank_B_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1225 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_142 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 142" [mnist_AXI_Stream.cpp:136]   --->   Operation 1225 'getelementptr' 'MemBank_Out_addr_142' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1226 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_142, i16* %MemBank_Out_addr_142, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1227 [1/2] (3.25ns)   --->   "%MemBank_B_load_143 = load i16* %MemBank_B_addr_143, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1227 'load' 'MemBank_B_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1228 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_143 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 143" [mnist_AXI_Stream.cpp:136]   --->   Operation 1228 'getelementptr' 'MemBank_Out_addr_143' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1229 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_143, i16* %MemBank_Out_addr_143, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1230 [1/1] (0.00ns)   --->   "%MemBank_B_addr_144 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 144" [mnist_AXI_Stream.cpp:136]   --->   Operation 1230 'getelementptr' 'MemBank_B_addr_144' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1231 [2/2] (3.25ns)   --->   "%MemBank_B_load_144 = load i16* %MemBank_B_addr_144, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1231 'load' 'MemBank_B_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_112 : Operation 1232 [1/1] (0.00ns)   --->   "%MemBank_B_addr_145 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 145" [mnist_AXI_Stream.cpp:136]   --->   Operation 1232 'getelementptr' 'MemBank_B_addr_145' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1233 [2/2] (3.25ns)   --->   "%MemBank_B_load_145 = load i16* %MemBank_B_addr_145, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1233 'load' 'MemBank_B_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 113 <SV = 112> <Delay = 6.50>
ST_113 : Operation 1234 [1/2] (3.25ns)   --->   "%MemBank_B_load_144 = load i16* %MemBank_B_addr_144, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1234 'load' 'MemBank_B_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1235 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_144 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 144" [mnist_AXI_Stream.cpp:136]   --->   Operation 1235 'getelementptr' 'MemBank_Out_addr_144' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1236 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_144, i16* %MemBank_Out_addr_144, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1237 [1/2] (3.25ns)   --->   "%MemBank_B_load_145 = load i16* %MemBank_B_addr_145, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1237 'load' 'MemBank_B_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1238 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_145 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 145" [mnist_AXI_Stream.cpp:136]   --->   Operation 1238 'getelementptr' 'MemBank_Out_addr_145' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1239 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_145, i16* %MemBank_Out_addr_145, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1239 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1240 [1/1] (0.00ns)   --->   "%MemBank_B_addr_146 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 146" [mnist_AXI_Stream.cpp:136]   --->   Operation 1240 'getelementptr' 'MemBank_B_addr_146' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1241 [2/2] (3.25ns)   --->   "%MemBank_B_load_146 = load i16* %MemBank_B_addr_146, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1241 'load' 'MemBank_B_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_113 : Operation 1242 [1/1] (0.00ns)   --->   "%MemBank_B_addr_147 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 147" [mnist_AXI_Stream.cpp:136]   --->   Operation 1242 'getelementptr' 'MemBank_B_addr_147' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1243 [2/2] (3.25ns)   --->   "%MemBank_B_load_147 = load i16* %MemBank_B_addr_147, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1243 'load' 'MemBank_B_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 114 <SV = 113> <Delay = 6.50>
ST_114 : Operation 1244 [1/2] (3.25ns)   --->   "%MemBank_B_load_146 = load i16* %MemBank_B_addr_146, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1244 'load' 'MemBank_B_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1245 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_146 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 146" [mnist_AXI_Stream.cpp:136]   --->   Operation 1245 'getelementptr' 'MemBank_Out_addr_146' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1246 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_146, i16* %MemBank_Out_addr_146, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1247 [1/2] (3.25ns)   --->   "%MemBank_B_load_147 = load i16* %MemBank_B_addr_147, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1247 'load' 'MemBank_B_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1248 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_147 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 147" [mnist_AXI_Stream.cpp:136]   --->   Operation 1248 'getelementptr' 'MemBank_Out_addr_147' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1249 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_147, i16* %MemBank_Out_addr_147, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1250 [1/1] (0.00ns)   --->   "%MemBank_B_addr_148 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 148" [mnist_AXI_Stream.cpp:136]   --->   Operation 1250 'getelementptr' 'MemBank_B_addr_148' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1251 [2/2] (3.25ns)   --->   "%MemBank_B_load_148 = load i16* %MemBank_B_addr_148, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1251 'load' 'MemBank_B_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_114 : Operation 1252 [1/1] (0.00ns)   --->   "%MemBank_B_addr_149 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 149" [mnist_AXI_Stream.cpp:136]   --->   Operation 1252 'getelementptr' 'MemBank_B_addr_149' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1253 [2/2] (3.25ns)   --->   "%MemBank_B_load_149 = load i16* %MemBank_B_addr_149, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1253 'load' 'MemBank_B_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 115 <SV = 114> <Delay = 6.50>
ST_115 : Operation 1254 [1/2] (3.25ns)   --->   "%MemBank_B_load_148 = load i16* %MemBank_B_addr_148, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1254 'load' 'MemBank_B_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1255 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_148 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 148" [mnist_AXI_Stream.cpp:136]   --->   Operation 1255 'getelementptr' 'MemBank_Out_addr_148' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1256 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_148, i16* %MemBank_Out_addr_148, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1256 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1257 [1/2] (3.25ns)   --->   "%MemBank_B_load_149 = load i16* %MemBank_B_addr_149, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1257 'load' 'MemBank_B_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1258 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_149 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 149" [mnist_AXI_Stream.cpp:136]   --->   Operation 1258 'getelementptr' 'MemBank_Out_addr_149' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1259 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_149, i16* %MemBank_Out_addr_149, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1259 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1260 [1/1] (0.00ns)   --->   "%MemBank_B_addr_150 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 150" [mnist_AXI_Stream.cpp:136]   --->   Operation 1260 'getelementptr' 'MemBank_B_addr_150' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1261 [2/2] (3.25ns)   --->   "%MemBank_B_load_150 = load i16* %MemBank_B_addr_150, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1261 'load' 'MemBank_B_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_115 : Operation 1262 [1/1] (0.00ns)   --->   "%MemBank_B_addr_151 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 151" [mnist_AXI_Stream.cpp:136]   --->   Operation 1262 'getelementptr' 'MemBank_B_addr_151' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1263 [2/2] (3.25ns)   --->   "%MemBank_B_load_151 = load i16* %MemBank_B_addr_151, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1263 'load' 'MemBank_B_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 116 <SV = 115> <Delay = 6.50>
ST_116 : Operation 1264 [1/2] (3.25ns)   --->   "%MemBank_B_load_150 = load i16* %MemBank_B_addr_150, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1264 'load' 'MemBank_B_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1265 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_150 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 150" [mnist_AXI_Stream.cpp:136]   --->   Operation 1265 'getelementptr' 'MemBank_Out_addr_150' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1266 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_150, i16* %MemBank_Out_addr_150, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1267 [1/2] (3.25ns)   --->   "%MemBank_B_load_151 = load i16* %MemBank_B_addr_151, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1267 'load' 'MemBank_B_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1268 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_151 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 151" [mnist_AXI_Stream.cpp:136]   --->   Operation 1268 'getelementptr' 'MemBank_Out_addr_151' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1269 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_151, i16* %MemBank_Out_addr_151, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1270 [1/1] (0.00ns)   --->   "%MemBank_B_addr_152 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 152" [mnist_AXI_Stream.cpp:136]   --->   Operation 1270 'getelementptr' 'MemBank_B_addr_152' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1271 [2/2] (3.25ns)   --->   "%MemBank_B_load_152 = load i16* %MemBank_B_addr_152, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1271 'load' 'MemBank_B_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_116 : Operation 1272 [1/1] (0.00ns)   --->   "%MemBank_B_addr_153 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 153" [mnist_AXI_Stream.cpp:136]   --->   Operation 1272 'getelementptr' 'MemBank_B_addr_153' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1273 [2/2] (3.25ns)   --->   "%MemBank_B_load_153 = load i16* %MemBank_B_addr_153, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1273 'load' 'MemBank_B_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 117 <SV = 116> <Delay = 6.50>
ST_117 : Operation 1274 [1/2] (3.25ns)   --->   "%MemBank_B_load_152 = load i16* %MemBank_B_addr_152, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1274 'load' 'MemBank_B_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1275 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_152 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 152" [mnist_AXI_Stream.cpp:136]   --->   Operation 1275 'getelementptr' 'MemBank_Out_addr_152' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1276 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_152, i16* %MemBank_Out_addr_152, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1276 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1277 [1/2] (3.25ns)   --->   "%MemBank_B_load_153 = load i16* %MemBank_B_addr_153, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1277 'load' 'MemBank_B_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1278 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_153 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 153" [mnist_AXI_Stream.cpp:136]   --->   Operation 1278 'getelementptr' 'MemBank_Out_addr_153' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1279 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_153, i16* %MemBank_Out_addr_153, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1280 [1/1] (0.00ns)   --->   "%MemBank_B_addr_154 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 154" [mnist_AXI_Stream.cpp:136]   --->   Operation 1280 'getelementptr' 'MemBank_B_addr_154' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1281 [2/2] (3.25ns)   --->   "%MemBank_B_load_154 = load i16* %MemBank_B_addr_154, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1281 'load' 'MemBank_B_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_117 : Operation 1282 [1/1] (0.00ns)   --->   "%MemBank_B_addr_155 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 155" [mnist_AXI_Stream.cpp:136]   --->   Operation 1282 'getelementptr' 'MemBank_B_addr_155' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1283 [2/2] (3.25ns)   --->   "%MemBank_B_load_155 = load i16* %MemBank_B_addr_155, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1283 'load' 'MemBank_B_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 118 <SV = 117> <Delay = 6.50>
ST_118 : Operation 1284 [1/2] (3.25ns)   --->   "%MemBank_B_load_154 = load i16* %MemBank_B_addr_154, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1284 'load' 'MemBank_B_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1285 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_154 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 154" [mnist_AXI_Stream.cpp:136]   --->   Operation 1285 'getelementptr' 'MemBank_Out_addr_154' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1286 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_154, i16* %MemBank_Out_addr_154, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1287 [1/2] (3.25ns)   --->   "%MemBank_B_load_155 = load i16* %MemBank_B_addr_155, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1287 'load' 'MemBank_B_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1288 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_155 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 155" [mnist_AXI_Stream.cpp:136]   --->   Operation 1288 'getelementptr' 'MemBank_Out_addr_155' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1289 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_155, i16* %MemBank_Out_addr_155, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1290 [1/1] (0.00ns)   --->   "%MemBank_B_addr_156 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 156" [mnist_AXI_Stream.cpp:136]   --->   Operation 1290 'getelementptr' 'MemBank_B_addr_156' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1291 [2/2] (3.25ns)   --->   "%MemBank_B_load_156 = load i16* %MemBank_B_addr_156, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1291 'load' 'MemBank_B_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_118 : Operation 1292 [1/1] (0.00ns)   --->   "%MemBank_B_addr_157 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 157" [mnist_AXI_Stream.cpp:136]   --->   Operation 1292 'getelementptr' 'MemBank_B_addr_157' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1293 [2/2] (3.25ns)   --->   "%MemBank_B_load_157 = load i16* %MemBank_B_addr_157, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1293 'load' 'MemBank_B_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 119 <SV = 118> <Delay = 6.50>
ST_119 : Operation 1294 [1/2] (3.25ns)   --->   "%MemBank_B_load_156 = load i16* %MemBank_B_addr_156, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1294 'load' 'MemBank_B_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1295 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_156 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 156" [mnist_AXI_Stream.cpp:136]   --->   Operation 1295 'getelementptr' 'MemBank_Out_addr_156' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1296 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_156, i16* %MemBank_Out_addr_156, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1297 [1/2] (3.25ns)   --->   "%MemBank_B_load_157 = load i16* %MemBank_B_addr_157, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1297 'load' 'MemBank_B_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1298 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_157 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 157" [mnist_AXI_Stream.cpp:136]   --->   Operation 1298 'getelementptr' 'MemBank_Out_addr_157' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1299 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_157, i16* %MemBank_Out_addr_157, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1299 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1300 [1/1] (0.00ns)   --->   "%MemBank_B_addr_158 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 158" [mnist_AXI_Stream.cpp:136]   --->   Operation 1300 'getelementptr' 'MemBank_B_addr_158' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1301 [2/2] (3.25ns)   --->   "%MemBank_B_load_158 = load i16* %MemBank_B_addr_158, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1301 'load' 'MemBank_B_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_119 : Operation 1302 [1/1] (0.00ns)   --->   "%MemBank_B_addr_159 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 159" [mnist_AXI_Stream.cpp:136]   --->   Operation 1302 'getelementptr' 'MemBank_B_addr_159' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1303 [2/2] (3.25ns)   --->   "%MemBank_B_load_159 = load i16* %MemBank_B_addr_159, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1303 'load' 'MemBank_B_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 120 <SV = 119> <Delay = 6.50>
ST_120 : Operation 1304 [1/2] (3.25ns)   --->   "%MemBank_B_load_158 = load i16* %MemBank_B_addr_158, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1304 'load' 'MemBank_B_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1305 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_158 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 158" [mnist_AXI_Stream.cpp:136]   --->   Operation 1305 'getelementptr' 'MemBank_Out_addr_158' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1306 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_158, i16* %MemBank_Out_addr_158, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1307 [1/2] (3.25ns)   --->   "%MemBank_B_load_159 = load i16* %MemBank_B_addr_159, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1307 'load' 'MemBank_B_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1308 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_159 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 159" [mnist_AXI_Stream.cpp:136]   --->   Operation 1308 'getelementptr' 'MemBank_Out_addr_159' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1309 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_159, i16* %MemBank_Out_addr_159, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1309 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1310 [1/1] (0.00ns)   --->   "%MemBank_B_addr_160 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 160" [mnist_AXI_Stream.cpp:136]   --->   Operation 1310 'getelementptr' 'MemBank_B_addr_160' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1311 [2/2] (3.25ns)   --->   "%MemBank_B_load_160 = load i16* %MemBank_B_addr_160, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1311 'load' 'MemBank_B_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_120 : Operation 1312 [1/1] (0.00ns)   --->   "%MemBank_B_addr_161 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 161" [mnist_AXI_Stream.cpp:136]   --->   Operation 1312 'getelementptr' 'MemBank_B_addr_161' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1313 [2/2] (3.25ns)   --->   "%MemBank_B_load_161 = load i16* %MemBank_B_addr_161, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1313 'load' 'MemBank_B_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 121 <SV = 120> <Delay = 6.50>
ST_121 : Operation 1314 [1/2] (3.25ns)   --->   "%MemBank_B_load_160 = load i16* %MemBank_B_addr_160, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1314 'load' 'MemBank_B_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1315 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_160 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 160" [mnist_AXI_Stream.cpp:136]   --->   Operation 1315 'getelementptr' 'MemBank_Out_addr_160' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1316 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_160, i16* %MemBank_Out_addr_160, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1317 [1/2] (3.25ns)   --->   "%MemBank_B_load_161 = load i16* %MemBank_B_addr_161, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1317 'load' 'MemBank_B_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1318 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_161 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 161" [mnist_AXI_Stream.cpp:136]   --->   Operation 1318 'getelementptr' 'MemBank_Out_addr_161' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1319 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_161, i16* %MemBank_Out_addr_161, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1319 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1320 [1/1] (0.00ns)   --->   "%MemBank_B_addr_162 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 162" [mnist_AXI_Stream.cpp:136]   --->   Operation 1320 'getelementptr' 'MemBank_B_addr_162' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1321 [2/2] (3.25ns)   --->   "%MemBank_B_load_162 = load i16* %MemBank_B_addr_162, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1321 'load' 'MemBank_B_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_121 : Operation 1322 [1/1] (0.00ns)   --->   "%MemBank_B_addr_163 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 163" [mnist_AXI_Stream.cpp:136]   --->   Operation 1322 'getelementptr' 'MemBank_B_addr_163' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1323 [2/2] (3.25ns)   --->   "%MemBank_B_load_163 = load i16* %MemBank_B_addr_163, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1323 'load' 'MemBank_B_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 122 <SV = 121> <Delay = 6.50>
ST_122 : Operation 1324 [1/2] (3.25ns)   --->   "%MemBank_B_load_162 = load i16* %MemBank_B_addr_162, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1324 'load' 'MemBank_B_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1325 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_162 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 162" [mnist_AXI_Stream.cpp:136]   --->   Operation 1325 'getelementptr' 'MemBank_Out_addr_162' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1326 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_162, i16* %MemBank_Out_addr_162, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1327 [1/2] (3.25ns)   --->   "%MemBank_B_load_163 = load i16* %MemBank_B_addr_163, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1327 'load' 'MemBank_B_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1328 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_163 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 163" [mnist_AXI_Stream.cpp:136]   --->   Operation 1328 'getelementptr' 'MemBank_Out_addr_163' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1329 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_163, i16* %MemBank_Out_addr_163, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1330 [1/1] (0.00ns)   --->   "%MemBank_B_addr_164 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 164" [mnist_AXI_Stream.cpp:136]   --->   Operation 1330 'getelementptr' 'MemBank_B_addr_164' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1331 [2/2] (3.25ns)   --->   "%MemBank_B_load_164 = load i16* %MemBank_B_addr_164, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1331 'load' 'MemBank_B_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_122 : Operation 1332 [1/1] (0.00ns)   --->   "%MemBank_B_addr_165 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 165" [mnist_AXI_Stream.cpp:136]   --->   Operation 1332 'getelementptr' 'MemBank_B_addr_165' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1333 [2/2] (3.25ns)   --->   "%MemBank_B_load_165 = load i16* %MemBank_B_addr_165, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1333 'load' 'MemBank_B_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 123 <SV = 122> <Delay = 6.50>
ST_123 : Operation 1334 [1/2] (3.25ns)   --->   "%MemBank_B_load_164 = load i16* %MemBank_B_addr_164, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1334 'load' 'MemBank_B_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1335 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_164 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 164" [mnist_AXI_Stream.cpp:136]   --->   Operation 1335 'getelementptr' 'MemBank_Out_addr_164' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1336 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_164, i16* %MemBank_Out_addr_164, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1336 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1337 [1/2] (3.25ns)   --->   "%MemBank_B_load_165 = load i16* %MemBank_B_addr_165, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1337 'load' 'MemBank_B_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1338 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_165 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 165" [mnist_AXI_Stream.cpp:136]   --->   Operation 1338 'getelementptr' 'MemBank_Out_addr_165' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1339 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_165, i16* %MemBank_Out_addr_165, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1339 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1340 [1/1] (0.00ns)   --->   "%MemBank_B_addr_166 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 166" [mnist_AXI_Stream.cpp:136]   --->   Operation 1340 'getelementptr' 'MemBank_B_addr_166' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1341 [2/2] (3.25ns)   --->   "%MemBank_B_load_166 = load i16* %MemBank_B_addr_166, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1341 'load' 'MemBank_B_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_123 : Operation 1342 [1/1] (0.00ns)   --->   "%MemBank_B_addr_167 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 167" [mnist_AXI_Stream.cpp:136]   --->   Operation 1342 'getelementptr' 'MemBank_B_addr_167' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1343 [2/2] (3.25ns)   --->   "%MemBank_B_load_167 = load i16* %MemBank_B_addr_167, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1343 'load' 'MemBank_B_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 124 <SV = 123> <Delay = 6.50>
ST_124 : Operation 1344 [1/2] (3.25ns)   --->   "%MemBank_B_load_166 = load i16* %MemBank_B_addr_166, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1344 'load' 'MemBank_B_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1345 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_166 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 166" [mnist_AXI_Stream.cpp:136]   --->   Operation 1345 'getelementptr' 'MemBank_Out_addr_166' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1346 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_166, i16* %MemBank_Out_addr_166, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1347 [1/2] (3.25ns)   --->   "%MemBank_B_load_167 = load i16* %MemBank_B_addr_167, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1347 'load' 'MemBank_B_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1348 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_167 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 167" [mnist_AXI_Stream.cpp:136]   --->   Operation 1348 'getelementptr' 'MemBank_Out_addr_167' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1349 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_167, i16* %MemBank_Out_addr_167, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1349 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1350 [1/1] (0.00ns)   --->   "%MemBank_B_addr_168 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 168" [mnist_AXI_Stream.cpp:136]   --->   Operation 1350 'getelementptr' 'MemBank_B_addr_168' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1351 [2/2] (3.25ns)   --->   "%MemBank_B_load_168 = load i16* %MemBank_B_addr_168, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1351 'load' 'MemBank_B_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_124 : Operation 1352 [1/1] (0.00ns)   --->   "%MemBank_B_addr_169 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 169" [mnist_AXI_Stream.cpp:136]   --->   Operation 1352 'getelementptr' 'MemBank_B_addr_169' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1353 [2/2] (3.25ns)   --->   "%MemBank_B_load_169 = load i16* %MemBank_B_addr_169, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1353 'load' 'MemBank_B_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 125 <SV = 124> <Delay = 6.50>
ST_125 : Operation 1354 [1/2] (3.25ns)   --->   "%MemBank_B_load_168 = load i16* %MemBank_B_addr_168, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1354 'load' 'MemBank_B_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1355 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_168 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 168" [mnist_AXI_Stream.cpp:136]   --->   Operation 1355 'getelementptr' 'MemBank_Out_addr_168' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1356 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_168, i16* %MemBank_Out_addr_168, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1357 [1/2] (3.25ns)   --->   "%MemBank_B_load_169 = load i16* %MemBank_B_addr_169, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1357 'load' 'MemBank_B_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1358 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_169 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 169" [mnist_AXI_Stream.cpp:136]   --->   Operation 1358 'getelementptr' 'MemBank_Out_addr_169' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1359 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_169, i16* %MemBank_Out_addr_169, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1360 [1/1] (0.00ns)   --->   "%MemBank_B_addr_170 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 170" [mnist_AXI_Stream.cpp:136]   --->   Operation 1360 'getelementptr' 'MemBank_B_addr_170' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1361 [2/2] (3.25ns)   --->   "%MemBank_B_load_170 = load i16* %MemBank_B_addr_170, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1361 'load' 'MemBank_B_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_125 : Operation 1362 [1/1] (0.00ns)   --->   "%MemBank_B_addr_171 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 171" [mnist_AXI_Stream.cpp:136]   --->   Operation 1362 'getelementptr' 'MemBank_B_addr_171' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1363 [2/2] (3.25ns)   --->   "%MemBank_B_load_171 = load i16* %MemBank_B_addr_171, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1363 'load' 'MemBank_B_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 126 <SV = 125> <Delay = 6.50>
ST_126 : Operation 1364 [1/2] (3.25ns)   --->   "%MemBank_B_load_170 = load i16* %MemBank_B_addr_170, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1364 'load' 'MemBank_B_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1365 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_170 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 170" [mnist_AXI_Stream.cpp:136]   --->   Operation 1365 'getelementptr' 'MemBank_Out_addr_170' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1366 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_170, i16* %MemBank_Out_addr_170, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1367 [1/2] (3.25ns)   --->   "%MemBank_B_load_171 = load i16* %MemBank_B_addr_171, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1367 'load' 'MemBank_B_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1368 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_171 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 171" [mnist_AXI_Stream.cpp:136]   --->   Operation 1368 'getelementptr' 'MemBank_Out_addr_171' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1369 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_171, i16* %MemBank_Out_addr_171, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1370 [1/1] (0.00ns)   --->   "%MemBank_B_addr_172 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 172" [mnist_AXI_Stream.cpp:136]   --->   Operation 1370 'getelementptr' 'MemBank_B_addr_172' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1371 [2/2] (3.25ns)   --->   "%MemBank_B_load_172 = load i16* %MemBank_B_addr_172, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1371 'load' 'MemBank_B_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_126 : Operation 1372 [1/1] (0.00ns)   --->   "%MemBank_B_addr_173 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 173" [mnist_AXI_Stream.cpp:136]   --->   Operation 1372 'getelementptr' 'MemBank_B_addr_173' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1373 [2/2] (3.25ns)   --->   "%MemBank_B_load_173 = load i16* %MemBank_B_addr_173, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1373 'load' 'MemBank_B_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 127 <SV = 126> <Delay = 6.50>
ST_127 : Operation 1374 [1/2] (3.25ns)   --->   "%MemBank_B_load_172 = load i16* %MemBank_B_addr_172, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1374 'load' 'MemBank_B_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1375 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_172 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 172" [mnist_AXI_Stream.cpp:136]   --->   Operation 1375 'getelementptr' 'MemBank_Out_addr_172' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1376 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_172, i16* %MemBank_Out_addr_172, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1376 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1377 [1/2] (3.25ns)   --->   "%MemBank_B_load_173 = load i16* %MemBank_B_addr_173, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1377 'load' 'MemBank_B_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1378 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_173 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 173" [mnist_AXI_Stream.cpp:136]   --->   Operation 1378 'getelementptr' 'MemBank_Out_addr_173' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1379 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_173, i16* %MemBank_Out_addr_173, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1380 [1/1] (0.00ns)   --->   "%MemBank_B_addr_174 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 174" [mnist_AXI_Stream.cpp:136]   --->   Operation 1380 'getelementptr' 'MemBank_B_addr_174' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1381 [2/2] (3.25ns)   --->   "%MemBank_B_load_174 = load i16* %MemBank_B_addr_174, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1381 'load' 'MemBank_B_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_127 : Operation 1382 [1/1] (0.00ns)   --->   "%MemBank_B_addr_175 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 175" [mnist_AXI_Stream.cpp:136]   --->   Operation 1382 'getelementptr' 'MemBank_B_addr_175' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1383 [2/2] (3.25ns)   --->   "%MemBank_B_load_175 = load i16* %MemBank_B_addr_175, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1383 'load' 'MemBank_B_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 128 <SV = 127> <Delay = 6.50>
ST_128 : Operation 1384 [1/2] (3.25ns)   --->   "%MemBank_B_load_174 = load i16* %MemBank_B_addr_174, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1384 'load' 'MemBank_B_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1385 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_174 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 174" [mnist_AXI_Stream.cpp:136]   --->   Operation 1385 'getelementptr' 'MemBank_Out_addr_174' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1386 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_174, i16* %MemBank_Out_addr_174, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1387 [1/2] (3.25ns)   --->   "%MemBank_B_load_175 = load i16* %MemBank_B_addr_175, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1387 'load' 'MemBank_B_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1388 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_175 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 175" [mnist_AXI_Stream.cpp:136]   --->   Operation 1388 'getelementptr' 'MemBank_Out_addr_175' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1389 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_175, i16* %MemBank_Out_addr_175, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1389 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1390 [1/1] (0.00ns)   --->   "%MemBank_B_addr_176 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 176" [mnist_AXI_Stream.cpp:136]   --->   Operation 1390 'getelementptr' 'MemBank_B_addr_176' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1391 [2/2] (3.25ns)   --->   "%MemBank_B_load_176 = load i16* %MemBank_B_addr_176, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1391 'load' 'MemBank_B_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_128 : Operation 1392 [1/1] (0.00ns)   --->   "%MemBank_B_addr_177 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 177" [mnist_AXI_Stream.cpp:136]   --->   Operation 1392 'getelementptr' 'MemBank_B_addr_177' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1393 [2/2] (3.25ns)   --->   "%MemBank_B_load_177 = load i16* %MemBank_B_addr_177, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1393 'load' 'MemBank_B_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 129 <SV = 128> <Delay = 6.50>
ST_129 : Operation 1394 [1/2] (3.25ns)   --->   "%MemBank_B_load_176 = load i16* %MemBank_B_addr_176, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1394 'load' 'MemBank_B_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1395 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_176 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 176" [mnist_AXI_Stream.cpp:136]   --->   Operation 1395 'getelementptr' 'MemBank_Out_addr_176' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1396 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_176, i16* %MemBank_Out_addr_176, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1397 [1/2] (3.25ns)   --->   "%MemBank_B_load_177 = load i16* %MemBank_B_addr_177, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1397 'load' 'MemBank_B_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1398 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_177 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 177" [mnist_AXI_Stream.cpp:136]   --->   Operation 1398 'getelementptr' 'MemBank_Out_addr_177' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1399 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_177, i16* %MemBank_Out_addr_177, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1400 [1/1] (0.00ns)   --->   "%MemBank_B_addr_178 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 178" [mnist_AXI_Stream.cpp:136]   --->   Operation 1400 'getelementptr' 'MemBank_B_addr_178' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1401 [2/2] (3.25ns)   --->   "%MemBank_B_load_178 = load i16* %MemBank_B_addr_178, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1401 'load' 'MemBank_B_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_129 : Operation 1402 [1/1] (0.00ns)   --->   "%MemBank_B_addr_179 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 179" [mnist_AXI_Stream.cpp:136]   --->   Operation 1402 'getelementptr' 'MemBank_B_addr_179' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1403 [2/2] (3.25ns)   --->   "%MemBank_B_load_179 = load i16* %MemBank_B_addr_179, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1403 'load' 'MemBank_B_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 130 <SV = 129> <Delay = 6.50>
ST_130 : Operation 1404 [1/2] (3.25ns)   --->   "%MemBank_B_load_178 = load i16* %MemBank_B_addr_178, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1404 'load' 'MemBank_B_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1405 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_178 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 178" [mnist_AXI_Stream.cpp:136]   --->   Operation 1405 'getelementptr' 'MemBank_Out_addr_178' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1406 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_178, i16* %MemBank_Out_addr_178, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1406 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1407 [1/2] (3.25ns)   --->   "%MemBank_B_load_179 = load i16* %MemBank_B_addr_179, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1407 'load' 'MemBank_B_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1408 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_179 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 179" [mnist_AXI_Stream.cpp:136]   --->   Operation 1408 'getelementptr' 'MemBank_Out_addr_179' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1409 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_179, i16* %MemBank_Out_addr_179, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1410 [1/1] (0.00ns)   --->   "%MemBank_B_addr_180 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 180" [mnist_AXI_Stream.cpp:136]   --->   Operation 1410 'getelementptr' 'MemBank_B_addr_180' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1411 [2/2] (3.25ns)   --->   "%MemBank_B_load_180 = load i16* %MemBank_B_addr_180, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1411 'load' 'MemBank_B_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_130 : Operation 1412 [1/1] (0.00ns)   --->   "%MemBank_B_addr_181 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 181" [mnist_AXI_Stream.cpp:136]   --->   Operation 1412 'getelementptr' 'MemBank_B_addr_181' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1413 [2/2] (3.25ns)   --->   "%MemBank_B_load_181 = load i16* %MemBank_B_addr_181, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1413 'load' 'MemBank_B_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 131 <SV = 130> <Delay = 6.50>
ST_131 : Operation 1414 [1/2] (3.25ns)   --->   "%MemBank_B_load_180 = load i16* %MemBank_B_addr_180, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1414 'load' 'MemBank_B_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1415 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_180 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 180" [mnist_AXI_Stream.cpp:136]   --->   Operation 1415 'getelementptr' 'MemBank_Out_addr_180' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1416 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_180, i16* %MemBank_Out_addr_180, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1417 [1/2] (3.25ns)   --->   "%MemBank_B_load_181 = load i16* %MemBank_B_addr_181, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1417 'load' 'MemBank_B_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1418 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_181 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 181" [mnist_AXI_Stream.cpp:136]   --->   Operation 1418 'getelementptr' 'MemBank_Out_addr_181' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1419 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_181, i16* %MemBank_Out_addr_181, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1420 [1/1] (0.00ns)   --->   "%MemBank_B_addr_182 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 182" [mnist_AXI_Stream.cpp:136]   --->   Operation 1420 'getelementptr' 'MemBank_B_addr_182' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1421 [2/2] (3.25ns)   --->   "%MemBank_B_load_182 = load i16* %MemBank_B_addr_182, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1421 'load' 'MemBank_B_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_131 : Operation 1422 [1/1] (0.00ns)   --->   "%MemBank_B_addr_183 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 183" [mnist_AXI_Stream.cpp:136]   --->   Operation 1422 'getelementptr' 'MemBank_B_addr_183' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1423 [2/2] (3.25ns)   --->   "%MemBank_B_load_183 = load i16* %MemBank_B_addr_183, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1423 'load' 'MemBank_B_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 132 <SV = 131> <Delay = 6.50>
ST_132 : Operation 1424 [1/2] (3.25ns)   --->   "%MemBank_B_load_182 = load i16* %MemBank_B_addr_182, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1424 'load' 'MemBank_B_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1425 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_182 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 182" [mnist_AXI_Stream.cpp:136]   --->   Operation 1425 'getelementptr' 'MemBank_Out_addr_182' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1426 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_182, i16* %MemBank_Out_addr_182, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1427 [1/2] (3.25ns)   --->   "%MemBank_B_load_183 = load i16* %MemBank_B_addr_183, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1427 'load' 'MemBank_B_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1428 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_183 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 183" [mnist_AXI_Stream.cpp:136]   --->   Operation 1428 'getelementptr' 'MemBank_Out_addr_183' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1429 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_183, i16* %MemBank_Out_addr_183, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1430 [1/1] (0.00ns)   --->   "%MemBank_B_addr_184 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 184" [mnist_AXI_Stream.cpp:136]   --->   Operation 1430 'getelementptr' 'MemBank_B_addr_184' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1431 [2/2] (3.25ns)   --->   "%MemBank_B_load_184 = load i16* %MemBank_B_addr_184, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1431 'load' 'MemBank_B_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_132 : Operation 1432 [1/1] (0.00ns)   --->   "%MemBank_B_addr_185 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 185" [mnist_AXI_Stream.cpp:136]   --->   Operation 1432 'getelementptr' 'MemBank_B_addr_185' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1433 [2/2] (3.25ns)   --->   "%MemBank_B_load_185 = load i16* %MemBank_B_addr_185, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1433 'load' 'MemBank_B_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 133 <SV = 132> <Delay = 6.50>
ST_133 : Operation 1434 [1/2] (3.25ns)   --->   "%MemBank_B_load_184 = load i16* %MemBank_B_addr_184, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1434 'load' 'MemBank_B_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1435 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_184 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 184" [mnist_AXI_Stream.cpp:136]   --->   Operation 1435 'getelementptr' 'MemBank_Out_addr_184' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1436 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_184, i16* %MemBank_Out_addr_184, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1437 [1/2] (3.25ns)   --->   "%MemBank_B_load_185 = load i16* %MemBank_B_addr_185, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1437 'load' 'MemBank_B_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1438 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_185 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 185" [mnist_AXI_Stream.cpp:136]   --->   Operation 1438 'getelementptr' 'MemBank_Out_addr_185' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1439 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_185, i16* %MemBank_Out_addr_185, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1439 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1440 [1/1] (0.00ns)   --->   "%MemBank_B_addr_186 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 186" [mnist_AXI_Stream.cpp:136]   --->   Operation 1440 'getelementptr' 'MemBank_B_addr_186' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1441 [2/2] (3.25ns)   --->   "%MemBank_B_load_186 = load i16* %MemBank_B_addr_186, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1441 'load' 'MemBank_B_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_133 : Operation 1442 [1/1] (0.00ns)   --->   "%MemBank_B_addr_187 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 187" [mnist_AXI_Stream.cpp:136]   --->   Operation 1442 'getelementptr' 'MemBank_B_addr_187' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1443 [2/2] (3.25ns)   --->   "%MemBank_B_load_187 = load i16* %MemBank_B_addr_187, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1443 'load' 'MemBank_B_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 134 <SV = 133> <Delay = 6.50>
ST_134 : Operation 1444 [1/2] (3.25ns)   --->   "%MemBank_B_load_186 = load i16* %MemBank_B_addr_186, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1444 'load' 'MemBank_B_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1445 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_186 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 186" [mnist_AXI_Stream.cpp:136]   --->   Operation 1445 'getelementptr' 'MemBank_Out_addr_186' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1446 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_186, i16* %MemBank_Out_addr_186, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1446 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1447 [1/2] (3.25ns)   --->   "%MemBank_B_load_187 = load i16* %MemBank_B_addr_187, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1447 'load' 'MemBank_B_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1448 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_187 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 187" [mnist_AXI_Stream.cpp:136]   --->   Operation 1448 'getelementptr' 'MemBank_Out_addr_187' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1449 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_187, i16* %MemBank_Out_addr_187, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1449 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1450 [1/1] (0.00ns)   --->   "%MemBank_B_addr_188 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 188" [mnist_AXI_Stream.cpp:136]   --->   Operation 1450 'getelementptr' 'MemBank_B_addr_188' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1451 [2/2] (3.25ns)   --->   "%MemBank_B_load_188 = load i16* %MemBank_B_addr_188, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1451 'load' 'MemBank_B_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_134 : Operation 1452 [1/1] (0.00ns)   --->   "%MemBank_B_addr_189 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 189" [mnist_AXI_Stream.cpp:136]   --->   Operation 1452 'getelementptr' 'MemBank_B_addr_189' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1453 [2/2] (3.25ns)   --->   "%MemBank_B_load_189 = load i16* %MemBank_B_addr_189, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1453 'load' 'MemBank_B_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 135 <SV = 134> <Delay = 6.50>
ST_135 : Operation 1454 [1/2] (3.25ns)   --->   "%MemBank_B_load_188 = load i16* %MemBank_B_addr_188, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1454 'load' 'MemBank_B_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1455 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_188 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 188" [mnist_AXI_Stream.cpp:136]   --->   Operation 1455 'getelementptr' 'MemBank_Out_addr_188' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1456 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_188, i16* %MemBank_Out_addr_188, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1456 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1457 [1/2] (3.25ns)   --->   "%MemBank_B_load_189 = load i16* %MemBank_B_addr_189, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1457 'load' 'MemBank_B_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1458 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_189 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 189" [mnist_AXI_Stream.cpp:136]   --->   Operation 1458 'getelementptr' 'MemBank_Out_addr_189' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1459 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_189, i16* %MemBank_Out_addr_189, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1459 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1460 [1/1] (0.00ns)   --->   "%MemBank_B_addr_190 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 190" [mnist_AXI_Stream.cpp:136]   --->   Operation 1460 'getelementptr' 'MemBank_B_addr_190' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1461 [2/2] (3.25ns)   --->   "%MemBank_B_load_190 = load i16* %MemBank_B_addr_190, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1461 'load' 'MemBank_B_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_135 : Operation 1462 [1/1] (0.00ns)   --->   "%MemBank_B_addr_191 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 191" [mnist_AXI_Stream.cpp:136]   --->   Operation 1462 'getelementptr' 'MemBank_B_addr_191' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1463 [2/2] (3.25ns)   --->   "%MemBank_B_load_191 = load i16* %MemBank_B_addr_191, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1463 'load' 'MemBank_B_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 136 <SV = 135> <Delay = 6.50>
ST_136 : Operation 1464 [1/2] (3.25ns)   --->   "%MemBank_B_load_190 = load i16* %MemBank_B_addr_190, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1464 'load' 'MemBank_B_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1465 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_190 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 190" [mnist_AXI_Stream.cpp:136]   --->   Operation 1465 'getelementptr' 'MemBank_Out_addr_190' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1466 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_190, i16* %MemBank_Out_addr_190, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1467 [1/2] (3.25ns)   --->   "%MemBank_B_load_191 = load i16* %MemBank_B_addr_191, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1467 'load' 'MemBank_B_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1468 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_191 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 191" [mnist_AXI_Stream.cpp:136]   --->   Operation 1468 'getelementptr' 'MemBank_Out_addr_191' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1469 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_191, i16* %MemBank_Out_addr_191, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1470 [1/1] (0.00ns)   --->   "%MemBank_B_addr_192 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 192" [mnist_AXI_Stream.cpp:136]   --->   Operation 1470 'getelementptr' 'MemBank_B_addr_192' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1471 [2/2] (3.25ns)   --->   "%MemBank_B_load_192 = load i16* %MemBank_B_addr_192, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1471 'load' 'MemBank_B_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_136 : Operation 1472 [1/1] (0.00ns)   --->   "%MemBank_B_addr_193 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 193" [mnist_AXI_Stream.cpp:136]   --->   Operation 1472 'getelementptr' 'MemBank_B_addr_193' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1473 [2/2] (3.25ns)   --->   "%MemBank_B_load_193 = load i16* %MemBank_B_addr_193, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1473 'load' 'MemBank_B_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 137 <SV = 136> <Delay = 6.50>
ST_137 : Operation 1474 [1/2] (3.25ns)   --->   "%MemBank_B_load_192 = load i16* %MemBank_B_addr_192, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1474 'load' 'MemBank_B_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1475 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_192 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 192" [mnist_AXI_Stream.cpp:136]   --->   Operation 1475 'getelementptr' 'MemBank_Out_addr_192' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1476 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_192, i16* %MemBank_Out_addr_192, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1476 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1477 [1/2] (3.25ns)   --->   "%MemBank_B_load_193 = load i16* %MemBank_B_addr_193, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1477 'load' 'MemBank_B_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1478 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_193 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 193" [mnist_AXI_Stream.cpp:136]   --->   Operation 1478 'getelementptr' 'MemBank_Out_addr_193' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1479 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_193, i16* %MemBank_Out_addr_193, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1479 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1480 [1/1] (0.00ns)   --->   "%MemBank_B_addr_194 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 194" [mnist_AXI_Stream.cpp:136]   --->   Operation 1480 'getelementptr' 'MemBank_B_addr_194' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1481 [2/2] (3.25ns)   --->   "%MemBank_B_load_194 = load i16* %MemBank_B_addr_194, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1481 'load' 'MemBank_B_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_137 : Operation 1482 [1/1] (0.00ns)   --->   "%MemBank_B_addr_195 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 195" [mnist_AXI_Stream.cpp:136]   --->   Operation 1482 'getelementptr' 'MemBank_B_addr_195' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1483 [2/2] (3.25ns)   --->   "%MemBank_B_load_195 = load i16* %MemBank_B_addr_195, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1483 'load' 'MemBank_B_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 138 <SV = 137> <Delay = 6.50>
ST_138 : Operation 1484 [1/2] (3.25ns)   --->   "%MemBank_B_load_194 = load i16* %MemBank_B_addr_194, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1484 'load' 'MemBank_B_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1485 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_194 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 194" [mnist_AXI_Stream.cpp:136]   --->   Operation 1485 'getelementptr' 'MemBank_Out_addr_194' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1486 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_194, i16* %MemBank_Out_addr_194, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1487 [1/2] (3.25ns)   --->   "%MemBank_B_load_195 = load i16* %MemBank_B_addr_195, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1487 'load' 'MemBank_B_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1488 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_195 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 195" [mnist_AXI_Stream.cpp:136]   --->   Operation 1488 'getelementptr' 'MemBank_Out_addr_195' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1489 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_195, i16* %MemBank_Out_addr_195, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1490 [1/1] (0.00ns)   --->   "%MemBank_B_addr_196 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 196" [mnist_AXI_Stream.cpp:136]   --->   Operation 1490 'getelementptr' 'MemBank_B_addr_196' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1491 [2/2] (3.25ns)   --->   "%MemBank_B_load_196 = load i16* %MemBank_B_addr_196, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1491 'load' 'MemBank_B_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_138 : Operation 1492 [1/1] (0.00ns)   --->   "%MemBank_B_addr_197 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 197" [mnist_AXI_Stream.cpp:136]   --->   Operation 1492 'getelementptr' 'MemBank_B_addr_197' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1493 [2/2] (3.25ns)   --->   "%MemBank_B_load_197 = load i16* %MemBank_B_addr_197, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1493 'load' 'MemBank_B_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 139 <SV = 138> <Delay = 6.50>
ST_139 : Operation 1494 [1/2] (3.25ns)   --->   "%MemBank_B_load_196 = load i16* %MemBank_B_addr_196, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1494 'load' 'MemBank_B_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1495 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_196 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 196" [mnist_AXI_Stream.cpp:136]   --->   Operation 1495 'getelementptr' 'MemBank_Out_addr_196' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1496 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_196, i16* %MemBank_Out_addr_196, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1497 [1/2] (3.25ns)   --->   "%MemBank_B_load_197 = load i16* %MemBank_B_addr_197, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1497 'load' 'MemBank_B_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1498 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_197 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 197" [mnist_AXI_Stream.cpp:136]   --->   Operation 1498 'getelementptr' 'MemBank_Out_addr_197' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1499 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_197, i16* %MemBank_Out_addr_197, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1499 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1500 [1/1] (0.00ns)   --->   "%MemBank_B_addr_198 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 198" [mnist_AXI_Stream.cpp:136]   --->   Operation 1500 'getelementptr' 'MemBank_B_addr_198' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1501 [2/2] (3.25ns)   --->   "%MemBank_B_load_198 = load i16* %MemBank_B_addr_198, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1501 'load' 'MemBank_B_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_139 : Operation 1502 [1/1] (0.00ns)   --->   "%MemBank_B_addr_199 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 199" [mnist_AXI_Stream.cpp:136]   --->   Operation 1502 'getelementptr' 'MemBank_B_addr_199' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1503 [2/2] (3.25ns)   --->   "%MemBank_B_load_199 = load i16* %MemBank_B_addr_199, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1503 'load' 'MemBank_B_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 140 <SV = 139> <Delay = 6.50>
ST_140 : Operation 1504 [1/2] (3.25ns)   --->   "%MemBank_B_load_198 = load i16* %MemBank_B_addr_198, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1504 'load' 'MemBank_B_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1505 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_198 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 198" [mnist_AXI_Stream.cpp:136]   --->   Operation 1505 'getelementptr' 'MemBank_Out_addr_198' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1506 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_198, i16* %MemBank_Out_addr_198, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1507 [1/2] (3.25ns)   --->   "%MemBank_B_load_199 = load i16* %MemBank_B_addr_199, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1507 'load' 'MemBank_B_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1508 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_199 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 199" [mnist_AXI_Stream.cpp:136]   --->   Operation 1508 'getelementptr' 'MemBank_Out_addr_199' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1509 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_199, i16* %MemBank_Out_addr_199, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1509 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1510 [1/1] (0.00ns)   --->   "%MemBank_B_addr_200 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 200" [mnist_AXI_Stream.cpp:136]   --->   Operation 1510 'getelementptr' 'MemBank_B_addr_200' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1511 [2/2] (3.25ns)   --->   "%MemBank_B_load_200 = load i16* %MemBank_B_addr_200, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1511 'load' 'MemBank_B_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_140 : Operation 1512 [1/1] (0.00ns)   --->   "%MemBank_B_addr_201 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 201" [mnist_AXI_Stream.cpp:136]   --->   Operation 1512 'getelementptr' 'MemBank_B_addr_201' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1513 [2/2] (3.25ns)   --->   "%MemBank_B_load_201 = load i16* %MemBank_B_addr_201, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1513 'load' 'MemBank_B_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 141 <SV = 140> <Delay = 6.50>
ST_141 : Operation 1514 [1/2] (3.25ns)   --->   "%MemBank_B_load_200 = load i16* %MemBank_B_addr_200, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1514 'load' 'MemBank_B_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1515 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_200 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 200" [mnist_AXI_Stream.cpp:136]   --->   Operation 1515 'getelementptr' 'MemBank_Out_addr_200' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1516 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_200, i16* %MemBank_Out_addr_200, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1517 [1/2] (3.25ns)   --->   "%MemBank_B_load_201 = load i16* %MemBank_B_addr_201, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1517 'load' 'MemBank_B_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1518 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_201 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 201" [mnist_AXI_Stream.cpp:136]   --->   Operation 1518 'getelementptr' 'MemBank_Out_addr_201' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1519 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_201, i16* %MemBank_Out_addr_201, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1519 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1520 [1/1] (0.00ns)   --->   "%MemBank_B_addr_202 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 202" [mnist_AXI_Stream.cpp:136]   --->   Operation 1520 'getelementptr' 'MemBank_B_addr_202' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1521 [2/2] (3.25ns)   --->   "%MemBank_B_load_202 = load i16* %MemBank_B_addr_202, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1521 'load' 'MemBank_B_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_141 : Operation 1522 [1/1] (0.00ns)   --->   "%MemBank_B_addr_203 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 203" [mnist_AXI_Stream.cpp:136]   --->   Operation 1522 'getelementptr' 'MemBank_B_addr_203' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1523 [2/2] (3.25ns)   --->   "%MemBank_B_load_203 = load i16* %MemBank_B_addr_203, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1523 'load' 'MemBank_B_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 142 <SV = 141> <Delay = 6.50>
ST_142 : Operation 1524 [1/2] (3.25ns)   --->   "%MemBank_B_load_202 = load i16* %MemBank_B_addr_202, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1524 'load' 'MemBank_B_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1525 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_202 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 202" [mnist_AXI_Stream.cpp:136]   --->   Operation 1525 'getelementptr' 'MemBank_Out_addr_202' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1526 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_202, i16* %MemBank_Out_addr_202, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1527 [1/2] (3.25ns)   --->   "%MemBank_B_load_203 = load i16* %MemBank_B_addr_203, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1527 'load' 'MemBank_B_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1528 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_203 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 203" [mnist_AXI_Stream.cpp:136]   --->   Operation 1528 'getelementptr' 'MemBank_Out_addr_203' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1529 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_203, i16* %MemBank_Out_addr_203, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1530 [1/1] (0.00ns)   --->   "%MemBank_B_addr_204 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 204" [mnist_AXI_Stream.cpp:136]   --->   Operation 1530 'getelementptr' 'MemBank_B_addr_204' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1531 [2/2] (3.25ns)   --->   "%MemBank_B_load_204 = load i16* %MemBank_B_addr_204, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1531 'load' 'MemBank_B_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_142 : Operation 1532 [1/1] (0.00ns)   --->   "%MemBank_B_addr_205 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 205" [mnist_AXI_Stream.cpp:136]   --->   Operation 1532 'getelementptr' 'MemBank_B_addr_205' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1533 [2/2] (3.25ns)   --->   "%MemBank_B_load_205 = load i16* %MemBank_B_addr_205, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1533 'load' 'MemBank_B_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 143 <SV = 142> <Delay = 6.50>
ST_143 : Operation 1534 [1/2] (3.25ns)   --->   "%MemBank_B_load_204 = load i16* %MemBank_B_addr_204, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1534 'load' 'MemBank_B_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1535 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_204 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 204" [mnist_AXI_Stream.cpp:136]   --->   Operation 1535 'getelementptr' 'MemBank_Out_addr_204' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1536 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_204, i16* %MemBank_Out_addr_204, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1537 [1/2] (3.25ns)   --->   "%MemBank_B_load_205 = load i16* %MemBank_B_addr_205, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1537 'load' 'MemBank_B_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1538 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_205 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 205" [mnist_AXI_Stream.cpp:136]   --->   Operation 1538 'getelementptr' 'MemBank_Out_addr_205' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1539 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_205, i16* %MemBank_Out_addr_205, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1540 [1/1] (0.00ns)   --->   "%MemBank_B_addr_206 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 206" [mnist_AXI_Stream.cpp:136]   --->   Operation 1540 'getelementptr' 'MemBank_B_addr_206' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1541 [2/2] (3.25ns)   --->   "%MemBank_B_load_206 = load i16* %MemBank_B_addr_206, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1541 'load' 'MemBank_B_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_143 : Operation 1542 [1/1] (0.00ns)   --->   "%MemBank_B_addr_207 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 207" [mnist_AXI_Stream.cpp:136]   --->   Operation 1542 'getelementptr' 'MemBank_B_addr_207' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1543 [2/2] (3.25ns)   --->   "%MemBank_B_load_207 = load i16* %MemBank_B_addr_207, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1543 'load' 'MemBank_B_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 144 <SV = 143> <Delay = 6.50>
ST_144 : Operation 1544 [1/2] (3.25ns)   --->   "%MemBank_B_load_206 = load i16* %MemBank_B_addr_206, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1544 'load' 'MemBank_B_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1545 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_206 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 206" [mnist_AXI_Stream.cpp:136]   --->   Operation 1545 'getelementptr' 'MemBank_Out_addr_206' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1546 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_206, i16* %MemBank_Out_addr_206, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1547 [1/2] (3.25ns)   --->   "%MemBank_B_load_207 = load i16* %MemBank_B_addr_207, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1547 'load' 'MemBank_B_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1548 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_207 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 207" [mnist_AXI_Stream.cpp:136]   --->   Operation 1548 'getelementptr' 'MemBank_Out_addr_207' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1549 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_207, i16* %MemBank_Out_addr_207, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1549 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1550 [1/1] (0.00ns)   --->   "%MemBank_B_addr_208 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 208" [mnist_AXI_Stream.cpp:136]   --->   Operation 1550 'getelementptr' 'MemBank_B_addr_208' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1551 [2/2] (3.25ns)   --->   "%MemBank_B_load_208 = load i16* %MemBank_B_addr_208, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1551 'load' 'MemBank_B_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_144 : Operation 1552 [1/1] (0.00ns)   --->   "%MemBank_B_addr_209 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 209" [mnist_AXI_Stream.cpp:136]   --->   Operation 1552 'getelementptr' 'MemBank_B_addr_209' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1553 [2/2] (3.25ns)   --->   "%MemBank_B_load_209 = load i16* %MemBank_B_addr_209, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1553 'load' 'MemBank_B_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 145 <SV = 144> <Delay = 6.50>
ST_145 : Operation 1554 [1/2] (3.25ns)   --->   "%MemBank_B_load_208 = load i16* %MemBank_B_addr_208, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1554 'load' 'MemBank_B_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1555 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_208 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 208" [mnist_AXI_Stream.cpp:136]   --->   Operation 1555 'getelementptr' 'MemBank_Out_addr_208' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1556 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_208, i16* %MemBank_Out_addr_208, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1557 [1/2] (3.25ns)   --->   "%MemBank_B_load_209 = load i16* %MemBank_B_addr_209, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1557 'load' 'MemBank_B_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1558 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_209 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 209" [mnist_AXI_Stream.cpp:136]   --->   Operation 1558 'getelementptr' 'MemBank_Out_addr_209' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1559 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_209, i16* %MemBank_Out_addr_209, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1559 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1560 [1/1] (0.00ns)   --->   "%MemBank_B_addr_210 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 210" [mnist_AXI_Stream.cpp:136]   --->   Operation 1560 'getelementptr' 'MemBank_B_addr_210' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1561 [2/2] (3.25ns)   --->   "%MemBank_B_load_210 = load i16* %MemBank_B_addr_210, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1561 'load' 'MemBank_B_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_145 : Operation 1562 [1/1] (0.00ns)   --->   "%MemBank_B_addr_211 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 211" [mnist_AXI_Stream.cpp:136]   --->   Operation 1562 'getelementptr' 'MemBank_B_addr_211' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1563 [2/2] (3.25ns)   --->   "%MemBank_B_load_211 = load i16* %MemBank_B_addr_211, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1563 'load' 'MemBank_B_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 146 <SV = 145> <Delay = 6.50>
ST_146 : Operation 1564 [1/2] (3.25ns)   --->   "%MemBank_B_load_210 = load i16* %MemBank_B_addr_210, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1564 'load' 'MemBank_B_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1565 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_210 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 210" [mnist_AXI_Stream.cpp:136]   --->   Operation 1565 'getelementptr' 'MemBank_Out_addr_210' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1566 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_210, i16* %MemBank_Out_addr_210, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1566 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1567 [1/2] (3.25ns)   --->   "%MemBank_B_load_211 = load i16* %MemBank_B_addr_211, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1567 'load' 'MemBank_B_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1568 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_211 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 211" [mnist_AXI_Stream.cpp:136]   --->   Operation 1568 'getelementptr' 'MemBank_Out_addr_211' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1569 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_211, i16* %MemBank_Out_addr_211, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1570 [1/1] (0.00ns)   --->   "%MemBank_B_addr_212 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 212" [mnist_AXI_Stream.cpp:136]   --->   Operation 1570 'getelementptr' 'MemBank_B_addr_212' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1571 [2/2] (3.25ns)   --->   "%MemBank_B_load_212 = load i16* %MemBank_B_addr_212, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1571 'load' 'MemBank_B_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_146 : Operation 1572 [1/1] (0.00ns)   --->   "%MemBank_B_addr_213 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 213" [mnist_AXI_Stream.cpp:136]   --->   Operation 1572 'getelementptr' 'MemBank_B_addr_213' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1573 [2/2] (3.25ns)   --->   "%MemBank_B_load_213 = load i16* %MemBank_B_addr_213, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1573 'load' 'MemBank_B_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 147 <SV = 146> <Delay = 6.50>
ST_147 : Operation 1574 [1/2] (3.25ns)   --->   "%MemBank_B_load_212 = load i16* %MemBank_B_addr_212, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1574 'load' 'MemBank_B_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1575 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_212 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 212" [mnist_AXI_Stream.cpp:136]   --->   Operation 1575 'getelementptr' 'MemBank_Out_addr_212' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1576 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_212, i16* %MemBank_Out_addr_212, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1577 [1/2] (3.25ns)   --->   "%MemBank_B_load_213 = load i16* %MemBank_B_addr_213, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1577 'load' 'MemBank_B_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1578 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_213 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 213" [mnist_AXI_Stream.cpp:136]   --->   Operation 1578 'getelementptr' 'MemBank_Out_addr_213' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1579 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_213, i16* %MemBank_Out_addr_213, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1579 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1580 [1/1] (0.00ns)   --->   "%MemBank_B_addr_214 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 214" [mnist_AXI_Stream.cpp:136]   --->   Operation 1580 'getelementptr' 'MemBank_B_addr_214' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1581 [2/2] (3.25ns)   --->   "%MemBank_B_load_214 = load i16* %MemBank_B_addr_214, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1581 'load' 'MemBank_B_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_147 : Operation 1582 [1/1] (0.00ns)   --->   "%MemBank_B_addr_215 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 215" [mnist_AXI_Stream.cpp:136]   --->   Operation 1582 'getelementptr' 'MemBank_B_addr_215' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1583 [2/2] (3.25ns)   --->   "%MemBank_B_load_215 = load i16* %MemBank_B_addr_215, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1583 'load' 'MemBank_B_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 148 <SV = 147> <Delay = 6.50>
ST_148 : Operation 1584 [1/2] (3.25ns)   --->   "%MemBank_B_load_214 = load i16* %MemBank_B_addr_214, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1584 'load' 'MemBank_B_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1585 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_214 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 214" [mnist_AXI_Stream.cpp:136]   --->   Operation 1585 'getelementptr' 'MemBank_Out_addr_214' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1586 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_214, i16* %MemBank_Out_addr_214, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1587 [1/2] (3.25ns)   --->   "%MemBank_B_load_215 = load i16* %MemBank_B_addr_215, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1587 'load' 'MemBank_B_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1588 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_215 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 215" [mnist_AXI_Stream.cpp:136]   --->   Operation 1588 'getelementptr' 'MemBank_Out_addr_215' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1589 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_215, i16* %MemBank_Out_addr_215, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1590 [1/1] (0.00ns)   --->   "%MemBank_B_addr_216 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 216" [mnist_AXI_Stream.cpp:136]   --->   Operation 1590 'getelementptr' 'MemBank_B_addr_216' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1591 [2/2] (3.25ns)   --->   "%MemBank_B_load_216 = load i16* %MemBank_B_addr_216, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1591 'load' 'MemBank_B_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_148 : Operation 1592 [1/1] (0.00ns)   --->   "%MemBank_B_addr_217 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 217" [mnist_AXI_Stream.cpp:136]   --->   Operation 1592 'getelementptr' 'MemBank_B_addr_217' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1593 [2/2] (3.25ns)   --->   "%MemBank_B_load_217 = load i16* %MemBank_B_addr_217, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1593 'load' 'MemBank_B_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 149 <SV = 148> <Delay = 6.50>
ST_149 : Operation 1594 [1/2] (3.25ns)   --->   "%MemBank_B_load_216 = load i16* %MemBank_B_addr_216, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1594 'load' 'MemBank_B_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1595 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_216 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 216" [mnist_AXI_Stream.cpp:136]   --->   Operation 1595 'getelementptr' 'MemBank_Out_addr_216' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1596 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_216, i16* %MemBank_Out_addr_216, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1597 [1/2] (3.25ns)   --->   "%MemBank_B_load_217 = load i16* %MemBank_B_addr_217, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1597 'load' 'MemBank_B_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1598 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_217 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 217" [mnist_AXI_Stream.cpp:136]   --->   Operation 1598 'getelementptr' 'MemBank_Out_addr_217' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1599 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_217, i16* %MemBank_Out_addr_217, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1599 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1600 [1/1] (0.00ns)   --->   "%MemBank_B_addr_218 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 218" [mnist_AXI_Stream.cpp:136]   --->   Operation 1600 'getelementptr' 'MemBank_B_addr_218' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1601 [2/2] (3.25ns)   --->   "%MemBank_B_load_218 = load i16* %MemBank_B_addr_218, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1601 'load' 'MemBank_B_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_149 : Operation 1602 [1/1] (0.00ns)   --->   "%MemBank_B_addr_219 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 219" [mnist_AXI_Stream.cpp:136]   --->   Operation 1602 'getelementptr' 'MemBank_B_addr_219' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1603 [2/2] (3.25ns)   --->   "%MemBank_B_load_219 = load i16* %MemBank_B_addr_219, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1603 'load' 'MemBank_B_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 150 <SV = 149> <Delay = 6.50>
ST_150 : Operation 1604 [1/2] (3.25ns)   --->   "%MemBank_B_load_218 = load i16* %MemBank_B_addr_218, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1604 'load' 'MemBank_B_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1605 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_218 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 218" [mnist_AXI_Stream.cpp:136]   --->   Operation 1605 'getelementptr' 'MemBank_Out_addr_218' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1606 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_218, i16* %MemBank_Out_addr_218, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1606 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1607 [1/2] (3.25ns)   --->   "%MemBank_B_load_219 = load i16* %MemBank_B_addr_219, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1607 'load' 'MemBank_B_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1608 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_219 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 219" [mnist_AXI_Stream.cpp:136]   --->   Operation 1608 'getelementptr' 'MemBank_Out_addr_219' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1609 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_219, i16* %MemBank_Out_addr_219, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1610 [1/1] (0.00ns)   --->   "%MemBank_B_addr_220 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 220" [mnist_AXI_Stream.cpp:136]   --->   Operation 1610 'getelementptr' 'MemBank_B_addr_220' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1611 [2/2] (3.25ns)   --->   "%MemBank_B_load_220 = load i16* %MemBank_B_addr_220, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1611 'load' 'MemBank_B_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_150 : Operation 1612 [1/1] (0.00ns)   --->   "%MemBank_B_addr_221 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 221" [mnist_AXI_Stream.cpp:136]   --->   Operation 1612 'getelementptr' 'MemBank_B_addr_221' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1613 [2/2] (3.25ns)   --->   "%MemBank_B_load_221 = load i16* %MemBank_B_addr_221, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1613 'load' 'MemBank_B_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 151 <SV = 150> <Delay = 6.50>
ST_151 : Operation 1614 [1/2] (3.25ns)   --->   "%MemBank_B_load_220 = load i16* %MemBank_B_addr_220, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1614 'load' 'MemBank_B_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1615 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_220 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 220" [mnist_AXI_Stream.cpp:136]   --->   Operation 1615 'getelementptr' 'MemBank_Out_addr_220' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1616 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_220, i16* %MemBank_Out_addr_220, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1617 [1/2] (3.25ns)   --->   "%MemBank_B_load_221 = load i16* %MemBank_B_addr_221, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1617 'load' 'MemBank_B_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1618 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_221 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 221" [mnist_AXI_Stream.cpp:136]   --->   Operation 1618 'getelementptr' 'MemBank_Out_addr_221' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1619 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_221, i16* %MemBank_Out_addr_221, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1619 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1620 [1/1] (0.00ns)   --->   "%MemBank_B_addr_222 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 222" [mnist_AXI_Stream.cpp:136]   --->   Operation 1620 'getelementptr' 'MemBank_B_addr_222' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1621 [2/2] (3.25ns)   --->   "%MemBank_B_load_222 = load i16* %MemBank_B_addr_222, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1621 'load' 'MemBank_B_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_151 : Operation 1622 [1/1] (0.00ns)   --->   "%MemBank_B_addr_223 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 223" [mnist_AXI_Stream.cpp:136]   --->   Operation 1622 'getelementptr' 'MemBank_B_addr_223' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1623 [2/2] (3.25ns)   --->   "%MemBank_B_load_223 = load i16* %MemBank_B_addr_223, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1623 'load' 'MemBank_B_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 152 <SV = 151> <Delay = 6.50>
ST_152 : Operation 1624 [1/2] (3.25ns)   --->   "%MemBank_B_load_222 = load i16* %MemBank_B_addr_222, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1624 'load' 'MemBank_B_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1625 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_222 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 222" [mnist_AXI_Stream.cpp:136]   --->   Operation 1625 'getelementptr' 'MemBank_Out_addr_222' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1626 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_222, i16* %MemBank_Out_addr_222, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1627 [1/2] (3.25ns)   --->   "%MemBank_B_load_223 = load i16* %MemBank_B_addr_223, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1627 'load' 'MemBank_B_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1628 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_223 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 223" [mnist_AXI_Stream.cpp:136]   --->   Operation 1628 'getelementptr' 'MemBank_Out_addr_223' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1629 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_223, i16* %MemBank_Out_addr_223, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1630 [1/1] (0.00ns)   --->   "%MemBank_B_addr_224 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 224" [mnist_AXI_Stream.cpp:136]   --->   Operation 1630 'getelementptr' 'MemBank_B_addr_224' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1631 [2/2] (3.25ns)   --->   "%MemBank_B_load_224 = load i16* %MemBank_B_addr_224, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1631 'load' 'MemBank_B_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_152 : Operation 1632 [1/1] (0.00ns)   --->   "%MemBank_B_addr_225 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 225" [mnist_AXI_Stream.cpp:136]   --->   Operation 1632 'getelementptr' 'MemBank_B_addr_225' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1633 [2/2] (3.25ns)   --->   "%MemBank_B_load_225 = load i16* %MemBank_B_addr_225, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1633 'load' 'MemBank_B_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 153 <SV = 152> <Delay = 6.50>
ST_153 : Operation 1634 [1/2] (3.25ns)   --->   "%MemBank_B_load_224 = load i16* %MemBank_B_addr_224, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1634 'load' 'MemBank_B_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1635 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_224 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 224" [mnist_AXI_Stream.cpp:136]   --->   Operation 1635 'getelementptr' 'MemBank_Out_addr_224' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1636 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_224, i16* %MemBank_Out_addr_224, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1637 [1/2] (3.25ns)   --->   "%MemBank_B_load_225 = load i16* %MemBank_B_addr_225, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1637 'load' 'MemBank_B_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1638 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_225 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 225" [mnist_AXI_Stream.cpp:136]   --->   Operation 1638 'getelementptr' 'MemBank_Out_addr_225' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1639 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_225, i16* %MemBank_Out_addr_225, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1639 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1640 [1/1] (0.00ns)   --->   "%MemBank_B_addr_226 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 226" [mnist_AXI_Stream.cpp:136]   --->   Operation 1640 'getelementptr' 'MemBank_B_addr_226' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1641 [2/2] (3.25ns)   --->   "%MemBank_B_load_226 = load i16* %MemBank_B_addr_226, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1641 'load' 'MemBank_B_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_153 : Operation 1642 [1/1] (0.00ns)   --->   "%MemBank_B_addr_227 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 227" [mnist_AXI_Stream.cpp:136]   --->   Operation 1642 'getelementptr' 'MemBank_B_addr_227' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1643 [2/2] (3.25ns)   --->   "%MemBank_B_load_227 = load i16* %MemBank_B_addr_227, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1643 'load' 'MemBank_B_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 154 <SV = 153> <Delay = 6.50>
ST_154 : Operation 1644 [1/2] (3.25ns)   --->   "%MemBank_B_load_226 = load i16* %MemBank_B_addr_226, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1644 'load' 'MemBank_B_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1645 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_226 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 226" [mnist_AXI_Stream.cpp:136]   --->   Operation 1645 'getelementptr' 'MemBank_Out_addr_226' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1646 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_226, i16* %MemBank_Out_addr_226, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1646 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1647 [1/2] (3.25ns)   --->   "%MemBank_B_load_227 = load i16* %MemBank_B_addr_227, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1647 'load' 'MemBank_B_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1648 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_227 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 227" [mnist_AXI_Stream.cpp:136]   --->   Operation 1648 'getelementptr' 'MemBank_Out_addr_227' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1649 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_227, i16* %MemBank_Out_addr_227, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1649 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1650 [1/1] (0.00ns)   --->   "%MemBank_B_addr_228 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 228" [mnist_AXI_Stream.cpp:136]   --->   Operation 1650 'getelementptr' 'MemBank_B_addr_228' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1651 [2/2] (3.25ns)   --->   "%MemBank_B_load_228 = load i16* %MemBank_B_addr_228, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1651 'load' 'MemBank_B_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_154 : Operation 1652 [1/1] (0.00ns)   --->   "%MemBank_B_addr_229 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 229" [mnist_AXI_Stream.cpp:136]   --->   Operation 1652 'getelementptr' 'MemBank_B_addr_229' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1653 [2/2] (3.25ns)   --->   "%MemBank_B_load_229 = load i16* %MemBank_B_addr_229, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1653 'load' 'MemBank_B_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 155 <SV = 154> <Delay = 6.50>
ST_155 : Operation 1654 [1/2] (3.25ns)   --->   "%MemBank_B_load_228 = load i16* %MemBank_B_addr_228, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1654 'load' 'MemBank_B_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1655 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_228 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 228" [mnist_AXI_Stream.cpp:136]   --->   Operation 1655 'getelementptr' 'MemBank_Out_addr_228' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1656 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_228, i16* %MemBank_Out_addr_228, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1657 [1/2] (3.25ns)   --->   "%MemBank_B_load_229 = load i16* %MemBank_B_addr_229, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1657 'load' 'MemBank_B_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1658 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_229 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 229" [mnist_AXI_Stream.cpp:136]   --->   Operation 1658 'getelementptr' 'MemBank_Out_addr_229' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1659 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_229, i16* %MemBank_Out_addr_229, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1659 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1660 [1/1] (0.00ns)   --->   "%MemBank_B_addr_230 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 230" [mnist_AXI_Stream.cpp:136]   --->   Operation 1660 'getelementptr' 'MemBank_B_addr_230' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1661 [2/2] (3.25ns)   --->   "%MemBank_B_load_230 = load i16* %MemBank_B_addr_230, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1661 'load' 'MemBank_B_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_155 : Operation 1662 [1/1] (0.00ns)   --->   "%MemBank_B_addr_231 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 231" [mnist_AXI_Stream.cpp:136]   --->   Operation 1662 'getelementptr' 'MemBank_B_addr_231' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1663 [2/2] (3.25ns)   --->   "%MemBank_B_load_231 = load i16* %MemBank_B_addr_231, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1663 'load' 'MemBank_B_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 156 <SV = 155> <Delay = 6.50>
ST_156 : Operation 1664 [1/2] (3.25ns)   --->   "%MemBank_B_load_230 = load i16* %MemBank_B_addr_230, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1664 'load' 'MemBank_B_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1665 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_230 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 230" [mnist_AXI_Stream.cpp:136]   --->   Operation 1665 'getelementptr' 'MemBank_Out_addr_230' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1666 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_230, i16* %MemBank_Out_addr_230, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1667 [1/2] (3.25ns)   --->   "%MemBank_B_load_231 = load i16* %MemBank_B_addr_231, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1667 'load' 'MemBank_B_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1668 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_231 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 231" [mnist_AXI_Stream.cpp:136]   --->   Operation 1668 'getelementptr' 'MemBank_Out_addr_231' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1669 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_231, i16* %MemBank_Out_addr_231, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1669 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1670 [1/1] (0.00ns)   --->   "%MemBank_B_addr_232 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 232" [mnist_AXI_Stream.cpp:136]   --->   Operation 1670 'getelementptr' 'MemBank_B_addr_232' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1671 [2/2] (3.25ns)   --->   "%MemBank_B_load_232 = load i16* %MemBank_B_addr_232, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1671 'load' 'MemBank_B_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_156 : Operation 1672 [1/1] (0.00ns)   --->   "%MemBank_B_addr_233 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 233" [mnist_AXI_Stream.cpp:136]   --->   Operation 1672 'getelementptr' 'MemBank_B_addr_233' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1673 [2/2] (3.25ns)   --->   "%MemBank_B_load_233 = load i16* %MemBank_B_addr_233, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1673 'load' 'MemBank_B_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 157 <SV = 156> <Delay = 6.50>
ST_157 : Operation 1674 [1/2] (3.25ns)   --->   "%MemBank_B_load_232 = load i16* %MemBank_B_addr_232, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1674 'load' 'MemBank_B_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1675 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_232 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 232" [mnist_AXI_Stream.cpp:136]   --->   Operation 1675 'getelementptr' 'MemBank_Out_addr_232' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1676 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_232, i16* %MemBank_Out_addr_232, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1677 [1/2] (3.25ns)   --->   "%MemBank_B_load_233 = load i16* %MemBank_B_addr_233, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1677 'load' 'MemBank_B_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1678 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_233 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 233" [mnist_AXI_Stream.cpp:136]   --->   Operation 1678 'getelementptr' 'MemBank_Out_addr_233' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1679 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_233, i16* %MemBank_Out_addr_233, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1680 [1/1] (0.00ns)   --->   "%MemBank_B_addr_234 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 234" [mnist_AXI_Stream.cpp:136]   --->   Operation 1680 'getelementptr' 'MemBank_B_addr_234' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1681 [2/2] (3.25ns)   --->   "%MemBank_B_load_234 = load i16* %MemBank_B_addr_234, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1681 'load' 'MemBank_B_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_157 : Operation 1682 [1/1] (0.00ns)   --->   "%MemBank_B_addr_235 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 235" [mnist_AXI_Stream.cpp:136]   --->   Operation 1682 'getelementptr' 'MemBank_B_addr_235' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1683 [2/2] (3.25ns)   --->   "%MemBank_B_load_235 = load i16* %MemBank_B_addr_235, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1683 'load' 'MemBank_B_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 158 <SV = 157> <Delay = 6.50>
ST_158 : Operation 1684 [1/2] (3.25ns)   --->   "%MemBank_B_load_234 = load i16* %MemBank_B_addr_234, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1684 'load' 'MemBank_B_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1685 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_234 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 234" [mnist_AXI_Stream.cpp:136]   --->   Operation 1685 'getelementptr' 'MemBank_Out_addr_234' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1686 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_234, i16* %MemBank_Out_addr_234, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1687 [1/2] (3.25ns)   --->   "%MemBank_B_load_235 = load i16* %MemBank_B_addr_235, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1687 'load' 'MemBank_B_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1688 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_235 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 235" [mnist_AXI_Stream.cpp:136]   --->   Operation 1688 'getelementptr' 'MemBank_Out_addr_235' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1689 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_235, i16* %MemBank_Out_addr_235, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1689 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1690 [1/1] (0.00ns)   --->   "%MemBank_B_addr_236 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 236" [mnist_AXI_Stream.cpp:136]   --->   Operation 1690 'getelementptr' 'MemBank_B_addr_236' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1691 [2/2] (3.25ns)   --->   "%MemBank_B_load_236 = load i16* %MemBank_B_addr_236, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1691 'load' 'MemBank_B_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_158 : Operation 1692 [1/1] (0.00ns)   --->   "%MemBank_B_addr_237 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 237" [mnist_AXI_Stream.cpp:136]   --->   Operation 1692 'getelementptr' 'MemBank_B_addr_237' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1693 [2/2] (3.25ns)   --->   "%MemBank_B_load_237 = load i16* %MemBank_B_addr_237, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1693 'load' 'MemBank_B_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 159 <SV = 158> <Delay = 6.50>
ST_159 : Operation 1694 [1/2] (3.25ns)   --->   "%MemBank_B_load_236 = load i16* %MemBank_B_addr_236, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1694 'load' 'MemBank_B_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1695 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_236 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 236" [mnist_AXI_Stream.cpp:136]   --->   Operation 1695 'getelementptr' 'MemBank_Out_addr_236' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1696 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_236, i16* %MemBank_Out_addr_236, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1697 [1/2] (3.25ns)   --->   "%MemBank_B_load_237 = load i16* %MemBank_B_addr_237, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1697 'load' 'MemBank_B_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1698 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_237 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 237" [mnist_AXI_Stream.cpp:136]   --->   Operation 1698 'getelementptr' 'MemBank_Out_addr_237' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1699 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_237, i16* %MemBank_Out_addr_237, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1699 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1700 [1/1] (0.00ns)   --->   "%MemBank_B_addr_238 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 238" [mnist_AXI_Stream.cpp:136]   --->   Operation 1700 'getelementptr' 'MemBank_B_addr_238' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1701 [2/2] (3.25ns)   --->   "%MemBank_B_load_238 = load i16* %MemBank_B_addr_238, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1701 'load' 'MemBank_B_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_159 : Operation 1702 [1/1] (0.00ns)   --->   "%MemBank_B_addr_239 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 239" [mnist_AXI_Stream.cpp:136]   --->   Operation 1702 'getelementptr' 'MemBank_B_addr_239' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1703 [2/2] (3.25ns)   --->   "%MemBank_B_load_239 = load i16* %MemBank_B_addr_239, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1703 'load' 'MemBank_B_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 160 <SV = 159> <Delay = 6.50>
ST_160 : Operation 1704 [1/2] (3.25ns)   --->   "%MemBank_B_load_238 = load i16* %MemBank_B_addr_238, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1704 'load' 'MemBank_B_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1705 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_238 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 238" [mnist_AXI_Stream.cpp:136]   --->   Operation 1705 'getelementptr' 'MemBank_Out_addr_238' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1706 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_238, i16* %MemBank_Out_addr_238, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1707 [1/2] (3.25ns)   --->   "%MemBank_B_load_239 = load i16* %MemBank_B_addr_239, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1707 'load' 'MemBank_B_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1708 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_239 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 239" [mnist_AXI_Stream.cpp:136]   --->   Operation 1708 'getelementptr' 'MemBank_Out_addr_239' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1709 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_239, i16* %MemBank_Out_addr_239, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1709 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1710 [1/1] (0.00ns)   --->   "%MemBank_B_addr_240 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 240" [mnist_AXI_Stream.cpp:136]   --->   Operation 1710 'getelementptr' 'MemBank_B_addr_240' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1711 [2/2] (3.25ns)   --->   "%MemBank_B_load_240 = load i16* %MemBank_B_addr_240, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1711 'load' 'MemBank_B_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_160 : Operation 1712 [1/1] (0.00ns)   --->   "%MemBank_B_addr_241 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 241" [mnist_AXI_Stream.cpp:136]   --->   Operation 1712 'getelementptr' 'MemBank_B_addr_241' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1713 [2/2] (3.25ns)   --->   "%MemBank_B_load_241 = load i16* %MemBank_B_addr_241, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1713 'load' 'MemBank_B_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 161 <SV = 160> <Delay = 6.50>
ST_161 : Operation 1714 [1/2] (3.25ns)   --->   "%MemBank_B_load_240 = load i16* %MemBank_B_addr_240, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1714 'load' 'MemBank_B_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1715 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_240 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 240" [mnist_AXI_Stream.cpp:136]   --->   Operation 1715 'getelementptr' 'MemBank_Out_addr_240' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1716 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_240, i16* %MemBank_Out_addr_240, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1717 [1/2] (3.25ns)   --->   "%MemBank_B_load_241 = load i16* %MemBank_B_addr_241, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1717 'load' 'MemBank_B_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1718 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_241 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 241" [mnist_AXI_Stream.cpp:136]   --->   Operation 1718 'getelementptr' 'MemBank_Out_addr_241' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1719 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_241, i16* %MemBank_Out_addr_241, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1719 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1720 [1/1] (0.00ns)   --->   "%MemBank_B_addr_242 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 242" [mnist_AXI_Stream.cpp:136]   --->   Operation 1720 'getelementptr' 'MemBank_B_addr_242' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1721 [2/2] (3.25ns)   --->   "%MemBank_B_load_242 = load i16* %MemBank_B_addr_242, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1721 'load' 'MemBank_B_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_161 : Operation 1722 [1/1] (0.00ns)   --->   "%MemBank_B_addr_243 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 243" [mnist_AXI_Stream.cpp:136]   --->   Operation 1722 'getelementptr' 'MemBank_B_addr_243' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1723 [2/2] (3.25ns)   --->   "%MemBank_B_load_243 = load i16* %MemBank_B_addr_243, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1723 'load' 'MemBank_B_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 162 <SV = 161> <Delay = 6.50>
ST_162 : Operation 1724 [1/2] (3.25ns)   --->   "%MemBank_B_load_242 = load i16* %MemBank_B_addr_242, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1724 'load' 'MemBank_B_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1725 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_242 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 242" [mnist_AXI_Stream.cpp:136]   --->   Operation 1725 'getelementptr' 'MemBank_Out_addr_242' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1726 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_242, i16* %MemBank_Out_addr_242, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1727 [1/2] (3.25ns)   --->   "%MemBank_B_load_243 = load i16* %MemBank_B_addr_243, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1727 'load' 'MemBank_B_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1728 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_243 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 243" [mnist_AXI_Stream.cpp:136]   --->   Operation 1728 'getelementptr' 'MemBank_Out_addr_243' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1729 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_243, i16* %MemBank_Out_addr_243, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1729 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1730 [1/1] (0.00ns)   --->   "%MemBank_B_addr_244 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 244" [mnist_AXI_Stream.cpp:136]   --->   Operation 1730 'getelementptr' 'MemBank_B_addr_244' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1731 [2/2] (3.25ns)   --->   "%MemBank_B_load_244 = load i16* %MemBank_B_addr_244, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1731 'load' 'MemBank_B_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_162 : Operation 1732 [1/1] (0.00ns)   --->   "%MemBank_B_addr_245 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 245" [mnist_AXI_Stream.cpp:136]   --->   Operation 1732 'getelementptr' 'MemBank_B_addr_245' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1733 [2/2] (3.25ns)   --->   "%MemBank_B_load_245 = load i16* %MemBank_B_addr_245, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1733 'load' 'MemBank_B_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 163 <SV = 162> <Delay = 6.50>
ST_163 : Operation 1734 [1/2] (3.25ns)   --->   "%MemBank_B_load_244 = load i16* %MemBank_B_addr_244, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1734 'load' 'MemBank_B_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1735 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_244 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 244" [mnist_AXI_Stream.cpp:136]   --->   Operation 1735 'getelementptr' 'MemBank_Out_addr_244' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1736 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_244, i16* %MemBank_Out_addr_244, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1737 [1/2] (3.25ns)   --->   "%MemBank_B_load_245 = load i16* %MemBank_B_addr_245, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1737 'load' 'MemBank_B_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1738 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_245 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 245" [mnist_AXI_Stream.cpp:136]   --->   Operation 1738 'getelementptr' 'MemBank_Out_addr_245' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1739 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_245, i16* %MemBank_Out_addr_245, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1740 [1/1] (0.00ns)   --->   "%MemBank_B_addr_246 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 246" [mnist_AXI_Stream.cpp:136]   --->   Operation 1740 'getelementptr' 'MemBank_B_addr_246' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1741 [2/2] (3.25ns)   --->   "%MemBank_B_load_246 = load i16* %MemBank_B_addr_246, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1741 'load' 'MemBank_B_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_163 : Operation 1742 [1/1] (0.00ns)   --->   "%MemBank_B_addr_247 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 247" [mnist_AXI_Stream.cpp:136]   --->   Operation 1742 'getelementptr' 'MemBank_B_addr_247' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1743 [2/2] (3.25ns)   --->   "%MemBank_B_load_247 = load i16* %MemBank_B_addr_247, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1743 'load' 'MemBank_B_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 164 <SV = 163> <Delay = 6.50>
ST_164 : Operation 1744 [1/2] (3.25ns)   --->   "%MemBank_B_load_246 = load i16* %MemBank_B_addr_246, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1744 'load' 'MemBank_B_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1745 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_246 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 246" [mnist_AXI_Stream.cpp:136]   --->   Operation 1745 'getelementptr' 'MemBank_Out_addr_246' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1746 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_246, i16* %MemBank_Out_addr_246, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1747 [1/2] (3.25ns)   --->   "%MemBank_B_load_247 = load i16* %MemBank_B_addr_247, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1747 'load' 'MemBank_B_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1748 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_247 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 247" [mnist_AXI_Stream.cpp:136]   --->   Operation 1748 'getelementptr' 'MemBank_Out_addr_247' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1749 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_247, i16* %MemBank_Out_addr_247, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1749 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1750 [1/1] (0.00ns)   --->   "%MemBank_B_addr_248 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 248" [mnist_AXI_Stream.cpp:136]   --->   Operation 1750 'getelementptr' 'MemBank_B_addr_248' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1751 [2/2] (3.25ns)   --->   "%MemBank_B_load_248 = load i16* %MemBank_B_addr_248, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1751 'load' 'MemBank_B_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_164 : Operation 1752 [1/1] (0.00ns)   --->   "%MemBank_B_addr_249 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 249" [mnist_AXI_Stream.cpp:136]   --->   Operation 1752 'getelementptr' 'MemBank_B_addr_249' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1753 [2/2] (3.25ns)   --->   "%MemBank_B_load_249 = load i16* %MemBank_B_addr_249, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1753 'load' 'MemBank_B_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 165 <SV = 164> <Delay = 6.50>
ST_165 : Operation 1754 [1/2] (3.25ns)   --->   "%MemBank_B_load_248 = load i16* %MemBank_B_addr_248, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1754 'load' 'MemBank_B_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1755 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_248 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 248" [mnist_AXI_Stream.cpp:136]   --->   Operation 1755 'getelementptr' 'MemBank_Out_addr_248' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1756 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_248, i16* %MemBank_Out_addr_248, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1757 [1/2] (3.25ns)   --->   "%MemBank_B_load_249 = load i16* %MemBank_B_addr_249, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1757 'load' 'MemBank_B_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1758 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_249 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 249" [mnist_AXI_Stream.cpp:136]   --->   Operation 1758 'getelementptr' 'MemBank_Out_addr_249' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1759 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_249, i16* %MemBank_Out_addr_249, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1759 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1760 [1/1] (0.00ns)   --->   "%MemBank_B_addr_250 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 250" [mnist_AXI_Stream.cpp:136]   --->   Operation 1760 'getelementptr' 'MemBank_B_addr_250' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1761 [2/2] (3.25ns)   --->   "%MemBank_B_load_250 = load i16* %MemBank_B_addr_250, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1761 'load' 'MemBank_B_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_165 : Operation 1762 [1/1] (0.00ns)   --->   "%MemBank_B_addr_251 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 251" [mnist_AXI_Stream.cpp:136]   --->   Operation 1762 'getelementptr' 'MemBank_B_addr_251' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1763 [2/2] (3.25ns)   --->   "%MemBank_B_load_251 = load i16* %MemBank_B_addr_251, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1763 'load' 'MemBank_B_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 166 <SV = 165> <Delay = 6.50>
ST_166 : Operation 1764 [1/2] (3.25ns)   --->   "%MemBank_B_load_250 = load i16* %MemBank_B_addr_250, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1764 'load' 'MemBank_B_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1765 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_250 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 250" [mnist_AXI_Stream.cpp:136]   --->   Operation 1765 'getelementptr' 'MemBank_Out_addr_250' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1766 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_250, i16* %MemBank_Out_addr_250, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1766 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1767 [1/2] (3.25ns)   --->   "%MemBank_B_load_251 = load i16* %MemBank_B_addr_251, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1767 'load' 'MemBank_B_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1768 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_251 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 251" [mnist_AXI_Stream.cpp:136]   --->   Operation 1768 'getelementptr' 'MemBank_Out_addr_251' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1769 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_251, i16* %MemBank_Out_addr_251, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1769 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1770 [1/1] (0.00ns)   --->   "%MemBank_B_addr_252 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 252" [mnist_AXI_Stream.cpp:136]   --->   Operation 1770 'getelementptr' 'MemBank_B_addr_252' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1771 [2/2] (3.25ns)   --->   "%MemBank_B_load_252 = load i16* %MemBank_B_addr_252, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1771 'load' 'MemBank_B_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_166 : Operation 1772 [1/1] (0.00ns)   --->   "%MemBank_B_addr_253 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 253" [mnist_AXI_Stream.cpp:136]   --->   Operation 1772 'getelementptr' 'MemBank_B_addr_253' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1773 [2/2] (3.25ns)   --->   "%MemBank_B_load_253 = load i16* %MemBank_B_addr_253, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1773 'load' 'MemBank_B_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 167 <SV = 166> <Delay = 6.50>
ST_167 : Operation 1774 [1/2] (3.25ns)   --->   "%MemBank_B_load_252 = load i16* %MemBank_B_addr_252, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1774 'load' 'MemBank_B_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1775 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_252 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 252" [mnist_AXI_Stream.cpp:136]   --->   Operation 1775 'getelementptr' 'MemBank_Out_addr_252' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1776 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_252, i16* %MemBank_Out_addr_252, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1777 [1/2] (3.25ns)   --->   "%MemBank_B_load_253 = load i16* %MemBank_B_addr_253, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1777 'load' 'MemBank_B_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1778 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_253 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 253" [mnist_AXI_Stream.cpp:136]   --->   Operation 1778 'getelementptr' 'MemBank_Out_addr_253' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1779 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_253, i16* %MemBank_Out_addr_253, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1780 [1/1] (0.00ns)   --->   "%MemBank_B_addr_254 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 254" [mnist_AXI_Stream.cpp:136]   --->   Operation 1780 'getelementptr' 'MemBank_B_addr_254' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1781 [2/2] (3.25ns)   --->   "%MemBank_B_load_254 = load i16* %MemBank_B_addr_254, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1781 'load' 'MemBank_B_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_167 : Operation 1782 [1/1] (0.00ns)   --->   "%MemBank_B_addr_255 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 255" [mnist_AXI_Stream.cpp:136]   --->   Operation 1782 'getelementptr' 'MemBank_B_addr_255' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1783 [2/2] (3.25ns)   --->   "%MemBank_B_load_255 = load i16* %MemBank_B_addr_255, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1783 'load' 'MemBank_B_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 168 <SV = 167> <Delay = 6.50>
ST_168 : Operation 1784 [1/2] (3.25ns)   --->   "%MemBank_B_load_254 = load i16* %MemBank_B_addr_254, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1784 'load' 'MemBank_B_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1785 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_254 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 254" [mnist_AXI_Stream.cpp:136]   --->   Operation 1785 'getelementptr' 'MemBank_Out_addr_254' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1786 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_254, i16* %MemBank_Out_addr_254, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1786 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1787 [1/2] (3.25ns)   --->   "%MemBank_B_load_255 = load i16* %MemBank_B_addr_255, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1787 'load' 'MemBank_B_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1788 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_255 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 255" [mnist_AXI_Stream.cpp:136]   --->   Operation 1788 'getelementptr' 'MemBank_Out_addr_255' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1789 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_255, i16* %MemBank_Out_addr_255, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1790 [1/1] (0.00ns)   --->   "%MemBank_B_addr_256 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 256" [mnist_AXI_Stream.cpp:136]   --->   Operation 1790 'getelementptr' 'MemBank_B_addr_256' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1791 [2/2] (3.25ns)   --->   "%MemBank_B_load_256 = load i16* %MemBank_B_addr_256, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1791 'load' 'MemBank_B_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_168 : Operation 1792 [1/1] (0.00ns)   --->   "%MemBank_B_addr_257 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 257" [mnist_AXI_Stream.cpp:136]   --->   Operation 1792 'getelementptr' 'MemBank_B_addr_257' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1793 [2/2] (3.25ns)   --->   "%MemBank_B_load_257 = load i16* %MemBank_B_addr_257, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1793 'load' 'MemBank_B_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 169 <SV = 168> <Delay = 6.50>
ST_169 : Operation 1794 [1/2] (3.25ns)   --->   "%MemBank_B_load_256 = load i16* %MemBank_B_addr_256, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1794 'load' 'MemBank_B_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1795 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_256 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 256" [mnist_AXI_Stream.cpp:136]   --->   Operation 1795 'getelementptr' 'MemBank_Out_addr_256' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1796 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_256, i16* %MemBank_Out_addr_256, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1797 [1/2] (3.25ns)   --->   "%MemBank_B_load_257 = load i16* %MemBank_B_addr_257, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1797 'load' 'MemBank_B_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1798 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_257 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 257" [mnist_AXI_Stream.cpp:136]   --->   Operation 1798 'getelementptr' 'MemBank_Out_addr_257' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1799 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_257, i16* %MemBank_Out_addr_257, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1799 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1800 [1/1] (0.00ns)   --->   "%MemBank_B_addr_258 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 258" [mnist_AXI_Stream.cpp:136]   --->   Operation 1800 'getelementptr' 'MemBank_B_addr_258' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1801 [2/2] (3.25ns)   --->   "%MemBank_B_load_258 = load i16* %MemBank_B_addr_258, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1801 'load' 'MemBank_B_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_169 : Operation 1802 [1/1] (0.00ns)   --->   "%MemBank_B_addr_259 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 259" [mnist_AXI_Stream.cpp:136]   --->   Operation 1802 'getelementptr' 'MemBank_B_addr_259' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1803 [2/2] (3.25ns)   --->   "%MemBank_B_load_259 = load i16* %MemBank_B_addr_259, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1803 'load' 'MemBank_B_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 170 <SV = 169> <Delay = 6.50>
ST_170 : Operation 1804 [1/2] (3.25ns)   --->   "%MemBank_B_load_258 = load i16* %MemBank_B_addr_258, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1804 'load' 'MemBank_B_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1805 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_258 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 258" [mnist_AXI_Stream.cpp:136]   --->   Operation 1805 'getelementptr' 'MemBank_Out_addr_258' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1806 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_258, i16* %MemBank_Out_addr_258, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1807 [1/2] (3.25ns)   --->   "%MemBank_B_load_259 = load i16* %MemBank_B_addr_259, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1807 'load' 'MemBank_B_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1808 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_259 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 259" [mnist_AXI_Stream.cpp:136]   --->   Operation 1808 'getelementptr' 'MemBank_Out_addr_259' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1809 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_259, i16* %MemBank_Out_addr_259, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1809 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1810 [1/1] (0.00ns)   --->   "%MemBank_B_addr_260 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 260" [mnist_AXI_Stream.cpp:136]   --->   Operation 1810 'getelementptr' 'MemBank_B_addr_260' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1811 [2/2] (3.25ns)   --->   "%MemBank_B_load_260 = load i16* %MemBank_B_addr_260, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1811 'load' 'MemBank_B_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_170 : Operation 1812 [1/1] (0.00ns)   --->   "%MemBank_B_addr_261 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 261" [mnist_AXI_Stream.cpp:136]   --->   Operation 1812 'getelementptr' 'MemBank_B_addr_261' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1813 [2/2] (3.25ns)   --->   "%MemBank_B_load_261 = load i16* %MemBank_B_addr_261, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1813 'load' 'MemBank_B_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 171 <SV = 170> <Delay = 6.50>
ST_171 : Operation 1814 [1/2] (3.25ns)   --->   "%MemBank_B_load_260 = load i16* %MemBank_B_addr_260, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1814 'load' 'MemBank_B_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1815 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_260 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 260" [mnist_AXI_Stream.cpp:136]   --->   Operation 1815 'getelementptr' 'MemBank_Out_addr_260' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1816 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_260, i16* %MemBank_Out_addr_260, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1816 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1817 [1/2] (3.25ns)   --->   "%MemBank_B_load_261 = load i16* %MemBank_B_addr_261, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1817 'load' 'MemBank_B_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1818 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_261 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 261" [mnist_AXI_Stream.cpp:136]   --->   Operation 1818 'getelementptr' 'MemBank_Out_addr_261' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1819 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_261, i16* %MemBank_Out_addr_261, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1819 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1820 [1/1] (0.00ns)   --->   "%MemBank_B_addr_262 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 262" [mnist_AXI_Stream.cpp:136]   --->   Operation 1820 'getelementptr' 'MemBank_B_addr_262' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1821 [2/2] (3.25ns)   --->   "%MemBank_B_load_262 = load i16* %MemBank_B_addr_262, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1821 'load' 'MemBank_B_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_171 : Operation 1822 [1/1] (0.00ns)   --->   "%MemBank_B_addr_263 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 263" [mnist_AXI_Stream.cpp:136]   --->   Operation 1822 'getelementptr' 'MemBank_B_addr_263' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1823 [2/2] (3.25ns)   --->   "%MemBank_B_load_263 = load i16* %MemBank_B_addr_263, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1823 'load' 'MemBank_B_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 172 <SV = 171> <Delay = 6.50>
ST_172 : Operation 1824 [1/2] (3.25ns)   --->   "%MemBank_B_load_262 = load i16* %MemBank_B_addr_262, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1824 'load' 'MemBank_B_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1825 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_262 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 262" [mnist_AXI_Stream.cpp:136]   --->   Operation 1825 'getelementptr' 'MemBank_Out_addr_262' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1826 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_262, i16* %MemBank_Out_addr_262, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1827 [1/2] (3.25ns)   --->   "%MemBank_B_load_263 = load i16* %MemBank_B_addr_263, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1827 'load' 'MemBank_B_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1828 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_263 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 263" [mnist_AXI_Stream.cpp:136]   --->   Operation 1828 'getelementptr' 'MemBank_Out_addr_263' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1829 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_263, i16* %MemBank_Out_addr_263, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1830 [1/1] (0.00ns)   --->   "%MemBank_B_addr_264 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 264" [mnist_AXI_Stream.cpp:136]   --->   Operation 1830 'getelementptr' 'MemBank_B_addr_264' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1831 [2/2] (3.25ns)   --->   "%MemBank_B_load_264 = load i16* %MemBank_B_addr_264, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1831 'load' 'MemBank_B_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_172 : Operation 1832 [1/1] (0.00ns)   --->   "%MemBank_B_addr_265 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 265" [mnist_AXI_Stream.cpp:136]   --->   Operation 1832 'getelementptr' 'MemBank_B_addr_265' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1833 [2/2] (3.25ns)   --->   "%MemBank_B_load_265 = load i16* %MemBank_B_addr_265, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1833 'load' 'MemBank_B_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 173 <SV = 172> <Delay = 6.50>
ST_173 : Operation 1834 [1/2] (3.25ns)   --->   "%MemBank_B_load_264 = load i16* %MemBank_B_addr_264, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1834 'load' 'MemBank_B_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1835 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_264 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 264" [mnist_AXI_Stream.cpp:136]   --->   Operation 1835 'getelementptr' 'MemBank_Out_addr_264' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1836 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_264, i16* %MemBank_Out_addr_264, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1837 [1/2] (3.25ns)   --->   "%MemBank_B_load_265 = load i16* %MemBank_B_addr_265, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1837 'load' 'MemBank_B_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1838 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_265 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 265" [mnist_AXI_Stream.cpp:136]   --->   Operation 1838 'getelementptr' 'MemBank_Out_addr_265' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1839 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_265, i16* %MemBank_Out_addr_265, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1839 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1840 [1/1] (0.00ns)   --->   "%MemBank_B_addr_266 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 266" [mnist_AXI_Stream.cpp:136]   --->   Operation 1840 'getelementptr' 'MemBank_B_addr_266' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1841 [2/2] (3.25ns)   --->   "%MemBank_B_load_266 = load i16* %MemBank_B_addr_266, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1841 'load' 'MemBank_B_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_173 : Operation 1842 [1/1] (0.00ns)   --->   "%MemBank_B_addr_267 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 267" [mnist_AXI_Stream.cpp:136]   --->   Operation 1842 'getelementptr' 'MemBank_B_addr_267' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1843 [2/2] (3.25ns)   --->   "%MemBank_B_load_267 = load i16* %MemBank_B_addr_267, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1843 'load' 'MemBank_B_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 174 <SV = 173> <Delay = 6.50>
ST_174 : Operation 1844 [1/2] (3.25ns)   --->   "%MemBank_B_load_266 = load i16* %MemBank_B_addr_266, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1844 'load' 'MemBank_B_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1845 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_266 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 266" [mnist_AXI_Stream.cpp:136]   --->   Operation 1845 'getelementptr' 'MemBank_Out_addr_266' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1846 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_266, i16* %MemBank_Out_addr_266, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1847 [1/2] (3.25ns)   --->   "%MemBank_B_load_267 = load i16* %MemBank_B_addr_267, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1847 'load' 'MemBank_B_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1848 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_267 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 267" [mnist_AXI_Stream.cpp:136]   --->   Operation 1848 'getelementptr' 'MemBank_Out_addr_267' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1849 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_267, i16* %MemBank_Out_addr_267, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1849 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1850 [1/1] (0.00ns)   --->   "%MemBank_B_addr_268 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 268" [mnist_AXI_Stream.cpp:136]   --->   Operation 1850 'getelementptr' 'MemBank_B_addr_268' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1851 [2/2] (3.25ns)   --->   "%MemBank_B_load_268 = load i16* %MemBank_B_addr_268, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1851 'load' 'MemBank_B_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_174 : Operation 1852 [1/1] (0.00ns)   --->   "%MemBank_B_addr_269 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 269" [mnist_AXI_Stream.cpp:136]   --->   Operation 1852 'getelementptr' 'MemBank_B_addr_269' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1853 [2/2] (3.25ns)   --->   "%MemBank_B_load_269 = load i16* %MemBank_B_addr_269, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1853 'load' 'MemBank_B_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 175 <SV = 174> <Delay = 6.50>
ST_175 : Operation 1854 [1/2] (3.25ns)   --->   "%MemBank_B_load_268 = load i16* %MemBank_B_addr_268, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1854 'load' 'MemBank_B_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1855 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_268 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 268" [mnist_AXI_Stream.cpp:136]   --->   Operation 1855 'getelementptr' 'MemBank_Out_addr_268' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1856 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_268, i16* %MemBank_Out_addr_268, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1857 [1/2] (3.25ns)   --->   "%MemBank_B_load_269 = load i16* %MemBank_B_addr_269, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1857 'load' 'MemBank_B_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1858 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_269 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 269" [mnist_AXI_Stream.cpp:136]   --->   Operation 1858 'getelementptr' 'MemBank_Out_addr_269' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1859 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_269, i16* %MemBank_Out_addr_269, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1859 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1860 [1/1] (0.00ns)   --->   "%MemBank_B_addr_270 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 270" [mnist_AXI_Stream.cpp:136]   --->   Operation 1860 'getelementptr' 'MemBank_B_addr_270' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1861 [2/2] (3.25ns)   --->   "%MemBank_B_load_270 = load i16* %MemBank_B_addr_270, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1861 'load' 'MemBank_B_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_175 : Operation 1862 [1/1] (0.00ns)   --->   "%MemBank_B_addr_271 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 271" [mnist_AXI_Stream.cpp:136]   --->   Operation 1862 'getelementptr' 'MemBank_B_addr_271' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1863 [2/2] (3.25ns)   --->   "%MemBank_B_load_271 = load i16* %MemBank_B_addr_271, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1863 'load' 'MemBank_B_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 176 <SV = 175> <Delay = 6.50>
ST_176 : Operation 1864 [1/2] (3.25ns)   --->   "%MemBank_B_load_270 = load i16* %MemBank_B_addr_270, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1864 'load' 'MemBank_B_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1865 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_270 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 270" [mnist_AXI_Stream.cpp:136]   --->   Operation 1865 'getelementptr' 'MemBank_Out_addr_270' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1866 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_270, i16* %MemBank_Out_addr_270, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1866 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1867 [1/2] (3.25ns)   --->   "%MemBank_B_load_271 = load i16* %MemBank_B_addr_271, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1867 'load' 'MemBank_B_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1868 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_271 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 271" [mnist_AXI_Stream.cpp:136]   --->   Operation 1868 'getelementptr' 'MemBank_Out_addr_271' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1869 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_271, i16* %MemBank_Out_addr_271, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1870 [1/1] (0.00ns)   --->   "%MemBank_B_addr_272 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 272" [mnist_AXI_Stream.cpp:136]   --->   Operation 1870 'getelementptr' 'MemBank_B_addr_272' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1871 [2/2] (3.25ns)   --->   "%MemBank_B_load_272 = load i16* %MemBank_B_addr_272, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1871 'load' 'MemBank_B_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_176 : Operation 1872 [1/1] (0.00ns)   --->   "%MemBank_B_addr_273 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 273" [mnist_AXI_Stream.cpp:136]   --->   Operation 1872 'getelementptr' 'MemBank_B_addr_273' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1873 [2/2] (3.25ns)   --->   "%MemBank_B_load_273 = load i16* %MemBank_B_addr_273, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1873 'load' 'MemBank_B_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 177 <SV = 176> <Delay = 6.50>
ST_177 : Operation 1874 [1/2] (3.25ns)   --->   "%MemBank_B_load_272 = load i16* %MemBank_B_addr_272, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1874 'load' 'MemBank_B_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1875 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_272 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 272" [mnist_AXI_Stream.cpp:136]   --->   Operation 1875 'getelementptr' 'MemBank_Out_addr_272' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1876 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_272, i16* %MemBank_Out_addr_272, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1876 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1877 [1/2] (3.25ns)   --->   "%MemBank_B_load_273 = load i16* %MemBank_B_addr_273, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1877 'load' 'MemBank_B_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1878 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_273 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 273" [mnist_AXI_Stream.cpp:136]   --->   Operation 1878 'getelementptr' 'MemBank_Out_addr_273' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1879 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_273, i16* %MemBank_Out_addr_273, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1879 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1880 [1/1] (0.00ns)   --->   "%MemBank_B_addr_274 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 274" [mnist_AXI_Stream.cpp:136]   --->   Operation 1880 'getelementptr' 'MemBank_B_addr_274' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1881 [2/2] (3.25ns)   --->   "%MemBank_B_load_274 = load i16* %MemBank_B_addr_274, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1881 'load' 'MemBank_B_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_177 : Operation 1882 [1/1] (0.00ns)   --->   "%MemBank_B_addr_275 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 275" [mnist_AXI_Stream.cpp:136]   --->   Operation 1882 'getelementptr' 'MemBank_B_addr_275' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1883 [2/2] (3.25ns)   --->   "%MemBank_B_load_275 = load i16* %MemBank_B_addr_275, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1883 'load' 'MemBank_B_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 178 <SV = 177> <Delay = 6.50>
ST_178 : Operation 1884 [1/2] (3.25ns)   --->   "%MemBank_B_load_274 = load i16* %MemBank_B_addr_274, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1884 'load' 'MemBank_B_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1885 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_274 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 274" [mnist_AXI_Stream.cpp:136]   --->   Operation 1885 'getelementptr' 'MemBank_Out_addr_274' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1886 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_274, i16* %MemBank_Out_addr_274, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1886 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1887 [1/2] (3.25ns)   --->   "%MemBank_B_load_275 = load i16* %MemBank_B_addr_275, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1887 'load' 'MemBank_B_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1888 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_275 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 275" [mnist_AXI_Stream.cpp:136]   --->   Operation 1888 'getelementptr' 'MemBank_Out_addr_275' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1889 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_275, i16* %MemBank_Out_addr_275, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1889 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1890 [1/1] (0.00ns)   --->   "%MemBank_B_addr_276 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 276" [mnist_AXI_Stream.cpp:136]   --->   Operation 1890 'getelementptr' 'MemBank_B_addr_276' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1891 [2/2] (3.25ns)   --->   "%MemBank_B_load_276 = load i16* %MemBank_B_addr_276, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1891 'load' 'MemBank_B_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_178 : Operation 1892 [1/1] (0.00ns)   --->   "%MemBank_B_addr_277 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 277" [mnist_AXI_Stream.cpp:136]   --->   Operation 1892 'getelementptr' 'MemBank_B_addr_277' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1893 [2/2] (3.25ns)   --->   "%MemBank_B_load_277 = load i16* %MemBank_B_addr_277, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1893 'load' 'MemBank_B_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 179 <SV = 178> <Delay = 6.50>
ST_179 : Operation 1894 [1/2] (3.25ns)   --->   "%MemBank_B_load_276 = load i16* %MemBank_B_addr_276, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1894 'load' 'MemBank_B_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1895 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_276 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 276" [mnist_AXI_Stream.cpp:136]   --->   Operation 1895 'getelementptr' 'MemBank_Out_addr_276' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1896 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_276, i16* %MemBank_Out_addr_276, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1897 [1/2] (3.25ns)   --->   "%MemBank_B_load_277 = load i16* %MemBank_B_addr_277, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1897 'load' 'MemBank_B_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1898 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_277 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 277" [mnist_AXI_Stream.cpp:136]   --->   Operation 1898 'getelementptr' 'MemBank_Out_addr_277' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1899 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_277, i16* %MemBank_Out_addr_277, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1899 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1900 [1/1] (0.00ns)   --->   "%MemBank_B_addr_278 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 278" [mnist_AXI_Stream.cpp:136]   --->   Operation 1900 'getelementptr' 'MemBank_B_addr_278' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1901 [2/2] (3.25ns)   --->   "%MemBank_B_load_278 = load i16* %MemBank_B_addr_278, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1901 'load' 'MemBank_B_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_179 : Operation 1902 [1/1] (0.00ns)   --->   "%MemBank_B_addr_279 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 279" [mnist_AXI_Stream.cpp:136]   --->   Operation 1902 'getelementptr' 'MemBank_B_addr_279' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1903 [2/2] (3.25ns)   --->   "%MemBank_B_load_279 = load i16* %MemBank_B_addr_279, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1903 'load' 'MemBank_B_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 180 <SV = 179> <Delay = 6.50>
ST_180 : Operation 1904 [1/2] (3.25ns)   --->   "%MemBank_B_load_278 = load i16* %MemBank_B_addr_278, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1904 'load' 'MemBank_B_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1905 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_278 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 278" [mnist_AXI_Stream.cpp:136]   --->   Operation 1905 'getelementptr' 'MemBank_Out_addr_278' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1906 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_278, i16* %MemBank_Out_addr_278, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1906 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1907 [1/2] (3.25ns)   --->   "%MemBank_B_load_279 = load i16* %MemBank_B_addr_279, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1907 'load' 'MemBank_B_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1908 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_279 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 279" [mnist_AXI_Stream.cpp:136]   --->   Operation 1908 'getelementptr' 'MemBank_Out_addr_279' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1909 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_279, i16* %MemBank_Out_addr_279, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1909 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1910 [1/1] (0.00ns)   --->   "%MemBank_B_addr_280 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 280" [mnist_AXI_Stream.cpp:136]   --->   Operation 1910 'getelementptr' 'MemBank_B_addr_280' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1911 [2/2] (3.25ns)   --->   "%MemBank_B_load_280 = load i16* %MemBank_B_addr_280, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1911 'load' 'MemBank_B_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_180 : Operation 1912 [1/1] (0.00ns)   --->   "%MemBank_B_addr_281 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 281" [mnist_AXI_Stream.cpp:136]   --->   Operation 1912 'getelementptr' 'MemBank_B_addr_281' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1913 [2/2] (3.25ns)   --->   "%MemBank_B_load_281 = load i16* %MemBank_B_addr_281, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1913 'load' 'MemBank_B_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 181 <SV = 180> <Delay = 6.50>
ST_181 : Operation 1914 [1/2] (3.25ns)   --->   "%MemBank_B_load_280 = load i16* %MemBank_B_addr_280, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1914 'load' 'MemBank_B_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1915 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_280 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 280" [mnist_AXI_Stream.cpp:136]   --->   Operation 1915 'getelementptr' 'MemBank_Out_addr_280' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1916 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_280, i16* %MemBank_Out_addr_280, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1917 [1/2] (3.25ns)   --->   "%MemBank_B_load_281 = load i16* %MemBank_B_addr_281, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1917 'load' 'MemBank_B_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1918 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_281 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 281" [mnist_AXI_Stream.cpp:136]   --->   Operation 1918 'getelementptr' 'MemBank_Out_addr_281' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1919 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_281, i16* %MemBank_Out_addr_281, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1919 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1920 [1/1] (0.00ns)   --->   "%MemBank_B_addr_282 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 282" [mnist_AXI_Stream.cpp:136]   --->   Operation 1920 'getelementptr' 'MemBank_B_addr_282' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1921 [2/2] (3.25ns)   --->   "%MemBank_B_load_282 = load i16* %MemBank_B_addr_282, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1921 'load' 'MemBank_B_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_181 : Operation 1922 [1/1] (0.00ns)   --->   "%MemBank_B_addr_283 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 283" [mnist_AXI_Stream.cpp:136]   --->   Operation 1922 'getelementptr' 'MemBank_B_addr_283' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1923 [2/2] (3.25ns)   --->   "%MemBank_B_load_283 = load i16* %MemBank_B_addr_283, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1923 'load' 'MemBank_B_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 182 <SV = 181> <Delay = 6.50>
ST_182 : Operation 1924 [1/2] (3.25ns)   --->   "%MemBank_B_load_282 = load i16* %MemBank_B_addr_282, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1924 'load' 'MemBank_B_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1925 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_282 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 282" [mnist_AXI_Stream.cpp:136]   --->   Operation 1925 'getelementptr' 'MemBank_Out_addr_282' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1926 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_282, i16* %MemBank_Out_addr_282, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1926 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1927 [1/2] (3.25ns)   --->   "%MemBank_B_load_283 = load i16* %MemBank_B_addr_283, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1927 'load' 'MemBank_B_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1928 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_283 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 283" [mnist_AXI_Stream.cpp:136]   --->   Operation 1928 'getelementptr' 'MemBank_Out_addr_283' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1929 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_283, i16* %MemBank_Out_addr_283, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1929 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1930 [1/1] (0.00ns)   --->   "%MemBank_B_addr_284 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 284" [mnist_AXI_Stream.cpp:136]   --->   Operation 1930 'getelementptr' 'MemBank_B_addr_284' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1931 [2/2] (3.25ns)   --->   "%MemBank_B_load_284 = load i16* %MemBank_B_addr_284, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1931 'load' 'MemBank_B_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_182 : Operation 1932 [1/1] (0.00ns)   --->   "%MemBank_B_addr_285 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 285" [mnist_AXI_Stream.cpp:136]   --->   Operation 1932 'getelementptr' 'MemBank_B_addr_285' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1933 [2/2] (3.25ns)   --->   "%MemBank_B_load_285 = load i16* %MemBank_B_addr_285, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1933 'load' 'MemBank_B_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 183 <SV = 182> <Delay = 6.50>
ST_183 : Operation 1934 [1/2] (3.25ns)   --->   "%MemBank_B_load_284 = load i16* %MemBank_B_addr_284, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1934 'load' 'MemBank_B_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1935 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_284 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 284" [mnist_AXI_Stream.cpp:136]   --->   Operation 1935 'getelementptr' 'MemBank_Out_addr_284' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1936 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_284, i16* %MemBank_Out_addr_284, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1937 [1/2] (3.25ns)   --->   "%MemBank_B_load_285 = load i16* %MemBank_B_addr_285, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1937 'load' 'MemBank_B_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1938 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_285 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 285" [mnist_AXI_Stream.cpp:136]   --->   Operation 1938 'getelementptr' 'MemBank_Out_addr_285' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1939 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_285, i16* %MemBank_Out_addr_285, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1939 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1940 [1/1] (0.00ns)   --->   "%MemBank_B_addr_286 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 286" [mnist_AXI_Stream.cpp:136]   --->   Operation 1940 'getelementptr' 'MemBank_B_addr_286' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1941 [2/2] (3.25ns)   --->   "%MemBank_B_load_286 = load i16* %MemBank_B_addr_286, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1941 'load' 'MemBank_B_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_183 : Operation 1942 [1/1] (0.00ns)   --->   "%MemBank_B_addr_287 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 287" [mnist_AXI_Stream.cpp:136]   --->   Operation 1942 'getelementptr' 'MemBank_B_addr_287' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1943 [2/2] (3.25ns)   --->   "%MemBank_B_load_287 = load i16* %MemBank_B_addr_287, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1943 'load' 'MemBank_B_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 184 <SV = 183> <Delay = 6.50>
ST_184 : Operation 1944 [1/2] (3.25ns)   --->   "%MemBank_B_load_286 = load i16* %MemBank_B_addr_286, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1944 'load' 'MemBank_B_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1945 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_286 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 286" [mnist_AXI_Stream.cpp:136]   --->   Operation 1945 'getelementptr' 'MemBank_Out_addr_286' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1946 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_286, i16* %MemBank_Out_addr_286, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1946 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1947 [1/2] (3.25ns)   --->   "%MemBank_B_load_287 = load i16* %MemBank_B_addr_287, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1947 'load' 'MemBank_B_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1948 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_287 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 287" [mnist_AXI_Stream.cpp:136]   --->   Operation 1948 'getelementptr' 'MemBank_Out_addr_287' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1949 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_287, i16* %MemBank_Out_addr_287, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1949 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1950 [1/1] (0.00ns)   --->   "%MemBank_B_addr_288 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 288" [mnist_AXI_Stream.cpp:136]   --->   Operation 1950 'getelementptr' 'MemBank_B_addr_288' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1951 [2/2] (3.25ns)   --->   "%MemBank_B_load_288 = load i16* %MemBank_B_addr_288, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1951 'load' 'MemBank_B_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_184 : Operation 1952 [1/1] (0.00ns)   --->   "%MemBank_B_addr_289 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 289" [mnist_AXI_Stream.cpp:136]   --->   Operation 1952 'getelementptr' 'MemBank_B_addr_289' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1953 [2/2] (3.25ns)   --->   "%MemBank_B_load_289 = load i16* %MemBank_B_addr_289, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1953 'load' 'MemBank_B_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 185 <SV = 184> <Delay = 6.50>
ST_185 : Operation 1954 [1/2] (3.25ns)   --->   "%MemBank_B_load_288 = load i16* %MemBank_B_addr_288, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1954 'load' 'MemBank_B_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1955 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_288 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 288" [mnist_AXI_Stream.cpp:136]   --->   Operation 1955 'getelementptr' 'MemBank_Out_addr_288' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1956 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_288, i16* %MemBank_Out_addr_288, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1957 [1/2] (3.25ns)   --->   "%MemBank_B_load_289 = load i16* %MemBank_B_addr_289, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1957 'load' 'MemBank_B_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1958 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_289 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 289" [mnist_AXI_Stream.cpp:136]   --->   Operation 1958 'getelementptr' 'MemBank_Out_addr_289' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1959 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_289, i16* %MemBank_Out_addr_289, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1959 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1960 [1/1] (0.00ns)   --->   "%MemBank_B_addr_290 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 290" [mnist_AXI_Stream.cpp:136]   --->   Operation 1960 'getelementptr' 'MemBank_B_addr_290' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1961 [2/2] (3.25ns)   --->   "%MemBank_B_load_290 = load i16* %MemBank_B_addr_290, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1961 'load' 'MemBank_B_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_185 : Operation 1962 [1/1] (0.00ns)   --->   "%MemBank_B_addr_291 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 291" [mnist_AXI_Stream.cpp:136]   --->   Operation 1962 'getelementptr' 'MemBank_B_addr_291' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1963 [2/2] (3.25ns)   --->   "%MemBank_B_load_291 = load i16* %MemBank_B_addr_291, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1963 'load' 'MemBank_B_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 186 <SV = 185> <Delay = 6.50>
ST_186 : Operation 1964 [1/2] (3.25ns)   --->   "%MemBank_B_load_290 = load i16* %MemBank_B_addr_290, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1964 'load' 'MemBank_B_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1965 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_290 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 290" [mnist_AXI_Stream.cpp:136]   --->   Operation 1965 'getelementptr' 'MemBank_Out_addr_290' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1966 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_290, i16* %MemBank_Out_addr_290, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1966 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1967 [1/2] (3.25ns)   --->   "%MemBank_B_load_291 = load i16* %MemBank_B_addr_291, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1967 'load' 'MemBank_B_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1968 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_291 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 291" [mnist_AXI_Stream.cpp:136]   --->   Operation 1968 'getelementptr' 'MemBank_Out_addr_291' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1969 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_291, i16* %MemBank_Out_addr_291, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1969 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1970 [1/1] (0.00ns)   --->   "%MemBank_B_addr_292 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 292" [mnist_AXI_Stream.cpp:136]   --->   Operation 1970 'getelementptr' 'MemBank_B_addr_292' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1971 [2/2] (3.25ns)   --->   "%MemBank_B_load_292 = load i16* %MemBank_B_addr_292, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1971 'load' 'MemBank_B_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_186 : Operation 1972 [1/1] (0.00ns)   --->   "%MemBank_B_addr_293 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 293" [mnist_AXI_Stream.cpp:136]   --->   Operation 1972 'getelementptr' 'MemBank_B_addr_293' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1973 [2/2] (3.25ns)   --->   "%MemBank_B_load_293 = load i16* %MemBank_B_addr_293, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1973 'load' 'MemBank_B_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 187 <SV = 186> <Delay = 6.50>
ST_187 : Operation 1974 [1/2] (3.25ns)   --->   "%MemBank_B_load_292 = load i16* %MemBank_B_addr_292, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1974 'load' 'MemBank_B_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1975 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_292 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 292" [mnist_AXI_Stream.cpp:136]   --->   Operation 1975 'getelementptr' 'MemBank_Out_addr_292' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1976 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_292, i16* %MemBank_Out_addr_292, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 1976 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1977 [1/2] (3.25ns)   --->   "%MemBank_B_load_293 = load i16* %MemBank_B_addr_293, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1977 'load' 'MemBank_B_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1978 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_293 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 293" [mnist_AXI_Stream.cpp:136]   --->   Operation 1978 'getelementptr' 'MemBank_Out_addr_293' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1979 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_293, i16* %MemBank_Out_addr_293, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1979 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1980 [1/1] (0.00ns)   --->   "%MemBank_B_addr_294 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 294" [mnist_AXI_Stream.cpp:136]   --->   Operation 1980 'getelementptr' 'MemBank_B_addr_294' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1981 [2/2] (3.25ns)   --->   "%MemBank_B_load_294 = load i16* %MemBank_B_addr_294, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1981 'load' 'MemBank_B_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_187 : Operation 1982 [1/1] (0.00ns)   --->   "%MemBank_B_addr_295 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 295" [mnist_AXI_Stream.cpp:136]   --->   Operation 1982 'getelementptr' 'MemBank_B_addr_295' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1983 [2/2] (3.25ns)   --->   "%MemBank_B_load_295 = load i16* %MemBank_B_addr_295, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1983 'load' 'MemBank_B_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 188 <SV = 187> <Delay = 6.50>
ST_188 : Operation 1984 [1/2] (3.25ns)   --->   "%MemBank_B_load_294 = load i16* %MemBank_B_addr_294, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1984 'load' 'MemBank_B_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1985 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_294 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 294" [mnist_AXI_Stream.cpp:136]   --->   Operation 1985 'getelementptr' 'MemBank_Out_addr_294' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1986 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_294, i16* %MemBank_Out_addr_294, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 1986 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1987 [1/2] (3.25ns)   --->   "%MemBank_B_load_295 = load i16* %MemBank_B_addr_295, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1987 'load' 'MemBank_B_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1988 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_295 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 295" [mnist_AXI_Stream.cpp:136]   --->   Operation 1988 'getelementptr' 'MemBank_Out_addr_295' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1989 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_295, i16* %MemBank_Out_addr_295, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1989 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1990 [1/1] (0.00ns)   --->   "%MemBank_B_addr_296 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 296" [mnist_AXI_Stream.cpp:136]   --->   Operation 1990 'getelementptr' 'MemBank_B_addr_296' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1991 [2/2] (3.25ns)   --->   "%MemBank_B_load_296 = load i16* %MemBank_B_addr_296, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1991 'load' 'MemBank_B_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_188 : Operation 1992 [1/1] (0.00ns)   --->   "%MemBank_B_addr_297 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 297" [mnist_AXI_Stream.cpp:136]   --->   Operation 1992 'getelementptr' 'MemBank_B_addr_297' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1993 [2/2] (3.25ns)   --->   "%MemBank_B_load_297 = load i16* %MemBank_B_addr_297, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1993 'load' 'MemBank_B_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 189 <SV = 188> <Delay = 6.50>
ST_189 : Operation 1994 [1/2] (3.25ns)   --->   "%MemBank_B_load_296 = load i16* %MemBank_B_addr_296, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1994 'load' 'MemBank_B_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 1995 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_296 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 296" [mnist_AXI_Stream.cpp:136]   --->   Operation 1995 'getelementptr' 'MemBank_Out_addr_296' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1996 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_296, i16* %MemBank_Out_addr_296, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 1996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 1997 [1/2] (3.25ns)   --->   "%MemBank_B_load_297 = load i16* %MemBank_B_addr_297, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1997 'load' 'MemBank_B_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 1998 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_297 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 297" [mnist_AXI_Stream.cpp:136]   --->   Operation 1998 'getelementptr' 'MemBank_Out_addr_297' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1999 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_297, i16* %MemBank_Out_addr_297, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 1999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 2000 [1/1] (0.00ns)   --->   "%MemBank_B_addr_298 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 298" [mnist_AXI_Stream.cpp:136]   --->   Operation 2000 'getelementptr' 'MemBank_B_addr_298' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2001 [2/2] (3.25ns)   --->   "%MemBank_B_load_298 = load i16* %MemBank_B_addr_298, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2001 'load' 'MemBank_B_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_189 : Operation 2002 [1/1] (0.00ns)   --->   "%MemBank_B_addr_299 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 299" [mnist_AXI_Stream.cpp:136]   --->   Operation 2002 'getelementptr' 'MemBank_B_addr_299' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2003 [2/2] (3.25ns)   --->   "%MemBank_B_load_299 = load i16* %MemBank_B_addr_299, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2003 'load' 'MemBank_B_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 190 <SV = 189> <Delay = 6.50>
ST_190 : Operation 2004 [1/2] (3.25ns)   --->   "%MemBank_B_load_298 = load i16* %MemBank_B_addr_298, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2004 'load' 'MemBank_B_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2005 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_298 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 298" [mnist_AXI_Stream.cpp:136]   --->   Operation 2005 'getelementptr' 'MemBank_Out_addr_298' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2006 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_298, i16* %MemBank_Out_addr_298, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2006 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2007 [1/2] (3.25ns)   --->   "%MemBank_B_load_299 = load i16* %MemBank_B_addr_299, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2007 'load' 'MemBank_B_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2008 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_299 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 299" [mnist_AXI_Stream.cpp:136]   --->   Operation 2008 'getelementptr' 'MemBank_Out_addr_299' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2009 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_299, i16* %MemBank_Out_addr_299, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2009 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2010 [1/1] (0.00ns)   --->   "%MemBank_B_addr_300 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 300" [mnist_AXI_Stream.cpp:136]   --->   Operation 2010 'getelementptr' 'MemBank_B_addr_300' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2011 [2/2] (3.25ns)   --->   "%MemBank_B_load_300 = load i16* %MemBank_B_addr_300, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2011 'load' 'MemBank_B_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_190 : Operation 2012 [1/1] (0.00ns)   --->   "%MemBank_B_addr_301 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 301" [mnist_AXI_Stream.cpp:136]   --->   Operation 2012 'getelementptr' 'MemBank_B_addr_301' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2013 [2/2] (3.25ns)   --->   "%MemBank_B_load_301 = load i16* %MemBank_B_addr_301, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2013 'load' 'MemBank_B_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 191 <SV = 190> <Delay = 6.50>
ST_191 : Operation 2014 [1/2] (3.25ns)   --->   "%MemBank_B_load_300 = load i16* %MemBank_B_addr_300, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2014 'load' 'MemBank_B_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2015 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_300 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 300" [mnist_AXI_Stream.cpp:136]   --->   Operation 2015 'getelementptr' 'MemBank_Out_addr_300' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2016 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_300, i16* %MemBank_Out_addr_300, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2016 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2017 [1/2] (3.25ns)   --->   "%MemBank_B_load_301 = load i16* %MemBank_B_addr_301, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2017 'load' 'MemBank_B_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2018 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_301 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 301" [mnist_AXI_Stream.cpp:136]   --->   Operation 2018 'getelementptr' 'MemBank_Out_addr_301' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2019 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_301, i16* %MemBank_Out_addr_301, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2019 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2020 [1/1] (0.00ns)   --->   "%MemBank_B_addr_302 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 302" [mnist_AXI_Stream.cpp:136]   --->   Operation 2020 'getelementptr' 'MemBank_B_addr_302' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2021 [2/2] (3.25ns)   --->   "%MemBank_B_load_302 = load i16* %MemBank_B_addr_302, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2021 'load' 'MemBank_B_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_191 : Operation 2022 [1/1] (0.00ns)   --->   "%MemBank_B_addr_303 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 303" [mnist_AXI_Stream.cpp:136]   --->   Operation 2022 'getelementptr' 'MemBank_B_addr_303' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2023 [2/2] (3.25ns)   --->   "%MemBank_B_load_303 = load i16* %MemBank_B_addr_303, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2023 'load' 'MemBank_B_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 192 <SV = 191> <Delay = 6.50>
ST_192 : Operation 2024 [1/2] (3.25ns)   --->   "%MemBank_B_load_302 = load i16* %MemBank_B_addr_302, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2024 'load' 'MemBank_B_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2025 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_302 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 302" [mnist_AXI_Stream.cpp:136]   --->   Operation 2025 'getelementptr' 'MemBank_Out_addr_302' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2026 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_302, i16* %MemBank_Out_addr_302, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2027 [1/2] (3.25ns)   --->   "%MemBank_B_load_303 = load i16* %MemBank_B_addr_303, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2027 'load' 'MemBank_B_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2028 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_303 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 303" [mnist_AXI_Stream.cpp:136]   --->   Operation 2028 'getelementptr' 'MemBank_Out_addr_303' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2029 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_303, i16* %MemBank_Out_addr_303, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2029 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2030 [1/1] (0.00ns)   --->   "%MemBank_B_addr_304 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 304" [mnist_AXI_Stream.cpp:136]   --->   Operation 2030 'getelementptr' 'MemBank_B_addr_304' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2031 [2/2] (3.25ns)   --->   "%MemBank_B_load_304 = load i16* %MemBank_B_addr_304, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2031 'load' 'MemBank_B_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_192 : Operation 2032 [1/1] (0.00ns)   --->   "%MemBank_B_addr_305 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 305" [mnist_AXI_Stream.cpp:136]   --->   Operation 2032 'getelementptr' 'MemBank_B_addr_305' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2033 [2/2] (3.25ns)   --->   "%MemBank_B_load_305 = load i16* %MemBank_B_addr_305, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2033 'load' 'MemBank_B_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 193 <SV = 192> <Delay = 6.50>
ST_193 : Operation 2034 [1/2] (3.25ns)   --->   "%MemBank_B_load_304 = load i16* %MemBank_B_addr_304, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2034 'load' 'MemBank_B_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2035 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_304 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 304" [mnist_AXI_Stream.cpp:136]   --->   Operation 2035 'getelementptr' 'MemBank_Out_addr_304' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2036 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_304, i16* %MemBank_Out_addr_304, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2036 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2037 [1/2] (3.25ns)   --->   "%MemBank_B_load_305 = load i16* %MemBank_B_addr_305, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2037 'load' 'MemBank_B_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2038 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_305 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 305" [mnist_AXI_Stream.cpp:136]   --->   Operation 2038 'getelementptr' 'MemBank_Out_addr_305' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2039 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_305, i16* %MemBank_Out_addr_305, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2039 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2040 [1/1] (0.00ns)   --->   "%MemBank_B_addr_306 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 306" [mnist_AXI_Stream.cpp:136]   --->   Operation 2040 'getelementptr' 'MemBank_B_addr_306' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2041 [2/2] (3.25ns)   --->   "%MemBank_B_load_306 = load i16* %MemBank_B_addr_306, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2041 'load' 'MemBank_B_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_193 : Operation 2042 [1/1] (0.00ns)   --->   "%MemBank_B_addr_307 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 307" [mnist_AXI_Stream.cpp:136]   --->   Operation 2042 'getelementptr' 'MemBank_B_addr_307' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2043 [2/2] (3.25ns)   --->   "%MemBank_B_load_307 = load i16* %MemBank_B_addr_307, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2043 'load' 'MemBank_B_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 194 <SV = 193> <Delay = 6.50>
ST_194 : Operation 2044 [1/2] (3.25ns)   --->   "%MemBank_B_load_306 = load i16* %MemBank_B_addr_306, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2044 'load' 'MemBank_B_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2045 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_306 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 306" [mnist_AXI_Stream.cpp:136]   --->   Operation 2045 'getelementptr' 'MemBank_Out_addr_306' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2046 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_306, i16* %MemBank_Out_addr_306, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2047 [1/2] (3.25ns)   --->   "%MemBank_B_load_307 = load i16* %MemBank_B_addr_307, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2047 'load' 'MemBank_B_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2048 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_307 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 307" [mnist_AXI_Stream.cpp:136]   --->   Operation 2048 'getelementptr' 'MemBank_Out_addr_307' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2049 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_307, i16* %MemBank_Out_addr_307, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2049 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2050 [1/1] (0.00ns)   --->   "%MemBank_B_addr_308 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 308" [mnist_AXI_Stream.cpp:136]   --->   Operation 2050 'getelementptr' 'MemBank_B_addr_308' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2051 [2/2] (3.25ns)   --->   "%MemBank_B_load_308 = load i16* %MemBank_B_addr_308, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2051 'load' 'MemBank_B_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_194 : Operation 2052 [1/1] (0.00ns)   --->   "%MemBank_B_addr_309 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 309" [mnist_AXI_Stream.cpp:136]   --->   Operation 2052 'getelementptr' 'MemBank_B_addr_309' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2053 [2/2] (3.25ns)   --->   "%MemBank_B_load_309 = load i16* %MemBank_B_addr_309, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2053 'load' 'MemBank_B_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 195 <SV = 194> <Delay = 6.50>
ST_195 : Operation 2054 [1/2] (3.25ns)   --->   "%MemBank_B_load_308 = load i16* %MemBank_B_addr_308, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2054 'load' 'MemBank_B_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2055 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_308 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 308" [mnist_AXI_Stream.cpp:136]   --->   Operation 2055 'getelementptr' 'MemBank_Out_addr_308' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2056 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_308, i16* %MemBank_Out_addr_308, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2056 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2057 [1/2] (3.25ns)   --->   "%MemBank_B_load_309 = load i16* %MemBank_B_addr_309, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2057 'load' 'MemBank_B_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2058 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_309 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 309" [mnist_AXI_Stream.cpp:136]   --->   Operation 2058 'getelementptr' 'MemBank_Out_addr_309' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2059 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_309, i16* %MemBank_Out_addr_309, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2059 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2060 [1/1] (0.00ns)   --->   "%MemBank_B_addr_310 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 310" [mnist_AXI_Stream.cpp:136]   --->   Operation 2060 'getelementptr' 'MemBank_B_addr_310' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2061 [2/2] (3.25ns)   --->   "%MemBank_B_load_310 = load i16* %MemBank_B_addr_310, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2061 'load' 'MemBank_B_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_195 : Operation 2062 [1/1] (0.00ns)   --->   "%MemBank_B_addr_311 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 311" [mnist_AXI_Stream.cpp:136]   --->   Operation 2062 'getelementptr' 'MemBank_B_addr_311' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2063 [2/2] (3.25ns)   --->   "%MemBank_B_load_311 = load i16* %MemBank_B_addr_311, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2063 'load' 'MemBank_B_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 196 <SV = 195> <Delay = 6.50>
ST_196 : Operation 2064 [1/2] (3.25ns)   --->   "%MemBank_B_load_310 = load i16* %MemBank_B_addr_310, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2064 'load' 'MemBank_B_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2065 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_310 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 310" [mnist_AXI_Stream.cpp:136]   --->   Operation 2065 'getelementptr' 'MemBank_Out_addr_310' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2066 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_310, i16* %MemBank_Out_addr_310, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2066 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2067 [1/2] (3.25ns)   --->   "%MemBank_B_load_311 = load i16* %MemBank_B_addr_311, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2067 'load' 'MemBank_B_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2068 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_311 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 311" [mnist_AXI_Stream.cpp:136]   --->   Operation 2068 'getelementptr' 'MemBank_Out_addr_311' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2069 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_311, i16* %MemBank_Out_addr_311, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2069 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2070 [1/1] (0.00ns)   --->   "%MemBank_B_addr_312 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 312" [mnist_AXI_Stream.cpp:136]   --->   Operation 2070 'getelementptr' 'MemBank_B_addr_312' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2071 [2/2] (3.25ns)   --->   "%MemBank_B_load_312 = load i16* %MemBank_B_addr_312, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2071 'load' 'MemBank_B_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_196 : Operation 2072 [1/1] (0.00ns)   --->   "%MemBank_B_addr_313 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 313" [mnist_AXI_Stream.cpp:136]   --->   Operation 2072 'getelementptr' 'MemBank_B_addr_313' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2073 [2/2] (3.25ns)   --->   "%MemBank_B_load_313 = load i16* %MemBank_B_addr_313, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2073 'load' 'MemBank_B_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 197 <SV = 196> <Delay = 6.50>
ST_197 : Operation 2074 [1/2] (3.25ns)   --->   "%MemBank_B_load_312 = load i16* %MemBank_B_addr_312, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2074 'load' 'MemBank_B_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2075 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_312 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 312" [mnist_AXI_Stream.cpp:136]   --->   Operation 2075 'getelementptr' 'MemBank_Out_addr_312' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2076 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_312, i16* %MemBank_Out_addr_312, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2077 [1/2] (3.25ns)   --->   "%MemBank_B_load_313 = load i16* %MemBank_B_addr_313, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2077 'load' 'MemBank_B_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2078 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_313 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 313" [mnist_AXI_Stream.cpp:136]   --->   Operation 2078 'getelementptr' 'MemBank_Out_addr_313' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2079 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_313, i16* %MemBank_Out_addr_313, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2079 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2080 [1/1] (0.00ns)   --->   "%MemBank_B_addr_314 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 314" [mnist_AXI_Stream.cpp:136]   --->   Operation 2080 'getelementptr' 'MemBank_B_addr_314' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2081 [2/2] (3.25ns)   --->   "%MemBank_B_load_314 = load i16* %MemBank_B_addr_314, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2081 'load' 'MemBank_B_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_197 : Operation 2082 [1/1] (0.00ns)   --->   "%MemBank_B_addr_315 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 315" [mnist_AXI_Stream.cpp:136]   --->   Operation 2082 'getelementptr' 'MemBank_B_addr_315' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2083 [2/2] (3.25ns)   --->   "%MemBank_B_load_315 = load i16* %MemBank_B_addr_315, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2083 'load' 'MemBank_B_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 198 <SV = 197> <Delay = 6.50>
ST_198 : Operation 2084 [1/2] (3.25ns)   --->   "%MemBank_B_load_314 = load i16* %MemBank_B_addr_314, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2084 'load' 'MemBank_B_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2085 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_314 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 314" [mnist_AXI_Stream.cpp:136]   --->   Operation 2085 'getelementptr' 'MemBank_Out_addr_314' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2086 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_314, i16* %MemBank_Out_addr_314, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2087 [1/2] (3.25ns)   --->   "%MemBank_B_load_315 = load i16* %MemBank_B_addr_315, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2087 'load' 'MemBank_B_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2088 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_315 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 315" [mnist_AXI_Stream.cpp:136]   --->   Operation 2088 'getelementptr' 'MemBank_Out_addr_315' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2089 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_315, i16* %MemBank_Out_addr_315, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2089 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2090 [1/1] (0.00ns)   --->   "%MemBank_B_addr_316 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 316" [mnist_AXI_Stream.cpp:136]   --->   Operation 2090 'getelementptr' 'MemBank_B_addr_316' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2091 [2/2] (3.25ns)   --->   "%MemBank_B_load_316 = load i16* %MemBank_B_addr_316, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2091 'load' 'MemBank_B_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_198 : Operation 2092 [1/1] (0.00ns)   --->   "%MemBank_B_addr_317 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 317" [mnist_AXI_Stream.cpp:136]   --->   Operation 2092 'getelementptr' 'MemBank_B_addr_317' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2093 [2/2] (3.25ns)   --->   "%MemBank_B_load_317 = load i16* %MemBank_B_addr_317, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2093 'load' 'MemBank_B_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 199 <SV = 198> <Delay = 6.50>
ST_199 : Operation 2094 [1/2] (3.25ns)   --->   "%MemBank_B_load_316 = load i16* %MemBank_B_addr_316, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2094 'load' 'MemBank_B_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2095 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_316 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 316" [mnist_AXI_Stream.cpp:136]   --->   Operation 2095 'getelementptr' 'MemBank_Out_addr_316' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2096 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_316, i16* %MemBank_Out_addr_316, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2096 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2097 [1/2] (3.25ns)   --->   "%MemBank_B_load_317 = load i16* %MemBank_B_addr_317, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2097 'load' 'MemBank_B_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2098 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_317 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 317" [mnist_AXI_Stream.cpp:136]   --->   Operation 2098 'getelementptr' 'MemBank_Out_addr_317' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2099 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_317, i16* %MemBank_Out_addr_317, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2099 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2100 [1/1] (0.00ns)   --->   "%MemBank_B_addr_318 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 318" [mnist_AXI_Stream.cpp:136]   --->   Operation 2100 'getelementptr' 'MemBank_B_addr_318' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2101 [2/2] (3.25ns)   --->   "%MemBank_B_load_318 = load i16* %MemBank_B_addr_318, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2101 'load' 'MemBank_B_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_199 : Operation 2102 [1/1] (0.00ns)   --->   "%MemBank_B_addr_319 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 319" [mnist_AXI_Stream.cpp:136]   --->   Operation 2102 'getelementptr' 'MemBank_B_addr_319' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2103 [2/2] (3.25ns)   --->   "%MemBank_B_load_319 = load i16* %MemBank_B_addr_319, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2103 'load' 'MemBank_B_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 200 <SV = 199> <Delay = 6.50>
ST_200 : Operation 2104 [1/2] (3.25ns)   --->   "%MemBank_B_load_318 = load i16* %MemBank_B_addr_318, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2104 'load' 'MemBank_B_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2105 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_318 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 318" [mnist_AXI_Stream.cpp:136]   --->   Operation 2105 'getelementptr' 'MemBank_Out_addr_318' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2106 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_318, i16* %MemBank_Out_addr_318, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2107 [1/2] (3.25ns)   --->   "%MemBank_B_load_319 = load i16* %MemBank_B_addr_319, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2107 'load' 'MemBank_B_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2108 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_319 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 319" [mnist_AXI_Stream.cpp:136]   --->   Operation 2108 'getelementptr' 'MemBank_Out_addr_319' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2109 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_319, i16* %MemBank_Out_addr_319, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2110 [1/1] (0.00ns)   --->   "%MemBank_B_addr_320 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 320" [mnist_AXI_Stream.cpp:136]   --->   Operation 2110 'getelementptr' 'MemBank_B_addr_320' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2111 [2/2] (3.25ns)   --->   "%MemBank_B_load_320 = load i16* %MemBank_B_addr_320, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2111 'load' 'MemBank_B_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_200 : Operation 2112 [1/1] (0.00ns)   --->   "%MemBank_B_addr_321 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 321" [mnist_AXI_Stream.cpp:136]   --->   Operation 2112 'getelementptr' 'MemBank_B_addr_321' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2113 [2/2] (3.25ns)   --->   "%MemBank_B_load_321 = load i16* %MemBank_B_addr_321, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2113 'load' 'MemBank_B_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 201 <SV = 200> <Delay = 6.50>
ST_201 : Operation 2114 [1/2] (3.25ns)   --->   "%MemBank_B_load_320 = load i16* %MemBank_B_addr_320, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2114 'load' 'MemBank_B_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2115 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_320 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 320" [mnist_AXI_Stream.cpp:136]   --->   Operation 2115 'getelementptr' 'MemBank_Out_addr_320' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2116 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_320, i16* %MemBank_Out_addr_320, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2117 [1/2] (3.25ns)   --->   "%MemBank_B_load_321 = load i16* %MemBank_B_addr_321, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2117 'load' 'MemBank_B_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2118 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_321 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 321" [mnist_AXI_Stream.cpp:136]   --->   Operation 2118 'getelementptr' 'MemBank_Out_addr_321' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2119 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_321, i16* %MemBank_Out_addr_321, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2120 [1/1] (0.00ns)   --->   "%MemBank_B_addr_322 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 322" [mnist_AXI_Stream.cpp:136]   --->   Operation 2120 'getelementptr' 'MemBank_B_addr_322' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2121 [2/2] (3.25ns)   --->   "%MemBank_B_load_322 = load i16* %MemBank_B_addr_322, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2121 'load' 'MemBank_B_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_201 : Operation 2122 [1/1] (0.00ns)   --->   "%MemBank_B_addr_323 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 323" [mnist_AXI_Stream.cpp:136]   --->   Operation 2122 'getelementptr' 'MemBank_B_addr_323' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2123 [2/2] (3.25ns)   --->   "%MemBank_B_load_323 = load i16* %MemBank_B_addr_323, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2123 'load' 'MemBank_B_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 202 <SV = 201> <Delay = 6.50>
ST_202 : Operation 2124 [1/2] (3.25ns)   --->   "%MemBank_B_load_322 = load i16* %MemBank_B_addr_322, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2124 'load' 'MemBank_B_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2125 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_322 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 322" [mnist_AXI_Stream.cpp:136]   --->   Operation 2125 'getelementptr' 'MemBank_Out_addr_322' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2126 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_322, i16* %MemBank_Out_addr_322, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2127 [1/2] (3.25ns)   --->   "%MemBank_B_load_323 = load i16* %MemBank_B_addr_323, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2127 'load' 'MemBank_B_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2128 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_323 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 323" [mnist_AXI_Stream.cpp:136]   --->   Operation 2128 'getelementptr' 'MemBank_Out_addr_323' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2129 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_323, i16* %MemBank_Out_addr_323, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2130 [1/1] (0.00ns)   --->   "%MemBank_B_addr_324 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 324" [mnist_AXI_Stream.cpp:136]   --->   Operation 2130 'getelementptr' 'MemBank_B_addr_324' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2131 [2/2] (3.25ns)   --->   "%MemBank_B_load_324 = load i16* %MemBank_B_addr_324, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2131 'load' 'MemBank_B_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_202 : Operation 2132 [1/1] (0.00ns)   --->   "%MemBank_B_addr_325 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 325" [mnist_AXI_Stream.cpp:136]   --->   Operation 2132 'getelementptr' 'MemBank_B_addr_325' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2133 [2/2] (3.25ns)   --->   "%MemBank_B_load_325 = load i16* %MemBank_B_addr_325, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2133 'load' 'MemBank_B_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 203 <SV = 202> <Delay = 6.50>
ST_203 : Operation 2134 [1/2] (3.25ns)   --->   "%MemBank_B_load_324 = load i16* %MemBank_B_addr_324, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2134 'load' 'MemBank_B_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2135 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_324 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 324" [mnist_AXI_Stream.cpp:136]   --->   Operation 2135 'getelementptr' 'MemBank_Out_addr_324' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2136 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_324, i16* %MemBank_Out_addr_324, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2137 [1/2] (3.25ns)   --->   "%MemBank_B_load_325 = load i16* %MemBank_B_addr_325, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2137 'load' 'MemBank_B_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2138 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_325 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 325" [mnist_AXI_Stream.cpp:136]   --->   Operation 2138 'getelementptr' 'MemBank_Out_addr_325' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2139 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_325, i16* %MemBank_Out_addr_325, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2140 [1/1] (0.00ns)   --->   "%MemBank_B_addr_326 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 326" [mnist_AXI_Stream.cpp:136]   --->   Operation 2140 'getelementptr' 'MemBank_B_addr_326' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2141 [2/2] (3.25ns)   --->   "%MemBank_B_load_326 = load i16* %MemBank_B_addr_326, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2141 'load' 'MemBank_B_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_203 : Operation 2142 [1/1] (0.00ns)   --->   "%MemBank_B_addr_327 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 327" [mnist_AXI_Stream.cpp:136]   --->   Operation 2142 'getelementptr' 'MemBank_B_addr_327' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2143 [2/2] (3.25ns)   --->   "%MemBank_B_load_327 = load i16* %MemBank_B_addr_327, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2143 'load' 'MemBank_B_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 204 <SV = 203> <Delay = 6.50>
ST_204 : Operation 2144 [1/2] (3.25ns)   --->   "%MemBank_B_load_326 = load i16* %MemBank_B_addr_326, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2144 'load' 'MemBank_B_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2145 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_326 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 326" [mnist_AXI_Stream.cpp:136]   --->   Operation 2145 'getelementptr' 'MemBank_Out_addr_326' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2146 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_326, i16* %MemBank_Out_addr_326, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2147 [1/2] (3.25ns)   --->   "%MemBank_B_load_327 = load i16* %MemBank_B_addr_327, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2147 'load' 'MemBank_B_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2148 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_327 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 327" [mnist_AXI_Stream.cpp:136]   --->   Operation 2148 'getelementptr' 'MemBank_Out_addr_327' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2149 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_327, i16* %MemBank_Out_addr_327, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2150 [1/1] (0.00ns)   --->   "%MemBank_B_addr_328 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 328" [mnist_AXI_Stream.cpp:136]   --->   Operation 2150 'getelementptr' 'MemBank_B_addr_328' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2151 [2/2] (3.25ns)   --->   "%MemBank_B_load_328 = load i16* %MemBank_B_addr_328, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2151 'load' 'MemBank_B_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_204 : Operation 2152 [1/1] (0.00ns)   --->   "%MemBank_B_addr_329 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 329" [mnist_AXI_Stream.cpp:136]   --->   Operation 2152 'getelementptr' 'MemBank_B_addr_329' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2153 [2/2] (3.25ns)   --->   "%MemBank_B_load_329 = load i16* %MemBank_B_addr_329, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2153 'load' 'MemBank_B_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 205 <SV = 204> <Delay = 6.50>
ST_205 : Operation 2154 [1/2] (3.25ns)   --->   "%MemBank_B_load_328 = load i16* %MemBank_B_addr_328, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2154 'load' 'MemBank_B_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2155 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_328 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 328" [mnist_AXI_Stream.cpp:136]   --->   Operation 2155 'getelementptr' 'MemBank_Out_addr_328' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2156 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_328, i16* %MemBank_Out_addr_328, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2157 [1/2] (3.25ns)   --->   "%MemBank_B_load_329 = load i16* %MemBank_B_addr_329, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2157 'load' 'MemBank_B_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2158 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_329 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 329" [mnist_AXI_Stream.cpp:136]   --->   Operation 2158 'getelementptr' 'MemBank_Out_addr_329' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2159 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_329, i16* %MemBank_Out_addr_329, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2160 [1/1] (0.00ns)   --->   "%MemBank_B_addr_330 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 330" [mnist_AXI_Stream.cpp:136]   --->   Operation 2160 'getelementptr' 'MemBank_B_addr_330' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2161 [2/2] (3.25ns)   --->   "%MemBank_B_load_330 = load i16* %MemBank_B_addr_330, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2161 'load' 'MemBank_B_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_205 : Operation 2162 [1/1] (0.00ns)   --->   "%MemBank_B_addr_331 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 331" [mnist_AXI_Stream.cpp:136]   --->   Operation 2162 'getelementptr' 'MemBank_B_addr_331' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2163 [2/2] (3.25ns)   --->   "%MemBank_B_load_331 = load i16* %MemBank_B_addr_331, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2163 'load' 'MemBank_B_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 206 <SV = 205> <Delay = 6.50>
ST_206 : Operation 2164 [1/2] (3.25ns)   --->   "%MemBank_B_load_330 = load i16* %MemBank_B_addr_330, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2164 'load' 'MemBank_B_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2165 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_330 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 330" [mnist_AXI_Stream.cpp:136]   --->   Operation 2165 'getelementptr' 'MemBank_Out_addr_330' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2166 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_330, i16* %MemBank_Out_addr_330, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2167 [1/2] (3.25ns)   --->   "%MemBank_B_load_331 = load i16* %MemBank_B_addr_331, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2167 'load' 'MemBank_B_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2168 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_331 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 331" [mnist_AXI_Stream.cpp:136]   --->   Operation 2168 'getelementptr' 'MemBank_Out_addr_331' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2169 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_331, i16* %MemBank_Out_addr_331, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2170 [1/1] (0.00ns)   --->   "%MemBank_B_addr_332 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 332" [mnist_AXI_Stream.cpp:136]   --->   Operation 2170 'getelementptr' 'MemBank_B_addr_332' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2171 [2/2] (3.25ns)   --->   "%MemBank_B_load_332 = load i16* %MemBank_B_addr_332, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2171 'load' 'MemBank_B_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_206 : Operation 2172 [1/1] (0.00ns)   --->   "%MemBank_B_addr_333 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 333" [mnist_AXI_Stream.cpp:136]   --->   Operation 2172 'getelementptr' 'MemBank_B_addr_333' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2173 [2/2] (3.25ns)   --->   "%MemBank_B_load_333 = load i16* %MemBank_B_addr_333, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2173 'load' 'MemBank_B_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 207 <SV = 206> <Delay = 6.50>
ST_207 : Operation 2174 [1/2] (3.25ns)   --->   "%MemBank_B_load_332 = load i16* %MemBank_B_addr_332, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2174 'load' 'MemBank_B_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2175 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_332 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 332" [mnist_AXI_Stream.cpp:136]   --->   Operation 2175 'getelementptr' 'MemBank_Out_addr_332' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2176 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_332, i16* %MemBank_Out_addr_332, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2177 [1/2] (3.25ns)   --->   "%MemBank_B_load_333 = load i16* %MemBank_B_addr_333, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2177 'load' 'MemBank_B_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2178 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_333 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 333" [mnist_AXI_Stream.cpp:136]   --->   Operation 2178 'getelementptr' 'MemBank_Out_addr_333' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2179 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_333, i16* %MemBank_Out_addr_333, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2180 [1/1] (0.00ns)   --->   "%MemBank_B_addr_334 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 334" [mnist_AXI_Stream.cpp:136]   --->   Operation 2180 'getelementptr' 'MemBank_B_addr_334' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2181 [2/2] (3.25ns)   --->   "%MemBank_B_load_334 = load i16* %MemBank_B_addr_334, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2181 'load' 'MemBank_B_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_207 : Operation 2182 [1/1] (0.00ns)   --->   "%MemBank_B_addr_335 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 335" [mnist_AXI_Stream.cpp:136]   --->   Operation 2182 'getelementptr' 'MemBank_B_addr_335' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2183 [2/2] (3.25ns)   --->   "%MemBank_B_load_335 = load i16* %MemBank_B_addr_335, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2183 'load' 'MemBank_B_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 208 <SV = 207> <Delay = 6.50>
ST_208 : Operation 2184 [1/2] (3.25ns)   --->   "%MemBank_B_load_334 = load i16* %MemBank_B_addr_334, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2184 'load' 'MemBank_B_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2185 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_334 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 334" [mnist_AXI_Stream.cpp:136]   --->   Operation 2185 'getelementptr' 'MemBank_Out_addr_334' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2186 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_334, i16* %MemBank_Out_addr_334, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2187 [1/2] (3.25ns)   --->   "%MemBank_B_load_335 = load i16* %MemBank_B_addr_335, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2187 'load' 'MemBank_B_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2188 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_335 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 335" [mnist_AXI_Stream.cpp:136]   --->   Operation 2188 'getelementptr' 'MemBank_Out_addr_335' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2189 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_335, i16* %MemBank_Out_addr_335, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2190 [1/1] (0.00ns)   --->   "%MemBank_B_addr_336 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 336" [mnist_AXI_Stream.cpp:136]   --->   Operation 2190 'getelementptr' 'MemBank_B_addr_336' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2191 [2/2] (3.25ns)   --->   "%MemBank_B_load_336 = load i16* %MemBank_B_addr_336, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2191 'load' 'MemBank_B_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_208 : Operation 2192 [1/1] (0.00ns)   --->   "%MemBank_B_addr_337 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 337" [mnist_AXI_Stream.cpp:136]   --->   Operation 2192 'getelementptr' 'MemBank_B_addr_337' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2193 [2/2] (3.25ns)   --->   "%MemBank_B_load_337 = load i16* %MemBank_B_addr_337, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2193 'load' 'MemBank_B_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 209 <SV = 208> <Delay = 6.50>
ST_209 : Operation 2194 [1/2] (3.25ns)   --->   "%MemBank_B_load_336 = load i16* %MemBank_B_addr_336, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2194 'load' 'MemBank_B_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2195 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_336 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 336" [mnist_AXI_Stream.cpp:136]   --->   Operation 2195 'getelementptr' 'MemBank_Out_addr_336' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2196 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_336, i16* %MemBank_Out_addr_336, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2197 [1/2] (3.25ns)   --->   "%MemBank_B_load_337 = load i16* %MemBank_B_addr_337, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2197 'load' 'MemBank_B_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2198 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_337 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 337" [mnist_AXI_Stream.cpp:136]   --->   Operation 2198 'getelementptr' 'MemBank_Out_addr_337' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2199 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_337, i16* %MemBank_Out_addr_337, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2200 [1/1] (0.00ns)   --->   "%MemBank_B_addr_338 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 338" [mnist_AXI_Stream.cpp:136]   --->   Operation 2200 'getelementptr' 'MemBank_B_addr_338' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2201 [2/2] (3.25ns)   --->   "%MemBank_B_load_338 = load i16* %MemBank_B_addr_338, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2201 'load' 'MemBank_B_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_209 : Operation 2202 [1/1] (0.00ns)   --->   "%MemBank_B_addr_339 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 339" [mnist_AXI_Stream.cpp:136]   --->   Operation 2202 'getelementptr' 'MemBank_B_addr_339' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2203 [2/2] (3.25ns)   --->   "%MemBank_B_load_339 = load i16* %MemBank_B_addr_339, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2203 'load' 'MemBank_B_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 210 <SV = 209> <Delay = 6.50>
ST_210 : Operation 2204 [1/2] (3.25ns)   --->   "%MemBank_B_load_338 = load i16* %MemBank_B_addr_338, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2204 'load' 'MemBank_B_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2205 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_338 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 338" [mnist_AXI_Stream.cpp:136]   --->   Operation 2205 'getelementptr' 'MemBank_Out_addr_338' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2206 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_338, i16* %MemBank_Out_addr_338, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2207 [1/2] (3.25ns)   --->   "%MemBank_B_load_339 = load i16* %MemBank_B_addr_339, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2207 'load' 'MemBank_B_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2208 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_339 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 339" [mnist_AXI_Stream.cpp:136]   --->   Operation 2208 'getelementptr' 'MemBank_Out_addr_339' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2209 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_339, i16* %MemBank_Out_addr_339, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2210 [1/1] (0.00ns)   --->   "%MemBank_B_addr_340 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 340" [mnist_AXI_Stream.cpp:136]   --->   Operation 2210 'getelementptr' 'MemBank_B_addr_340' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2211 [2/2] (3.25ns)   --->   "%MemBank_B_load_340 = load i16* %MemBank_B_addr_340, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2211 'load' 'MemBank_B_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_210 : Operation 2212 [1/1] (0.00ns)   --->   "%MemBank_B_addr_341 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 341" [mnist_AXI_Stream.cpp:136]   --->   Operation 2212 'getelementptr' 'MemBank_B_addr_341' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2213 [2/2] (3.25ns)   --->   "%MemBank_B_load_341 = load i16* %MemBank_B_addr_341, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2213 'load' 'MemBank_B_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 211 <SV = 210> <Delay = 6.50>
ST_211 : Operation 2214 [1/2] (3.25ns)   --->   "%MemBank_B_load_340 = load i16* %MemBank_B_addr_340, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2214 'load' 'MemBank_B_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2215 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_340 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 340" [mnist_AXI_Stream.cpp:136]   --->   Operation 2215 'getelementptr' 'MemBank_Out_addr_340' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2216 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_340, i16* %MemBank_Out_addr_340, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2217 [1/2] (3.25ns)   --->   "%MemBank_B_load_341 = load i16* %MemBank_B_addr_341, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2217 'load' 'MemBank_B_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2218 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_341 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 341" [mnist_AXI_Stream.cpp:136]   --->   Operation 2218 'getelementptr' 'MemBank_Out_addr_341' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2219 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_341, i16* %MemBank_Out_addr_341, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2220 [1/1] (0.00ns)   --->   "%MemBank_B_addr_342 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 342" [mnist_AXI_Stream.cpp:136]   --->   Operation 2220 'getelementptr' 'MemBank_B_addr_342' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2221 [2/2] (3.25ns)   --->   "%MemBank_B_load_342 = load i16* %MemBank_B_addr_342, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2221 'load' 'MemBank_B_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_211 : Operation 2222 [1/1] (0.00ns)   --->   "%MemBank_B_addr_343 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 343" [mnist_AXI_Stream.cpp:136]   --->   Operation 2222 'getelementptr' 'MemBank_B_addr_343' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 2223 [2/2] (3.25ns)   --->   "%MemBank_B_load_343 = load i16* %MemBank_B_addr_343, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2223 'load' 'MemBank_B_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 212 <SV = 211> <Delay = 6.50>
ST_212 : Operation 2224 [1/2] (3.25ns)   --->   "%MemBank_B_load_342 = load i16* %MemBank_B_addr_342, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2224 'load' 'MemBank_B_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2225 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_342 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 342" [mnist_AXI_Stream.cpp:136]   --->   Operation 2225 'getelementptr' 'MemBank_Out_addr_342' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2226 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_342, i16* %MemBank_Out_addr_342, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2227 [1/2] (3.25ns)   --->   "%MemBank_B_load_343 = load i16* %MemBank_B_addr_343, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2227 'load' 'MemBank_B_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2228 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_343 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 343" [mnist_AXI_Stream.cpp:136]   --->   Operation 2228 'getelementptr' 'MemBank_Out_addr_343' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2229 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_343, i16* %MemBank_Out_addr_343, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2230 [1/1] (0.00ns)   --->   "%MemBank_B_addr_344 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 344" [mnist_AXI_Stream.cpp:136]   --->   Operation 2230 'getelementptr' 'MemBank_B_addr_344' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2231 [2/2] (3.25ns)   --->   "%MemBank_B_load_344 = load i16* %MemBank_B_addr_344, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2231 'load' 'MemBank_B_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_212 : Operation 2232 [1/1] (0.00ns)   --->   "%MemBank_B_addr_345 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 345" [mnist_AXI_Stream.cpp:136]   --->   Operation 2232 'getelementptr' 'MemBank_B_addr_345' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2233 [2/2] (3.25ns)   --->   "%MemBank_B_load_345 = load i16* %MemBank_B_addr_345, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2233 'load' 'MemBank_B_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 213 <SV = 212> <Delay = 6.50>
ST_213 : Operation 2234 [1/2] (3.25ns)   --->   "%MemBank_B_load_344 = load i16* %MemBank_B_addr_344, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2234 'load' 'MemBank_B_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2235 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_344 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 344" [mnist_AXI_Stream.cpp:136]   --->   Operation 2235 'getelementptr' 'MemBank_Out_addr_344' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2236 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_344, i16* %MemBank_Out_addr_344, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2237 [1/2] (3.25ns)   --->   "%MemBank_B_load_345 = load i16* %MemBank_B_addr_345, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2237 'load' 'MemBank_B_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2238 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_345 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 345" [mnist_AXI_Stream.cpp:136]   --->   Operation 2238 'getelementptr' 'MemBank_Out_addr_345' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2239 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_345, i16* %MemBank_Out_addr_345, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2239 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2240 [1/1] (0.00ns)   --->   "%MemBank_B_addr_346 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 346" [mnist_AXI_Stream.cpp:136]   --->   Operation 2240 'getelementptr' 'MemBank_B_addr_346' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2241 [2/2] (3.25ns)   --->   "%MemBank_B_load_346 = load i16* %MemBank_B_addr_346, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2241 'load' 'MemBank_B_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_213 : Operation 2242 [1/1] (0.00ns)   --->   "%MemBank_B_addr_347 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 347" [mnist_AXI_Stream.cpp:136]   --->   Operation 2242 'getelementptr' 'MemBank_B_addr_347' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2243 [2/2] (3.25ns)   --->   "%MemBank_B_load_347 = load i16* %MemBank_B_addr_347, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2243 'load' 'MemBank_B_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 214 <SV = 213> <Delay = 6.50>
ST_214 : Operation 2244 [1/2] (3.25ns)   --->   "%MemBank_B_load_346 = load i16* %MemBank_B_addr_346, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2244 'load' 'MemBank_B_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2245 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_346 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 346" [mnist_AXI_Stream.cpp:136]   --->   Operation 2245 'getelementptr' 'MemBank_Out_addr_346' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2246 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_346, i16* %MemBank_Out_addr_346, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2247 [1/2] (3.25ns)   --->   "%MemBank_B_load_347 = load i16* %MemBank_B_addr_347, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2247 'load' 'MemBank_B_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2248 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_347 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 347" [mnist_AXI_Stream.cpp:136]   --->   Operation 2248 'getelementptr' 'MemBank_Out_addr_347' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2249 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_347, i16* %MemBank_Out_addr_347, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2250 [1/1] (0.00ns)   --->   "%MemBank_B_addr_348 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 348" [mnist_AXI_Stream.cpp:136]   --->   Operation 2250 'getelementptr' 'MemBank_B_addr_348' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2251 [2/2] (3.25ns)   --->   "%MemBank_B_load_348 = load i16* %MemBank_B_addr_348, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2251 'load' 'MemBank_B_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_214 : Operation 2252 [1/1] (0.00ns)   --->   "%MemBank_B_addr_349 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 349" [mnist_AXI_Stream.cpp:136]   --->   Operation 2252 'getelementptr' 'MemBank_B_addr_349' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2253 [2/2] (3.25ns)   --->   "%MemBank_B_load_349 = load i16* %MemBank_B_addr_349, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2253 'load' 'MemBank_B_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 215 <SV = 214> <Delay = 6.50>
ST_215 : Operation 2254 [1/2] (3.25ns)   --->   "%MemBank_B_load_348 = load i16* %MemBank_B_addr_348, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2254 'load' 'MemBank_B_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2255 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_348 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 348" [mnist_AXI_Stream.cpp:136]   --->   Operation 2255 'getelementptr' 'MemBank_Out_addr_348' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2256 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_348, i16* %MemBank_Out_addr_348, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2256 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2257 [1/2] (3.25ns)   --->   "%MemBank_B_load_349 = load i16* %MemBank_B_addr_349, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2257 'load' 'MemBank_B_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2258 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_349 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 349" [mnist_AXI_Stream.cpp:136]   --->   Operation 2258 'getelementptr' 'MemBank_Out_addr_349' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2259 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_349, i16* %MemBank_Out_addr_349, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2259 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2260 [1/1] (0.00ns)   --->   "%MemBank_B_addr_350 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 350" [mnist_AXI_Stream.cpp:136]   --->   Operation 2260 'getelementptr' 'MemBank_B_addr_350' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2261 [2/2] (3.25ns)   --->   "%MemBank_B_load_350 = load i16* %MemBank_B_addr_350, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2261 'load' 'MemBank_B_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_215 : Operation 2262 [1/1] (0.00ns)   --->   "%MemBank_B_addr_351 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 351" [mnist_AXI_Stream.cpp:136]   --->   Operation 2262 'getelementptr' 'MemBank_B_addr_351' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2263 [2/2] (3.25ns)   --->   "%MemBank_B_load_351 = load i16* %MemBank_B_addr_351, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2263 'load' 'MemBank_B_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 216 <SV = 215> <Delay = 6.50>
ST_216 : Operation 2264 [1/2] (3.25ns)   --->   "%MemBank_B_load_350 = load i16* %MemBank_B_addr_350, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2264 'load' 'MemBank_B_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2265 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_350 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 350" [mnist_AXI_Stream.cpp:136]   --->   Operation 2265 'getelementptr' 'MemBank_Out_addr_350' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2266 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_350, i16* %MemBank_Out_addr_350, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2267 [1/2] (3.25ns)   --->   "%MemBank_B_load_351 = load i16* %MemBank_B_addr_351, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2267 'load' 'MemBank_B_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2268 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_351 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 351" [mnist_AXI_Stream.cpp:136]   --->   Operation 2268 'getelementptr' 'MemBank_Out_addr_351' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2269 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_351, i16* %MemBank_Out_addr_351, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2270 [1/1] (0.00ns)   --->   "%MemBank_B_addr_352 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 352" [mnist_AXI_Stream.cpp:136]   --->   Operation 2270 'getelementptr' 'MemBank_B_addr_352' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2271 [2/2] (3.25ns)   --->   "%MemBank_B_load_352 = load i16* %MemBank_B_addr_352, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2271 'load' 'MemBank_B_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_216 : Operation 2272 [1/1] (0.00ns)   --->   "%MemBank_B_addr_353 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 353" [mnist_AXI_Stream.cpp:136]   --->   Operation 2272 'getelementptr' 'MemBank_B_addr_353' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2273 [2/2] (3.25ns)   --->   "%MemBank_B_load_353 = load i16* %MemBank_B_addr_353, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2273 'load' 'MemBank_B_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 217 <SV = 216> <Delay = 6.50>
ST_217 : Operation 2274 [1/2] (3.25ns)   --->   "%MemBank_B_load_352 = load i16* %MemBank_B_addr_352, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2274 'load' 'MemBank_B_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2275 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_352 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 352" [mnist_AXI_Stream.cpp:136]   --->   Operation 2275 'getelementptr' 'MemBank_Out_addr_352' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2276 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_352, i16* %MemBank_Out_addr_352, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2276 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2277 [1/2] (3.25ns)   --->   "%MemBank_B_load_353 = load i16* %MemBank_B_addr_353, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2277 'load' 'MemBank_B_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2278 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_353 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 353" [mnist_AXI_Stream.cpp:136]   --->   Operation 2278 'getelementptr' 'MemBank_Out_addr_353' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2279 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_353, i16* %MemBank_Out_addr_353, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2280 [1/1] (0.00ns)   --->   "%MemBank_B_addr_354 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 354" [mnist_AXI_Stream.cpp:136]   --->   Operation 2280 'getelementptr' 'MemBank_B_addr_354' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2281 [2/2] (3.25ns)   --->   "%MemBank_B_load_354 = load i16* %MemBank_B_addr_354, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2281 'load' 'MemBank_B_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_217 : Operation 2282 [1/1] (0.00ns)   --->   "%MemBank_B_addr_355 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 355" [mnist_AXI_Stream.cpp:136]   --->   Operation 2282 'getelementptr' 'MemBank_B_addr_355' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2283 [2/2] (3.25ns)   --->   "%MemBank_B_load_355 = load i16* %MemBank_B_addr_355, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2283 'load' 'MemBank_B_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 218 <SV = 217> <Delay = 6.50>
ST_218 : Operation 2284 [1/2] (3.25ns)   --->   "%MemBank_B_load_354 = load i16* %MemBank_B_addr_354, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2284 'load' 'MemBank_B_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2285 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_354 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 354" [mnist_AXI_Stream.cpp:136]   --->   Operation 2285 'getelementptr' 'MemBank_Out_addr_354' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2286 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_354, i16* %MemBank_Out_addr_354, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2287 [1/2] (3.25ns)   --->   "%MemBank_B_load_355 = load i16* %MemBank_B_addr_355, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2287 'load' 'MemBank_B_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2288 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_355 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 355" [mnist_AXI_Stream.cpp:136]   --->   Operation 2288 'getelementptr' 'MemBank_Out_addr_355' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2289 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_355, i16* %MemBank_Out_addr_355, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2290 [1/1] (0.00ns)   --->   "%MemBank_B_addr_356 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 356" [mnist_AXI_Stream.cpp:136]   --->   Operation 2290 'getelementptr' 'MemBank_B_addr_356' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2291 [2/2] (3.25ns)   --->   "%MemBank_B_load_356 = load i16* %MemBank_B_addr_356, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2291 'load' 'MemBank_B_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_218 : Operation 2292 [1/1] (0.00ns)   --->   "%MemBank_B_addr_357 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 357" [mnist_AXI_Stream.cpp:136]   --->   Operation 2292 'getelementptr' 'MemBank_B_addr_357' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2293 [2/2] (3.25ns)   --->   "%MemBank_B_load_357 = load i16* %MemBank_B_addr_357, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2293 'load' 'MemBank_B_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 219 <SV = 218> <Delay = 6.50>
ST_219 : Operation 2294 [1/2] (3.25ns)   --->   "%MemBank_B_load_356 = load i16* %MemBank_B_addr_356, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2294 'load' 'MemBank_B_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2295 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_356 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 356" [mnist_AXI_Stream.cpp:136]   --->   Operation 2295 'getelementptr' 'MemBank_Out_addr_356' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2296 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_356, i16* %MemBank_Out_addr_356, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2297 [1/2] (3.25ns)   --->   "%MemBank_B_load_357 = load i16* %MemBank_B_addr_357, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2297 'load' 'MemBank_B_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2298 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_357 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 357" [mnist_AXI_Stream.cpp:136]   --->   Operation 2298 'getelementptr' 'MemBank_Out_addr_357' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2299 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_357, i16* %MemBank_Out_addr_357, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2299 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2300 [1/1] (0.00ns)   --->   "%MemBank_B_addr_358 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 358" [mnist_AXI_Stream.cpp:136]   --->   Operation 2300 'getelementptr' 'MemBank_B_addr_358' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2301 [2/2] (3.25ns)   --->   "%MemBank_B_load_358 = load i16* %MemBank_B_addr_358, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2301 'load' 'MemBank_B_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_219 : Operation 2302 [1/1] (0.00ns)   --->   "%MemBank_B_addr_359 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 359" [mnist_AXI_Stream.cpp:136]   --->   Operation 2302 'getelementptr' 'MemBank_B_addr_359' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 2303 [2/2] (3.25ns)   --->   "%MemBank_B_load_359 = load i16* %MemBank_B_addr_359, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2303 'load' 'MemBank_B_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 220 <SV = 219> <Delay = 6.50>
ST_220 : Operation 2304 [1/2] (3.25ns)   --->   "%MemBank_B_load_358 = load i16* %MemBank_B_addr_358, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2304 'load' 'MemBank_B_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2305 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_358 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 358" [mnist_AXI_Stream.cpp:136]   --->   Operation 2305 'getelementptr' 'MemBank_Out_addr_358' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2306 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_358, i16* %MemBank_Out_addr_358, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2307 [1/2] (3.25ns)   --->   "%MemBank_B_load_359 = load i16* %MemBank_B_addr_359, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2307 'load' 'MemBank_B_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2308 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_359 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 359" [mnist_AXI_Stream.cpp:136]   --->   Operation 2308 'getelementptr' 'MemBank_Out_addr_359' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2309 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_359, i16* %MemBank_Out_addr_359, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2309 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2310 [1/1] (0.00ns)   --->   "%MemBank_B_addr_360 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 360" [mnist_AXI_Stream.cpp:136]   --->   Operation 2310 'getelementptr' 'MemBank_B_addr_360' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2311 [2/2] (3.25ns)   --->   "%MemBank_B_load_360 = load i16* %MemBank_B_addr_360, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2311 'load' 'MemBank_B_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_220 : Operation 2312 [1/1] (0.00ns)   --->   "%MemBank_B_addr_361 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 361" [mnist_AXI_Stream.cpp:136]   --->   Operation 2312 'getelementptr' 'MemBank_B_addr_361' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 2313 [2/2] (3.25ns)   --->   "%MemBank_B_load_361 = load i16* %MemBank_B_addr_361, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2313 'load' 'MemBank_B_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 221 <SV = 220> <Delay = 6.50>
ST_221 : Operation 2314 [1/2] (3.25ns)   --->   "%MemBank_B_load_360 = load i16* %MemBank_B_addr_360, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2314 'load' 'MemBank_B_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2315 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_360 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 360" [mnist_AXI_Stream.cpp:136]   --->   Operation 2315 'getelementptr' 'MemBank_Out_addr_360' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2316 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_360, i16* %MemBank_Out_addr_360, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2317 [1/2] (3.25ns)   --->   "%MemBank_B_load_361 = load i16* %MemBank_B_addr_361, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2317 'load' 'MemBank_B_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2318 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_361 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 361" [mnist_AXI_Stream.cpp:136]   --->   Operation 2318 'getelementptr' 'MemBank_Out_addr_361' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2319 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_361, i16* %MemBank_Out_addr_361, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2319 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2320 [1/1] (0.00ns)   --->   "%MemBank_B_addr_362 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 362" [mnist_AXI_Stream.cpp:136]   --->   Operation 2320 'getelementptr' 'MemBank_B_addr_362' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2321 [2/2] (3.25ns)   --->   "%MemBank_B_load_362 = load i16* %MemBank_B_addr_362, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2321 'load' 'MemBank_B_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_221 : Operation 2322 [1/1] (0.00ns)   --->   "%MemBank_B_addr_363 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 363" [mnist_AXI_Stream.cpp:136]   --->   Operation 2322 'getelementptr' 'MemBank_B_addr_363' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2323 [2/2] (3.25ns)   --->   "%MemBank_B_load_363 = load i16* %MemBank_B_addr_363, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2323 'load' 'MemBank_B_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 222 <SV = 221> <Delay = 6.50>
ST_222 : Operation 2324 [1/2] (3.25ns)   --->   "%MemBank_B_load_362 = load i16* %MemBank_B_addr_362, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2324 'load' 'MemBank_B_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2325 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_362 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 362" [mnist_AXI_Stream.cpp:136]   --->   Operation 2325 'getelementptr' 'MemBank_Out_addr_362' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2326 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_362, i16* %MemBank_Out_addr_362, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2327 [1/2] (3.25ns)   --->   "%MemBank_B_load_363 = load i16* %MemBank_B_addr_363, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2327 'load' 'MemBank_B_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2328 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_363 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 363" [mnist_AXI_Stream.cpp:136]   --->   Operation 2328 'getelementptr' 'MemBank_Out_addr_363' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2329 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_363, i16* %MemBank_Out_addr_363, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2330 [1/1] (0.00ns)   --->   "%MemBank_B_addr_364 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 364" [mnist_AXI_Stream.cpp:136]   --->   Operation 2330 'getelementptr' 'MemBank_B_addr_364' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2331 [2/2] (3.25ns)   --->   "%MemBank_B_load_364 = load i16* %MemBank_B_addr_364, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2331 'load' 'MemBank_B_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_222 : Operation 2332 [1/1] (0.00ns)   --->   "%MemBank_B_addr_365 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 365" [mnist_AXI_Stream.cpp:136]   --->   Operation 2332 'getelementptr' 'MemBank_B_addr_365' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2333 [2/2] (3.25ns)   --->   "%MemBank_B_load_365 = load i16* %MemBank_B_addr_365, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2333 'load' 'MemBank_B_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 223 <SV = 222> <Delay = 6.50>
ST_223 : Operation 2334 [1/2] (3.25ns)   --->   "%MemBank_B_load_364 = load i16* %MemBank_B_addr_364, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2334 'load' 'MemBank_B_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2335 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_364 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 364" [mnist_AXI_Stream.cpp:136]   --->   Operation 2335 'getelementptr' 'MemBank_Out_addr_364' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2336 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_364, i16* %MemBank_Out_addr_364, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2336 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2337 [1/2] (3.25ns)   --->   "%MemBank_B_load_365 = load i16* %MemBank_B_addr_365, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2337 'load' 'MemBank_B_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2338 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_365 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 365" [mnist_AXI_Stream.cpp:136]   --->   Operation 2338 'getelementptr' 'MemBank_Out_addr_365' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2339 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_365, i16* %MemBank_Out_addr_365, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2339 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2340 [1/1] (0.00ns)   --->   "%MemBank_B_addr_366 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 366" [mnist_AXI_Stream.cpp:136]   --->   Operation 2340 'getelementptr' 'MemBank_B_addr_366' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2341 [2/2] (3.25ns)   --->   "%MemBank_B_load_366 = load i16* %MemBank_B_addr_366, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2341 'load' 'MemBank_B_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_223 : Operation 2342 [1/1] (0.00ns)   --->   "%MemBank_B_addr_367 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 367" [mnist_AXI_Stream.cpp:136]   --->   Operation 2342 'getelementptr' 'MemBank_B_addr_367' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 2343 [2/2] (3.25ns)   --->   "%MemBank_B_load_367 = load i16* %MemBank_B_addr_367, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2343 'load' 'MemBank_B_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 224 <SV = 223> <Delay = 6.50>
ST_224 : Operation 2344 [1/2] (3.25ns)   --->   "%MemBank_B_load_366 = load i16* %MemBank_B_addr_366, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2344 'load' 'MemBank_B_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2345 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_366 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 366" [mnist_AXI_Stream.cpp:136]   --->   Operation 2345 'getelementptr' 'MemBank_Out_addr_366' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2346 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_366, i16* %MemBank_Out_addr_366, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2347 [1/2] (3.25ns)   --->   "%MemBank_B_load_367 = load i16* %MemBank_B_addr_367, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2347 'load' 'MemBank_B_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2348 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_367 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 367" [mnist_AXI_Stream.cpp:136]   --->   Operation 2348 'getelementptr' 'MemBank_Out_addr_367' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2349 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_367, i16* %MemBank_Out_addr_367, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2349 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2350 [1/1] (0.00ns)   --->   "%MemBank_B_addr_368 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 368" [mnist_AXI_Stream.cpp:136]   --->   Operation 2350 'getelementptr' 'MemBank_B_addr_368' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2351 [2/2] (3.25ns)   --->   "%MemBank_B_load_368 = load i16* %MemBank_B_addr_368, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2351 'load' 'MemBank_B_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_224 : Operation 2352 [1/1] (0.00ns)   --->   "%MemBank_B_addr_369 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 369" [mnist_AXI_Stream.cpp:136]   --->   Operation 2352 'getelementptr' 'MemBank_B_addr_369' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 2353 [2/2] (3.25ns)   --->   "%MemBank_B_load_369 = load i16* %MemBank_B_addr_369, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2353 'load' 'MemBank_B_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 225 <SV = 224> <Delay = 6.50>
ST_225 : Operation 2354 [1/2] (3.25ns)   --->   "%MemBank_B_load_368 = load i16* %MemBank_B_addr_368, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2354 'load' 'MemBank_B_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2355 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_368 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 368" [mnist_AXI_Stream.cpp:136]   --->   Operation 2355 'getelementptr' 'MemBank_Out_addr_368' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2356 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_368, i16* %MemBank_Out_addr_368, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2357 [1/2] (3.25ns)   --->   "%MemBank_B_load_369 = load i16* %MemBank_B_addr_369, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2357 'load' 'MemBank_B_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2358 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_369 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 369" [mnist_AXI_Stream.cpp:136]   --->   Operation 2358 'getelementptr' 'MemBank_Out_addr_369' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2359 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_369, i16* %MemBank_Out_addr_369, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2360 [1/1] (0.00ns)   --->   "%MemBank_B_addr_370 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 370" [mnist_AXI_Stream.cpp:136]   --->   Operation 2360 'getelementptr' 'MemBank_B_addr_370' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2361 [2/2] (3.25ns)   --->   "%MemBank_B_load_370 = load i16* %MemBank_B_addr_370, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2361 'load' 'MemBank_B_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_225 : Operation 2362 [1/1] (0.00ns)   --->   "%MemBank_B_addr_371 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 371" [mnist_AXI_Stream.cpp:136]   --->   Operation 2362 'getelementptr' 'MemBank_B_addr_371' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2363 [2/2] (3.25ns)   --->   "%MemBank_B_load_371 = load i16* %MemBank_B_addr_371, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2363 'load' 'MemBank_B_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 226 <SV = 225> <Delay = 6.50>
ST_226 : Operation 2364 [1/2] (3.25ns)   --->   "%MemBank_B_load_370 = load i16* %MemBank_B_addr_370, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2364 'load' 'MemBank_B_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2365 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_370 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 370" [mnist_AXI_Stream.cpp:136]   --->   Operation 2365 'getelementptr' 'MemBank_Out_addr_370' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2366 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_370, i16* %MemBank_Out_addr_370, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2367 [1/2] (3.25ns)   --->   "%MemBank_B_load_371 = load i16* %MemBank_B_addr_371, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2367 'load' 'MemBank_B_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2368 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_371 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 371" [mnist_AXI_Stream.cpp:136]   --->   Operation 2368 'getelementptr' 'MemBank_Out_addr_371' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2369 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_371, i16* %MemBank_Out_addr_371, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2370 [1/1] (0.00ns)   --->   "%MemBank_B_addr_372 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 372" [mnist_AXI_Stream.cpp:136]   --->   Operation 2370 'getelementptr' 'MemBank_B_addr_372' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2371 [2/2] (3.25ns)   --->   "%MemBank_B_load_372 = load i16* %MemBank_B_addr_372, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2371 'load' 'MemBank_B_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_226 : Operation 2372 [1/1] (0.00ns)   --->   "%MemBank_B_addr_373 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 373" [mnist_AXI_Stream.cpp:136]   --->   Operation 2372 'getelementptr' 'MemBank_B_addr_373' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2373 [2/2] (3.25ns)   --->   "%MemBank_B_load_373 = load i16* %MemBank_B_addr_373, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2373 'load' 'MemBank_B_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 227 <SV = 226> <Delay = 6.50>
ST_227 : Operation 2374 [1/2] (3.25ns)   --->   "%MemBank_B_load_372 = load i16* %MemBank_B_addr_372, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2374 'load' 'MemBank_B_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2375 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_372 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 372" [mnist_AXI_Stream.cpp:136]   --->   Operation 2375 'getelementptr' 'MemBank_Out_addr_372' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2376 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_372, i16* %MemBank_Out_addr_372, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2376 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2377 [1/2] (3.25ns)   --->   "%MemBank_B_load_373 = load i16* %MemBank_B_addr_373, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2377 'load' 'MemBank_B_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2378 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_373 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 373" [mnist_AXI_Stream.cpp:136]   --->   Operation 2378 'getelementptr' 'MemBank_Out_addr_373' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2379 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_373, i16* %MemBank_Out_addr_373, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2380 [1/1] (0.00ns)   --->   "%MemBank_B_addr_374 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 374" [mnist_AXI_Stream.cpp:136]   --->   Operation 2380 'getelementptr' 'MemBank_B_addr_374' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2381 [2/2] (3.25ns)   --->   "%MemBank_B_load_374 = load i16* %MemBank_B_addr_374, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2381 'load' 'MemBank_B_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_227 : Operation 2382 [1/1] (0.00ns)   --->   "%MemBank_B_addr_375 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 375" [mnist_AXI_Stream.cpp:136]   --->   Operation 2382 'getelementptr' 'MemBank_B_addr_375' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2383 [2/2] (3.25ns)   --->   "%MemBank_B_load_375 = load i16* %MemBank_B_addr_375, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2383 'load' 'MemBank_B_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 228 <SV = 227> <Delay = 6.50>
ST_228 : Operation 2384 [1/2] (3.25ns)   --->   "%MemBank_B_load_374 = load i16* %MemBank_B_addr_374, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2384 'load' 'MemBank_B_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2385 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_374 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 374" [mnist_AXI_Stream.cpp:136]   --->   Operation 2385 'getelementptr' 'MemBank_Out_addr_374' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2386 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_374, i16* %MemBank_Out_addr_374, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2387 [1/2] (3.25ns)   --->   "%MemBank_B_load_375 = load i16* %MemBank_B_addr_375, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2387 'load' 'MemBank_B_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2388 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_375 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 375" [mnist_AXI_Stream.cpp:136]   --->   Operation 2388 'getelementptr' 'MemBank_Out_addr_375' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2389 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_375, i16* %MemBank_Out_addr_375, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2389 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2390 [1/1] (0.00ns)   --->   "%MemBank_B_addr_376 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 376" [mnist_AXI_Stream.cpp:136]   --->   Operation 2390 'getelementptr' 'MemBank_B_addr_376' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2391 [2/2] (3.25ns)   --->   "%MemBank_B_load_376 = load i16* %MemBank_B_addr_376, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2391 'load' 'MemBank_B_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_228 : Operation 2392 [1/1] (0.00ns)   --->   "%MemBank_B_addr_377 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 377" [mnist_AXI_Stream.cpp:136]   --->   Operation 2392 'getelementptr' 'MemBank_B_addr_377' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2393 [2/2] (3.25ns)   --->   "%MemBank_B_load_377 = load i16* %MemBank_B_addr_377, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2393 'load' 'MemBank_B_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 229 <SV = 228> <Delay = 6.50>
ST_229 : Operation 2394 [1/2] (3.25ns)   --->   "%MemBank_B_load_376 = load i16* %MemBank_B_addr_376, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2394 'load' 'MemBank_B_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2395 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_376 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 376" [mnist_AXI_Stream.cpp:136]   --->   Operation 2395 'getelementptr' 'MemBank_Out_addr_376' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2396 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_376, i16* %MemBank_Out_addr_376, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2397 [1/2] (3.25ns)   --->   "%MemBank_B_load_377 = load i16* %MemBank_B_addr_377, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2397 'load' 'MemBank_B_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2398 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_377 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 377" [mnist_AXI_Stream.cpp:136]   --->   Operation 2398 'getelementptr' 'MemBank_Out_addr_377' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2399 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_377, i16* %MemBank_Out_addr_377, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2400 [1/1] (0.00ns)   --->   "%MemBank_B_addr_378 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 378" [mnist_AXI_Stream.cpp:136]   --->   Operation 2400 'getelementptr' 'MemBank_B_addr_378' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2401 [2/2] (3.25ns)   --->   "%MemBank_B_load_378 = load i16* %MemBank_B_addr_378, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2401 'load' 'MemBank_B_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_229 : Operation 2402 [1/1] (0.00ns)   --->   "%MemBank_B_addr_379 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 379" [mnist_AXI_Stream.cpp:136]   --->   Operation 2402 'getelementptr' 'MemBank_B_addr_379' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2403 [2/2] (3.25ns)   --->   "%MemBank_B_load_379 = load i16* %MemBank_B_addr_379, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2403 'load' 'MemBank_B_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 230 <SV = 229> <Delay = 6.50>
ST_230 : Operation 2404 [1/2] (3.25ns)   --->   "%MemBank_B_load_378 = load i16* %MemBank_B_addr_378, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2404 'load' 'MemBank_B_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2405 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_378 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 378" [mnist_AXI_Stream.cpp:136]   --->   Operation 2405 'getelementptr' 'MemBank_Out_addr_378' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2406 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_378, i16* %MemBank_Out_addr_378, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2406 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2407 [1/2] (3.25ns)   --->   "%MemBank_B_load_379 = load i16* %MemBank_B_addr_379, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2407 'load' 'MemBank_B_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2408 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_379 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 379" [mnist_AXI_Stream.cpp:136]   --->   Operation 2408 'getelementptr' 'MemBank_Out_addr_379' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2409 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_379, i16* %MemBank_Out_addr_379, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2410 [1/1] (0.00ns)   --->   "%MemBank_B_addr_380 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 380" [mnist_AXI_Stream.cpp:136]   --->   Operation 2410 'getelementptr' 'MemBank_B_addr_380' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2411 [2/2] (3.25ns)   --->   "%MemBank_B_load_380 = load i16* %MemBank_B_addr_380, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2411 'load' 'MemBank_B_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_230 : Operation 2412 [1/1] (0.00ns)   --->   "%MemBank_B_addr_381 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 381" [mnist_AXI_Stream.cpp:136]   --->   Operation 2412 'getelementptr' 'MemBank_B_addr_381' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2413 [2/2] (3.25ns)   --->   "%MemBank_B_load_381 = load i16* %MemBank_B_addr_381, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2413 'load' 'MemBank_B_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 231 <SV = 230> <Delay = 6.50>
ST_231 : Operation 2414 [1/2] (3.25ns)   --->   "%MemBank_B_load_380 = load i16* %MemBank_B_addr_380, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2414 'load' 'MemBank_B_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2415 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_380 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 380" [mnist_AXI_Stream.cpp:136]   --->   Operation 2415 'getelementptr' 'MemBank_Out_addr_380' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2416 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_380, i16* %MemBank_Out_addr_380, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2417 [1/2] (3.25ns)   --->   "%MemBank_B_load_381 = load i16* %MemBank_B_addr_381, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2417 'load' 'MemBank_B_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2418 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_381 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 381" [mnist_AXI_Stream.cpp:136]   --->   Operation 2418 'getelementptr' 'MemBank_Out_addr_381' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2419 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_381, i16* %MemBank_Out_addr_381, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2420 [1/1] (0.00ns)   --->   "%MemBank_B_addr_382 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 382" [mnist_AXI_Stream.cpp:136]   --->   Operation 2420 'getelementptr' 'MemBank_B_addr_382' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2421 [2/2] (3.25ns)   --->   "%MemBank_B_load_382 = load i16* %MemBank_B_addr_382, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2421 'load' 'MemBank_B_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_231 : Operation 2422 [1/1] (0.00ns)   --->   "%MemBank_B_addr_383 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 383" [mnist_AXI_Stream.cpp:136]   --->   Operation 2422 'getelementptr' 'MemBank_B_addr_383' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2423 [2/2] (3.25ns)   --->   "%MemBank_B_load_383 = load i16* %MemBank_B_addr_383, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2423 'load' 'MemBank_B_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 232 <SV = 231> <Delay = 6.50>
ST_232 : Operation 2424 [1/2] (3.25ns)   --->   "%MemBank_B_load_382 = load i16* %MemBank_B_addr_382, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2424 'load' 'MemBank_B_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2425 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_382 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 382" [mnist_AXI_Stream.cpp:136]   --->   Operation 2425 'getelementptr' 'MemBank_Out_addr_382' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2426 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_382, i16* %MemBank_Out_addr_382, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2427 [1/2] (3.25ns)   --->   "%MemBank_B_load_383 = load i16* %MemBank_B_addr_383, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2427 'load' 'MemBank_B_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2428 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_383 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 383" [mnist_AXI_Stream.cpp:136]   --->   Operation 2428 'getelementptr' 'MemBank_Out_addr_383' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2429 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_383, i16* %MemBank_Out_addr_383, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2430 [1/1] (0.00ns)   --->   "%MemBank_B_addr_384 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 384" [mnist_AXI_Stream.cpp:136]   --->   Operation 2430 'getelementptr' 'MemBank_B_addr_384' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2431 [2/2] (3.25ns)   --->   "%MemBank_B_load_384 = load i16* %MemBank_B_addr_384, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2431 'load' 'MemBank_B_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_232 : Operation 2432 [1/1] (0.00ns)   --->   "%MemBank_B_addr_385 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 385" [mnist_AXI_Stream.cpp:136]   --->   Operation 2432 'getelementptr' 'MemBank_B_addr_385' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2433 [2/2] (3.25ns)   --->   "%MemBank_B_load_385 = load i16* %MemBank_B_addr_385, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2433 'load' 'MemBank_B_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 233 <SV = 232> <Delay = 6.50>
ST_233 : Operation 2434 [1/2] (3.25ns)   --->   "%MemBank_B_load_384 = load i16* %MemBank_B_addr_384, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2434 'load' 'MemBank_B_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2435 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_384 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 384" [mnist_AXI_Stream.cpp:136]   --->   Operation 2435 'getelementptr' 'MemBank_Out_addr_384' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2436 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_384, i16* %MemBank_Out_addr_384, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2437 [1/2] (3.25ns)   --->   "%MemBank_B_load_385 = load i16* %MemBank_B_addr_385, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2437 'load' 'MemBank_B_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2438 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_385 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 385" [mnist_AXI_Stream.cpp:136]   --->   Operation 2438 'getelementptr' 'MemBank_Out_addr_385' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2439 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_385, i16* %MemBank_Out_addr_385, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2439 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2440 [1/1] (0.00ns)   --->   "%MemBank_B_addr_386 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 386" [mnist_AXI_Stream.cpp:136]   --->   Operation 2440 'getelementptr' 'MemBank_B_addr_386' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2441 [2/2] (3.25ns)   --->   "%MemBank_B_load_386 = load i16* %MemBank_B_addr_386, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2441 'load' 'MemBank_B_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_233 : Operation 2442 [1/1] (0.00ns)   --->   "%MemBank_B_addr_387 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 387" [mnist_AXI_Stream.cpp:136]   --->   Operation 2442 'getelementptr' 'MemBank_B_addr_387' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2443 [2/2] (3.25ns)   --->   "%MemBank_B_load_387 = load i16* %MemBank_B_addr_387, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2443 'load' 'MemBank_B_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 234 <SV = 233> <Delay = 6.50>
ST_234 : Operation 2444 [1/2] (3.25ns)   --->   "%MemBank_B_load_386 = load i16* %MemBank_B_addr_386, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2444 'load' 'MemBank_B_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2445 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_386 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 386" [mnist_AXI_Stream.cpp:136]   --->   Operation 2445 'getelementptr' 'MemBank_Out_addr_386' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2446 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_386, i16* %MemBank_Out_addr_386, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2446 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2447 [1/2] (3.25ns)   --->   "%MemBank_B_load_387 = load i16* %MemBank_B_addr_387, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2447 'load' 'MemBank_B_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2448 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_387 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 387" [mnist_AXI_Stream.cpp:136]   --->   Operation 2448 'getelementptr' 'MemBank_Out_addr_387' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2449 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_387, i16* %MemBank_Out_addr_387, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2449 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2450 [1/1] (0.00ns)   --->   "%MemBank_B_addr_388 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 388" [mnist_AXI_Stream.cpp:136]   --->   Operation 2450 'getelementptr' 'MemBank_B_addr_388' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2451 [2/2] (3.25ns)   --->   "%MemBank_B_load_388 = load i16* %MemBank_B_addr_388, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2451 'load' 'MemBank_B_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_234 : Operation 2452 [1/1] (0.00ns)   --->   "%MemBank_B_addr_389 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 389" [mnist_AXI_Stream.cpp:136]   --->   Operation 2452 'getelementptr' 'MemBank_B_addr_389' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2453 [2/2] (3.25ns)   --->   "%MemBank_B_load_389 = load i16* %MemBank_B_addr_389, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2453 'load' 'MemBank_B_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 235 <SV = 234> <Delay = 6.50>
ST_235 : Operation 2454 [1/2] (3.25ns)   --->   "%MemBank_B_load_388 = load i16* %MemBank_B_addr_388, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2454 'load' 'MemBank_B_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2455 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_388 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 388" [mnist_AXI_Stream.cpp:136]   --->   Operation 2455 'getelementptr' 'MemBank_Out_addr_388' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2456 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_388, i16* %MemBank_Out_addr_388, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2456 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2457 [1/2] (3.25ns)   --->   "%MemBank_B_load_389 = load i16* %MemBank_B_addr_389, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2457 'load' 'MemBank_B_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2458 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_389 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 389" [mnist_AXI_Stream.cpp:136]   --->   Operation 2458 'getelementptr' 'MemBank_Out_addr_389' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2459 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_389, i16* %MemBank_Out_addr_389, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2459 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2460 [1/1] (0.00ns)   --->   "%MemBank_B_addr_390 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 390" [mnist_AXI_Stream.cpp:136]   --->   Operation 2460 'getelementptr' 'MemBank_B_addr_390' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2461 [2/2] (3.25ns)   --->   "%MemBank_B_load_390 = load i16* %MemBank_B_addr_390, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2461 'load' 'MemBank_B_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_235 : Operation 2462 [1/1] (0.00ns)   --->   "%MemBank_B_addr_391 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 391" [mnist_AXI_Stream.cpp:136]   --->   Operation 2462 'getelementptr' 'MemBank_B_addr_391' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2463 [2/2] (3.25ns)   --->   "%MemBank_B_load_391 = load i16* %MemBank_B_addr_391, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2463 'load' 'MemBank_B_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 236 <SV = 235> <Delay = 6.50>
ST_236 : Operation 2464 [1/2] (3.25ns)   --->   "%MemBank_B_load_390 = load i16* %MemBank_B_addr_390, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2464 'load' 'MemBank_B_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2465 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_390 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 390" [mnist_AXI_Stream.cpp:136]   --->   Operation 2465 'getelementptr' 'MemBank_Out_addr_390' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2466 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_390, i16* %MemBank_Out_addr_390, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2467 [1/2] (3.25ns)   --->   "%MemBank_B_load_391 = load i16* %MemBank_B_addr_391, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2467 'load' 'MemBank_B_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2468 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_391 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 391" [mnist_AXI_Stream.cpp:136]   --->   Operation 2468 'getelementptr' 'MemBank_Out_addr_391' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2469 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_391, i16* %MemBank_Out_addr_391, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2470 [1/1] (0.00ns)   --->   "%MemBank_B_addr_392 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 392" [mnist_AXI_Stream.cpp:136]   --->   Operation 2470 'getelementptr' 'MemBank_B_addr_392' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2471 [2/2] (3.25ns)   --->   "%MemBank_B_load_392 = load i16* %MemBank_B_addr_392, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2471 'load' 'MemBank_B_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_236 : Operation 2472 [1/1] (0.00ns)   --->   "%MemBank_B_addr_393 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 393" [mnist_AXI_Stream.cpp:136]   --->   Operation 2472 'getelementptr' 'MemBank_B_addr_393' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2473 [2/2] (3.25ns)   --->   "%MemBank_B_load_393 = load i16* %MemBank_B_addr_393, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2473 'load' 'MemBank_B_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 237 <SV = 236> <Delay = 6.50>
ST_237 : Operation 2474 [1/2] (3.25ns)   --->   "%MemBank_B_load_392 = load i16* %MemBank_B_addr_392, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2474 'load' 'MemBank_B_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2475 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_392 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 392" [mnist_AXI_Stream.cpp:136]   --->   Operation 2475 'getelementptr' 'MemBank_Out_addr_392' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2476 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_392, i16* %MemBank_Out_addr_392, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2476 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2477 [1/2] (3.25ns)   --->   "%MemBank_B_load_393 = load i16* %MemBank_B_addr_393, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2477 'load' 'MemBank_B_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2478 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_393 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 393" [mnist_AXI_Stream.cpp:136]   --->   Operation 2478 'getelementptr' 'MemBank_Out_addr_393' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2479 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_393, i16* %MemBank_Out_addr_393, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2479 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2480 [1/1] (0.00ns)   --->   "%MemBank_B_addr_394 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 394" [mnist_AXI_Stream.cpp:136]   --->   Operation 2480 'getelementptr' 'MemBank_B_addr_394' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2481 [2/2] (3.25ns)   --->   "%MemBank_B_load_394 = load i16* %MemBank_B_addr_394, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2481 'load' 'MemBank_B_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_237 : Operation 2482 [1/1] (0.00ns)   --->   "%MemBank_B_addr_395 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 395" [mnist_AXI_Stream.cpp:136]   --->   Operation 2482 'getelementptr' 'MemBank_B_addr_395' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2483 [2/2] (3.25ns)   --->   "%MemBank_B_load_395 = load i16* %MemBank_B_addr_395, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2483 'load' 'MemBank_B_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 238 <SV = 237> <Delay = 6.50>
ST_238 : Operation 2484 [1/2] (3.25ns)   --->   "%MemBank_B_load_394 = load i16* %MemBank_B_addr_394, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2484 'load' 'MemBank_B_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2485 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_394 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 394" [mnist_AXI_Stream.cpp:136]   --->   Operation 2485 'getelementptr' 'MemBank_Out_addr_394' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2486 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_394, i16* %MemBank_Out_addr_394, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2487 [1/2] (3.25ns)   --->   "%MemBank_B_load_395 = load i16* %MemBank_B_addr_395, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2487 'load' 'MemBank_B_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2488 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_395 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 395" [mnist_AXI_Stream.cpp:136]   --->   Operation 2488 'getelementptr' 'MemBank_Out_addr_395' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2489 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_395, i16* %MemBank_Out_addr_395, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2490 [1/1] (0.00ns)   --->   "%MemBank_B_addr_396 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 396" [mnist_AXI_Stream.cpp:136]   --->   Operation 2490 'getelementptr' 'MemBank_B_addr_396' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2491 [2/2] (3.25ns)   --->   "%MemBank_B_load_396 = load i16* %MemBank_B_addr_396, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2491 'load' 'MemBank_B_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_238 : Operation 2492 [1/1] (0.00ns)   --->   "%MemBank_B_addr_397 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 397" [mnist_AXI_Stream.cpp:136]   --->   Operation 2492 'getelementptr' 'MemBank_B_addr_397' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2493 [2/2] (3.25ns)   --->   "%MemBank_B_load_397 = load i16* %MemBank_B_addr_397, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2493 'load' 'MemBank_B_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 239 <SV = 238> <Delay = 6.50>
ST_239 : Operation 2494 [1/2] (3.25ns)   --->   "%MemBank_B_load_396 = load i16* %MemBank_B_addr_396, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2494 'load' 'MemBank_B_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2495 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_396 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 396" [mnist_AXI_Stream.cpp:136]   --->   Operation 2495 'getelementptr' 'MemBank_Out_addr_396' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2496 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_396, i16* %MemBank_Out_addr_396, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2497 [1/2] (3.25ns)   --->   "%MemBank_B_load_397 = load i16* %MemBank_B_addr_397, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2497 'load' 'MemBank_B_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2498 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_397 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 397" [mnist_AXI_Stream.cpp:136]   --->   Operation 2498 'getelementptr' 'MemBank_Out_addr_397' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2499 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_397, i16* %MemBank_Out_addr_397, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2499 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2500 [1/1] (0.00ns)   --->   "%MemBank_B_addr_398 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 398" [mnist_AXI_Stream.cpp:136]   --->   Operation 2500 'getelementptr' 'MemBank_B_addr_398' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2501 [2/2] (3.25ns)   --->   "%MemBank_B_load_398 = load i16* %MemBank_B_addr_398, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2501 'load' 'MemBank_B_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_239 : Operation 2502 [1/1] (0.00ns)   --->   "%MemBank_B_addr_399 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 399" [mnist_AXI_Stream.cpp:136]   --->   Operation 2502 'getelementptr' 'MemBank_B_addr_399' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2503 [2/2] (3.25ns)   --->   "%MemBank_B_load_399 = load i16* %MemBank_B_addr_399, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2503 'load' 'MemBank_B_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 240 <SV = 239> <Delay = 6.50>
ST_240 : Operation 2504 [1/2] (3.25ns)   --->   "%MemBank_B_load_398 = load i16* %MemBank_B_addr_398, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2504 'load' 'MemBank_B_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2505 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_398 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 398" [mnist_AXI_Stream.cpp:136]   --->   Operation 2505 'getelementptr' 'MemBank_Out_addr_398' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2506 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_398, i16* %MemBank_Out_addr_398, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2507 [1/2] (3.25ns)   --->   "%MemBank_B_load_399 = load i16* %MemBank_B_addr_399, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2507 'load' 'MemBank_B_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2508 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_399 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 399" [mnist_AXI_Stream.cpp:136]   --->   Operation 2508 'getelementptr' 'MemBank_Out_addr_399' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2509 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_399, i16* %MemBank_Out_addr_399, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2509 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2510 [1/1] (0.00ns)   --->   "%MemBank_B_addr_400 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 400" [mnist_AXI_Stream.cpp:136]   --->   Operation 2510 'getelementptr' 'MemBank_B_addr_400' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2511 [2/2] (3.25ns)   --->   "%MemBank_B_load_400 = load i16* %MemBank_B_addr_400, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2511 'load' 'MemBank_B_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_240 : Operation 2512 [1/1] (0.00ns)   --->   "%MemBank_B_addr_401 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 401" [mnist_AXI_Stream.cpp:136]   --->   Operation 2512 'getelementptr' 'MemBank_B_addr_401' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2513 [2/2] (3.25ns)   --->   "%MemBank_B_load_401 = load i16* %MemBank_B_addr_401, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2513 'load' 'MemBank_B_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 241 <SV = 240> <Delay = 6.50>
ST_241 : Operation 2514 [1/2] (3.25ns)   --->   "%MemBank_B_load_400 = load i16* %MemBank_B_addr_400, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2514 'load' 'MemBank_B_load_400' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2515 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_400 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 400" [mnist_AXI_Stream.cpp:136]   --->   Operation 2515 'getelementptr' 'MemBank_Out_addr_400' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2516 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_400, i16* %MemBank_Out_addr_400, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2517 [1/2] (3.25ns)   --->   "%MemBank_B_load_401 = load i16* %MemBank_B_addr_401, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2517 'load' 'MemBank_B_load_401' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2518 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_401 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 401" [mnist_AXI_Stream.cpp:136]   --->   Operation 2518 'getelementptr' 'MemBank_Out_addr_401' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2519 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_401, i16* %MemBank_Out_addr_401, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2519 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2520 [1/1] (0.00ns)   --->   "%MemBank_B_addr_402 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 402" [mnist_AXI_Stream.cpp:136]   --->   Operation 2520 'getelementptr' 'MemBank_B_addr_402' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2521 [2/2] (3.25ns)   --->   "%MemBank_B_load_402 = load i16* %MemBank_B_addr_402, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2521 'load' 'MemBank_B_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_241 : Operation 2522 [1/1] (0.00ns)   --->   "%MemBank_B_addr_403 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 403" [mnist_AXI_Stream.cpp:136]   --->   Operation 2522 'getelementptr' 'MemBank_B_addr_403' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2523 [2/2] (3.25ns)   --->   "%MemBank_B_load_403 = load i16* %MemBank_B_addr_403, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2523 'load' 'MemBank_B_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 242 <SV = 241> <Delay = 6.50>
ST_242 : Operation 2524 [1/2] (3.25ns)   --->   "%MemBank_B_load_402 = load i16* %MemBank_B_addr_402, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2524 'load' 'MemBank_B_load_402' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2525 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_402 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 402" [mnist_AXI_Stream.cpp:136]   --->   Operation 2525 'getelementptr' 'MemBank_Out_addr_402' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2526 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_402, i16* %MemBank_Out_addr_402, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2527 [1/2] (3.25ns)   --->   "%MemBank_B_load_403 = load i16* %MemBank_B_addr_403, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2527 'load' 'MemBank_B_load_403' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2528 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_403 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 403" [mnist_AXI_Stream.cpp:136]   --->   Operation 2528 'getelementptr' 'MemBank_Out_addr_403' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2529 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_403, i16* %MemBank_Out_addr_403, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2530 [1/1] (0.00ns)   --->   "%MemBank_B_addr_404 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 404" [mnist_AXI_Stream.cpp:136]   --->   Operation 2530 'getelementptr' 'MemBank_B_addr_404' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2531 [2/2] (3.25ns)   --->   "%MemBank_B_load_404 = load i16* %MemBank_B_addr_404, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2531 'load' 'MemBank_B_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_242 : Operation 2532 [1/1] (0.00ns)   --->   "%MemBank_B_addr_405 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 405" [mnist_AXI_Stream.cpp:136]   --->   Operation 2532 'getelementptr' 'MemBank_B_addr_405' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2533 [2/2] (3.25ns)   --->   "%MemBank_B_load_405 = load i16* %MemBank_B_addr_405, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2533 'load' 'MemBank_B_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 243 <SV = 242> <Delay = 6.50>
ST_243 : Operation 2534 [1/2] (3.25ns)   --->   "%MemBank_B_load_404 = load i16* %MemBank_B_addr_404, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2534 'load' 'MemBank_B_load_404' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2535 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_404 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 404" [mnist_AXI_Stream.cpp:136]   --->   Operation 2535 'getelementptr' 'MemBank_Out_addr_404' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2536 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_404, i16* %MemBank_Out_addr_404, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2537 [1/2] (3.25ns)   --->   "%MemBank_B_load_405 = load i16* %MemBank_B_addr_405, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2537 'load' 'MemBank_B_load_405' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2538 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_405 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 405" [mnist_AXI_Stream.cpp:136]   --->   Operation 2538 'getelementptr' 'MemBank_Out_addr_405' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2539 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_405, i16* %MemBank_Out_addr_405, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2540 [1/1] (0.00ns)   --->   "%MemBank_B_addr_406 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 406" [mnist_AXI_Stream.cpp:136]   --->   Operation 2540 'getelementptr' 'MemBank_B_addr_406' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2541 [2/2] (3.25ns)   --->   "%MemBank_B_load_406 = load i16* %MemBank_B_addr_406, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2541 'load' 'MemBank_B_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_243 : Operation 2542 [1/1] (0.00ns)   --->   "%MemBank_B_addr_407 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 407" [mnist_AXI_Stream.cpp:136]   --->   Operation 2542 'getelementptr' 'MemBank_B_addr_407' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2543 [2/2] (3.25ns)   --->   "%MemBank_B_load_407 = load i16* %MemBank_B_addr_407, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2543 'load' 'MemBank_B_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 244 <SV = 243> <Delay = 6.50>
ST_244 : Operation 2544 [1/2] (3.25ns)   --->   "%MemBank_B_load_406 = load i16* %MemBank_B_addr_406, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2544 'load' 'MemBank_B_load_406' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2545 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_406 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 406" [mnist_AXI_Stream.cpp:136]   --->   Operation 2545 'getelementptr' 'MemBank_Out_addr_406' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2546 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_406, i16* %MemBank_Out_addr_406, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2547 [1/2] (3.25ns)   --->   "%MemBank_B_load_407 = load i16* %MemBank_B_addr_407, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2547 'load' 'MemBank_B_load_407' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2548 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_407 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 407" [mnist_AXI_Stream.cpp:136]   --->   Operation 2548 'getelementptr' 'MemBank_Out_addr_407' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2549 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_407, i16* %MemBank_Out_addr_407, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2549 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2550 [1/1] (0.00ns)   --->   "%MemBank_B_addr_408 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 408" [mnist_AXI_Stream.cpp:136]   --->   Operation 2550 'getelementptr' 'MemBank_B_addr_408' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2551 [2/2] (3.25ns)   --->   "%MemBank_B_load_408 = load i16* %MemBank_B_addr_408, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2551 'load' 'MemBank_B_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_244 : Operation 2552 [1/1] (0.00ns)   --->   "%MemBank_B_addr_409 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 409" [mnist_AXI_Stream.cpp:136]   --->   Operation 2552 'getelementptr' 'MemBank_B_addr_409' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 2553 [2/2] (3.25ns)   --->   "%MemBank_B_load_409 = load i16* %MemBank_B_addr_409, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2553 'load' 'MemBank_B_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 245 <SV = 244> <Delay = 6.50>
ST_245 : Operation 2554 [1/2] (3.25ns)   --->   "%MemBank_B_load_408 = load i16* %MemBank_B_addr_408, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2554 'load' 'MemBank_B_load_408' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2555 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_408 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 408" [mnist_AXI_Stream.cpp:136]   --->   Operation 2555 'getelementptr' 'MemBank_Out_addr_408' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2556 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_408, i16* %MemBank_Out_addr_408, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2557 [1/2] (3.25ns)   --->   "%MemBank_B_load_409 = load i16* %MemBank_B_addr_409, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2557 'load' 'MemBank_B_load_409' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2558 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_409 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 409" [mnist_AXI_Stream.cpp:136]   --->   Operation 2558 'getelementptr' 'MemBank_Out_addr_409' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2559 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_409, i16* %MemBank_Out_addr_409, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2559 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2560 [1/1] (0.00ns)   --->   "%MemBank_B_addr_410 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 410" [mnist_AXI_Stream.cpp:136]   --->   Operation 2560 'getelementptr' 'MemBank_B_addr_410' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2561 [2/2] (3.25ns)   --->   "%MemBank_B_load_410 = load i16* %MemBank_B_addr_410, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2561 'load' 'MemBank_B_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_245 : Operation 2562 [1/1] (0.00ns)   --->   "%MemBank_B_addr_411 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 411" [mnist_AXI_Stream.cpp:136]   --->   Operation 2562 'getelementptr' 'MemBank_B_addr_411' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2563 [2/2] (3.25ns)   --->   "%MemBank_B_load_411 = load i16* %MemBank_B_addr_411, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2563 'load' 'MemBank_B_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 246 <SV = 245> <Delay = 6.50>
ST_246 : Operation 2564 [1/2] (3.25ns)   --->   "%MemBank_B_load_410 = load i16* %MemBank_B_addr_410, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2564 'load' 'MemBank_B_load_410' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2565 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_410 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 410" [mnist_AXI_Stream.cpp:136]   --->   Operation 2565 'getelementptr' 'MemBank_Out_addr_410' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2566 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_410, i16* %MemBank_Out_addr_410, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2566 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2567 [1/2] (3.25ns)   --->   "%MemBank_B_load_411 = load i16* %MemBank_B_addr_411, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2567 'load' 'MemBank_B_load_411' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2568 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_411 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 411" [mnist_AXI_Stream.cpp:136]   --->   Operation 2568 'getelementptr' 'MemBank_Out_addr_411' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2569 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_411, i16* %MemBank_Out_addr_411, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2570 [1/1] (0.00ns)   --->   "%MemBank_B_addr_412 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 412" [mnist_AXI_Stream.cpp:136]   --->   Operation 2570 'getelementptr' 'MemBank_B_addr_412' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2571 [2/2] (3.25ns)   --->   "%MemBank_B_load_412 = load i16* %MemBank_B_addr_412, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2571 'load' 'MemBank_B_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_246 : Operation 2572 [1/1] (0.00ns)   --->   "%MemBank_B_addr_413 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 413" [mnist_AXI_Stream.cpp:136]   --->   Operation 2572 'getelementptr' 'MemBank_B_addr_413' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2573 [2/2] (3.25ns)   --->   "%MemBank_B_load_413 = load i16* %MemBank_B_addr_413, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2573 'load' 'MemBank_B_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 247 <SV = 246> <Delay = 6.50>
ST_247 : Operation 2574 [1/2] (3.25ns)   --->   "%MemBank_B_load_412 = load i16* %MemBank_B_addr_412, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2574 'load' 'MemBank_B_load_412' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2575 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_412 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 412" [mnist_AXI_Stream.cpp:136]   --->   Operation 2575 'getelementptr' 'MemBank_Out_addr_412' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2576 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_412, i16* %MemBank_Out_addr_412, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2577 [1/2] (3.25ns)   --->   "%MemBank_B_load_413 = load i16* %MemBank_B_addr_413, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2577 'load' 'MemBank_B_load_413' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2578 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_413 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 413" [mnist_AXI_Stream.cpp:136]   --->   Operation 2578 'getelementptr' 'MemBank_Out_addr_413' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2579 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_413, i16* %MemBank_Out_addr_413, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2579 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2580 [1/1] (0.00ns)   --->   "%MemBank_B_addr_414 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 414" [mnist_AXI_Stream.cpp:136]   --->   Operation 2580 'getelementptr' 'MemBank_B_addr_414' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2581 [2/2] (3.25ns)   --->   "%MemBank_B_load_414 = load i16* %MemBank_B_addr_414, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2581 'load' 'MemBank_B_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_247 : Operation 2582 [1/1] (0.00ns)   --->   "%MemBank_B_addr_415 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 415" [mnist_AXI_Stream.cpp:136]   --->   Operation 2582 'getelementptr' 'MemBank_B_addr_415' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 2583 [2/2] (3.25ns)   --->   "%MemBank_B_load_415 = load i16* %MemBank_B_addr_415, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2583 'load' 'MemBank_B_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 248 <SV = 247> <Delay = 6.50>
ST_248 : Operation 2584 [1/2] (3.25ns)   --->   "%MemBank_B_load_414 = load i16* %MemBank_B_addr_414, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2584 'load' 'MemBank_B_load_414' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2585 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_414 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 414" [mnist_AXI_Stream.cpp:136]   --->   Operation 2585 'getelementptr' 'MemBank_Out_addr_414' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2586 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_414, i16* %MemBank_Out_addr_414, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2587 [1/2] (3.25ns)   --->   "%MemBank_B_load_415 = load i16* %MemBank_B_addr_415, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2587 'load' 'MemBank_B_load_415' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2588 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_415 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 415" [mnist_AXI_Stream.cpp:136]   --->   Operation 2588 'getelementptr' 'MemBank_Out_addr_415' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2589 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_415, i16* %MemBank_Out_addr_415, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2590 [1/1] (0.00ns)   --->   "%MemBank_B_addr_416 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 416" [mnist_AXI_Stream.cpp:136]   --->   Operation 2590 'getelementptr' 'MemBank_B_addr_416' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2591 [2/2] (3.25ns)   --->   "%MemBank_B_load_416 = load i16* %MemBank_B_addr_416, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2591 'load' 'MemBank_B_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_248 : Operation 2592 [1/1] (0.00ns)   --->   "%MemBank_B_addr_417 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 417" [mnist_AXI_Stream.cpp:136]   --->   Operation 2592 'getelementptr' 'MemBank_B_addr_417' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2593 [2/2] (3.25ns)   --->   "%MemBank_B_load_417 = load i16* %MemBank_B_addr_417, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2593 'load' 'MemBank_B_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 249 <SV = 248> <Delay = 6.50>
ST_249 : Operation 2594 [1/2] (3.25ns)   --->   "%MemBank_B_load_416 = load i16* %MemBank_B_addr_416, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2594 'load' 'MemBank_B_load_416' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2595 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_416 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 416" [mnist_AXI_Stream.cpp:136]   --->   Operation 2595 'getelementptr' 'MemBank_Out_addr_416' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2596 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_416, i16* %MemBank_Out_addr_416, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2597 [1/2] (3.25ns)   --->   "%MemBank_B_load_417 = load i16* %MemBank_B_addr_417, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2597 'load' 'MemBank_B_load_417' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2598 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_417 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 417" [mnist_AXI_Stream.cpp:136]   --->   Operation 2598 'getelementptr' 'MemBank_Out_addr_417' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2599 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_417, i16* %MemBank_Out_addr_417, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2599 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2600 [1/1] (0.00ns)   --->   "%MemBank_B_addr_418 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 418" [mnist_AXI_Stream.cpp:136]   --->   Operation 2600 'getelementptr' 'MemBank_B_addr_418' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2601 [2/2] (3.25ns)   --->   "%MemBank_B_load_418 = load i16* %MemBank_B_addr_418, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2601 'load' 'MemBank_B_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_249 : Operation 2602 [1/1] (0.00ns)   --->   "%MemBank_B_addr_419 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 419" [mnist_AXI_Stream.cpp:136]   --->   Operation 2602 'getelementptr' 'MemBank_B_addr_419' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2603 [2/2] (3.25ns)   --->   "%MemBank_B_load_419 = load i16* %MemBank_B_addr_419, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2603 'load' 'MemBank_B_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 250 <SV = 249> <Delay = 6.50>
ST_250 : Operation 2604 [1/2] (3.25ns)   --->   "%MemBank_B_load_418 = load i16* %MemBank_B_addr_418, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2604 'load' 'MemBank_B_load_418' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2605 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_418 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 418" [mnist_AXI_Stream.cpp:136]   --->   Operation 2605 'getelementptr' 'MemBank_Out_addr_418' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2606 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_418, i16* %MemBank_Out_addr_418, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2606 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2607 [1/2] (3.25ns)   --->   "%MemBank_B_load_419 = load i16* %MemBank_B_addr_419, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2607 'load' 'MemBank_B_load_419' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2608 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_419 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 419" [mnist_AXI_Stream.cpp:136]   --->   Operation 2608 'getelementptr' 'MemBank_Out_addr_419' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2609 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_419, i16* %MemBank_Out_addr_419, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2610 [1/1] (0.00ns)   --->   "%MemBank_B_addr_420 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 420" [mnist_AXI_Stream.cpp:136]   --->   Operation 2610 'getelementptr' 'MemBank_B_addr_420' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2611 [2/2] (3.25ns)   --->   "%MemBank_B_load_420 = load i16* %MemBank_B_addr_420, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2611 'load' 'MemBank_B_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_250 : Operation 2612 [1/1] (0.00ns)   --->   "%MemBank_B_addr_421 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 421" [mnist_AXI_Stream.cpp:136]   --->   Operation 2612 'getelementptr' 'MemBank_B_addr_421' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2613 [2/2] (3.25ns)   --->   "%MemBank_B_load_421 = load i16* %MemBank_B_addr_421, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2613 'load' 'MemBank_B_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 251 <SV = 250> <Delay = 6.50>
ST_251 : Operation 2614 [1/2] (3.25ns)   --->   "%MemBank_B_load_420 = load i16* %MemBank_B_addr_420, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2614 'load' 'MemBank_B_load_420' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2615 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_420 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 420" [mnist_AXI_Stream.cpp:136]   --->   Operation 2615 'getelementptr' 'MemBank_Out_addr_420' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2616 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_420, i16* %MemBank_Out_addr_420, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2617 [1/2] (3.25ns)   --->   "%MemBank_B_load_421 = load i16* %MemBank_B_addr_421, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2617 'load' 'MemBank_B_load_421' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2618 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_421 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 421" [mnist_AXI_Stream.cpp:136]   --->   Operation 2618 'getelementptr' 'MemBank_Out_addr_421' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2619 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_421, i16* %MemBank_Out_addr_421, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2619 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2620 [1/1] (0.00ns)   --->   "%MemBank_B_addr_422 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 422" [mnist_AXI_Stream.cpp:136]   --->   Operation 2620 'getelementptr' 'MemBank_B_addr_422' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2621 [2/2] (3.25ns)   --->   "%MemBank_B_load_422 = load i16* %MemBank_B_addr_422, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2621 'load' 'MemBank_B_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_251 : Operation 2622 [1/1] (0.00ns)   --->   "%MemBank_B_addr_423 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 423" [mnist_AXI_Stream.cpp:136]   --->   Operation 2622 'getelementptr' 'MemBank_B_addr_423' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2623 [2/2] (3.25ns)   --->   "%MemBank_B_load_423 = load i16* %MemBank_B_addr_423, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2623 'load' 'MemBank_B_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 252 <SV = 251> <Delay = 6.50>
ST_252 : Operation 2624 [1/2] (3.25ns)   --->   "%MemBank_B_load_422 = load i16* %MemBank_B_addr_422, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2624 'load' 'MemBank_B_load_422' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2625 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_422 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 422" [mnist_AXI_Stream.cpp:136]   --->   Operation 2625 'getelementptr' 'MemBank_Out_addr_422' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2626 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_422, i16* %MemBank_Out_addr_422, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2627 [1/2] (3.25ns)   --->   "%MemBank_B_load_423 = load i16* %MemBank_B_addr_423, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2627 'load' 'MemBank_B_load_423' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2628 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_423 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 423" [mnist_AXI_Stream.cpp:136]   --->   Operation 2628 'getelementptr' 'MemBank_Out_addr_423' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2629 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_423, i16* %MemBank_Out_addr_423, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2630 [1/1] (0.00ns)   --->   "%MemBank_B_addr_424 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 424" [mnist_AXI_Stream.cpp:136]   --->   Operation 2630 'getelementptr' 'MemBank_B_addr_424' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2631 [2/2] (3.25ns)   --->   "%MemBank_B_load_424 = load i16* %MemBank_B_addr_424, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2631 'load' 'MemBank_B_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_252 : Operation 2632 [1/1] (0.00ns)   --->   "%MemBank_B_addr_425 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 425" [mnist_AXI_Stream.cpp:136]   --->   Operation 2632 'getelementptr' 'MemBank_B_addr_425' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2633 [2/2] (3.25ns)   --->   "%MemBank_B_load_425 = load i16* %MemBank_B_addr_425, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2633 'load' 'MemBank_B_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 253 <SV = 252> <Delay = 6.50>
ST_253 : Operation 2634 [1/2] (3.25ns)   --->   "%MemBank_B_load_424 = load i16* %MemBank_B_addr_424, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2634 'load' 'MemBank_B_load_424' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2635 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_424 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 424" [mnist_AXI_Stream.cpp:136]   --->   Operation 2635 'getelementptr' 'MemBank_Out_addr_424' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2636 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_424, i16* %MemBank_Out_addr_424, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2637 [1/2] (3.25ns)   --->   "%MemBank_B_load_425 = load i16* %MemBank_B_addr_425, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2637 'load' 'MemBank_B_load_425' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2638 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_425 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 425" [mnist_AXI_Stream.cpp:136]   --->   Operation 2638 'getelementptr' 'MemBank_Out_addr_425' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2639 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_425, i16* %MemBank_Out_addr_425, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2639 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2640 [1/1] (0.00ns)   --->   "%MemBank_B_addr_426 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 426" [mnist_AXI_Stream.cpp:136]   --->   Operation 2640 'getelementptr' 'MemBank_B_addr_426' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2641 [2/2] (3.25ns)   --->   "%MemBank_B_load_426 = load i16* %MemBank_B_addr_426, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2641 'load' 'MemBank_B_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_253 : Operation 2642 [1/1] (0.00ns)   --->   "%MemBank_B_addr_427 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 427" [mnist_AXI_Stream.cpp:136]   --->   Operation 2642 'getelementptr' 'MemBank_B_addr_427' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2643 [2/2] (3.25ns)   --->   "%MemBank_B_load_427 = load i16* %MemBank_B_addr_427, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2643 'load' 'MemBank_B_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 254 <SV = 253> <Delay = 6.50>
ST_254 : Operation 2644 [1/2] (3.25ns)   --->   "%MemBank_B_load_426 = load i16* %MemBank_B_addr_426, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2644 'load' 'MemBank_B_load_426' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2645 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_426 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 426" [mnist_AXI_Stream.cpp:136]   --->   Operation 2645 'getelementptr' 'MemBank_Out_addr_426' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2646 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_426, i16* %MemBank_Out_addr_426, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2646 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2647 [1/2] (3.25ns)   --->   "%MemBank_B_load_427 = load i16* %MemBank_B_addr_427, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2647 'load' 'MemBank_B_load_427' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2648 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_427 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 427" [mnist_AXI_Stream.cpp:136]   --->   Operation 2648 'getelementptr' 'MemBank_Out_addr_427' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2649 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_427, i16* %MemBank_Out_addr_427, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2649 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2650 [1/1] (0.00ns)   --->   "%MemBank_B_addr_428 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 428" [mnist_AXI_Stream.cpp:136]   --->   Operation 2650 'getelementptr' 'MemBank_B_addr_428' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2651 [2/2] (3.25ns)   --->   "%MemBank_B_load_428 = load i16* %MemBank_B_addr_428, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2651 'load' 'MemBank_B_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_254 : Operation 2652 [1/1] (0.00ns)   --->   "%MemBank_B_addr_429 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 429" [mnist_AXI_Stream.cpp:136]   --->   Operation 2652 'getelementptr' 'MemBank_B_addr_429' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2653 [2/2] (3.25ns)   --->   "%MemBank_B_load_429 = load i16* %MemBank_B_addr_429, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2653 'load' 'MemBank_B_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 255 <SV = 254> <Delay = 6.50>
ST_255 : Operation 2654 [1/2] (3.25ns)   --->   "%MemBank_B_load_428 = load i16* %MemBank_B_addr_428, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2654 'load' 'MemBank_B_load_428' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2655 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_428 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 428" [mnist_AXI_Stream.cpp:136]   --->   Operation 2655 'getelementptr' 'MemBank_Out_addr_428' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2656 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_428, i16* %MemBank_Out_addr_428, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2657 [1/2] (3.25ns)   --->   "%MemBank_B_load_429 = load i16* %MemBank_B_addr_429, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2657 'load' 'MemBank_B_load_429' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2658 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_429 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 429" [mnist_AXI_Stream.cpp:136]   --->   Operation 2658 'getelementptr' 'MemBank_Out_addr_429' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2659 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_429, i16* %MemBank_Out_addr_429, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2659 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2660 [1/1] (0.00ns)   --->   "%MemBank_B_addr_430 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 430" [mnist_AXI_Stream.cpp:136]   --->   Operation 2660 'getelementptr' 'MemBank_B_addr_430' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2661 [2/2] (3.25ns)   --->   "%MemBank_B_load_430 = load i16* %MemBank_B_addr_430, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2661 'load' 'MemBank_B_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_255 : Operation 2662 [1/1] (0.00ns)   --->   "%MemBank_B_addr_431 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 431" [mnist_AXI_Stream.cpp:136]   --->   Operation 2662 'getelementptr' 'MemBank_B_addr_431' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2663 [2/2] (3.25ns)   --->   "%MemBank_B_load_431 = load i16* %MemBank_B_addr_431, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2663 'load' 'MemBank_B_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 256 <SV = 255> <Delay = 6.50>
ST_256 : Operation 2664 [1/2] (3.25ns)   --->   "%MemBank_B_load_430 = load i16* %MemBank_B_addr_430, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2664 'load' 'MemBank_B_load_430' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2665 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_430 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 430" [mnist_AXI_Stream.cpp:136]   --->   Operation 2665 'getelementptr' 'MemBank_Out_addr_430' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2666 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_430, i16* %MemBank_Out_addr_430, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2667 [1/2] (3.25ns)   --->   "%MemBank_B_load_431 = load i16* %MemBank_B_addr_431, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2667 'load' 'MemBank_B_load_431' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2668 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_431 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 431" [mnist_AXI_Stream.cpp:136]   --->   Operation 2668 'getelementptr' 'MemBank_Out_addr_431' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2669 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_431, i16* %MemBank_Out_addr_431, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2669 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2670 [1/1] (0.00ns)   --->   "%MemBank_B_addr_432 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 432" [mnist_AXI_Stream.cpp:136]   --->   Operation 2670 'getelementptr' 'MemBank_B_addr_432' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2671 [2/2] (3.25ns)   --->   "%MemBank_B_load_432 = load i16* %MemBank_B_addr_432, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2671 'load' 'MemBank_B_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_256 : Operation 2672 [1/1] (0.00ns)   --->   "%MemBank_B_addr_433 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 433" [mnist_AXI_Stream.cpp:136]   --->   Operation 2672 'getelementptr' 'MemBank_B_addr_433' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2673 [2/2] (3.25ns)   --->   "%MemBank_B_load_433 = load i16* %MemBank_B_addr_433, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2673 'load' 'MemBank_B_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 257 <SV = 256> <Delay = 6.50>
ST_257 : Operation 2674 [1/2] (3.25ns)   --->   "%MemBank_B_load_432 = load i16* %MemBank_B_addr_432, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2674 'load' 'MemBank_B_load_432' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2675 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_432 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 432" [mnist_AXI_Stream.cpp:136]   --->   Operation 2675 'getelementptr' 'MemBank_Out_addr_432' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2676 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_432, i16* %MemBank_Out_addr_432, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2677 [1/2] (3.25ns)   --->   "%MemBank_B_load_433 = load i16* %MemBank_B_addr_433, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2677 'load' 'MemBank_B_load_433' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2678 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_433 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 433" [mnist_AXI_Stream.cpp:136]   --->   Operation 2678 'getelementptr' 'MemBank_Out_addr_433' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2679 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_433, i16* %MemBank_Out_addr_433, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2680 [1/1] (0.00ns)   --->   "%MemBank_B_addr_434 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 434" [mnist_AXI_Stream.cpp:136]   --->   Operation 2680 'getelementptr' 'MemBank_B_addr_434' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2681 [2/2] (3.25ns)   --->   "%MemBank_B_load_434 = load i16* %MemBank_B_addr_434, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2681 'load' 'MemBank_B_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_257 : Operation 2682 [1/1] (0.00ns)   --->   "%MemBank_B_addr_435 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 435" [mnist_AXI_Stream.cpp:136]   --->   Operation 2682 'getelementptr' 'MemBank_B_addr_435' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2683 [2/2] (3.25ns)   --->   "%MemBank_B_load_435 = load i16* %MemBank_B_addr_435, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2683 'load' 'MemBank_B_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 258 <SV = 257> <Delay = 6.50>
ST_258 : Operation 2684 [1/2] (3.25ns)   --->   "%MemBank_B_load_434 = load i16* %MemBank_B_addr_434, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2684 'load' 'MemBank_B_load_434' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2685 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_434 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 434" [mnist_AXI_Stream.cpp:136]   --->   Operation 2685 'getelementptr' 'MemBank_Out_addr_434' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2686 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_434, i16* %MemBank_Out_addr_434, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2687 [1/2] (3.25ns)   --->   "%MemBank_B_load_435 = load i16* %MemBank_B_addr_435, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2687 'load' 'MemBank_B_load_435' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2688 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_435 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 435" [mnist_AXI_Stream.cpp:136]   --->   Operation 2688 'getelementptr' 'MemBank_Out_addr_435' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2689 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_435, i16* %MemBank_Out_addr_435, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2689 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2690 [1/1] (0.00ns)   --->   "%MemBank_B_addr_436 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 436" [mnist_AXI_Stream.cpp:136]   --->   Operation 2690 'getelementptr' 'MemBank_B_addr_436' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2691 [2/2] (3.25ns)   --->   "%MemBank_B_load_436 = load i16* %MemBank_B_addr_436, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2691 'load' 'MemBank_B_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_258 : Operation 2692 [1/1] (0.00ns)   --->   "%MemBank_B_addr_437 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 437" [mnist_AXI_Stream.cpp:136]   --->   Operation 2692 'getelementptr' 'MemBank_B_addr_437' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2693 [2/2] (3.25ns)   --->   "%MemBank_B_load_437 = load i16* %MemBank_B_addr_437, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2693 'load' 'MemBank_B_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 259 <SV = 258> <Delay = 6.50>
ST_259 : Operation 2694 [1/2] (3.25ns)   --->   "%MemBank_B_load_436 = load i16* %MemBank_B_addr_436, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2694 'load' 'MemBank_B_load_436' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2695 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_436 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 436" [mnist_AXI_Stream.cpp:136]   --->   Operation 2695 'getelementptr' 'MemBank_Out_addr_436' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2696 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_436, i16* %MemBank_Out_addr_436, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2697 [1/2] (3.25ns)   --->   "%MemBank_B_load_437 = load i16* %MemBank_B_addr_437, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2697 'load' 'MemBank_B_load_437' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2698 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_437 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 437" [mnist_AXI_Stream.cpp:136]   --->   Operation 2698 'getelementptr' 'MemBank_Out_addr_437' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2699 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_437, i16* %MemBank_Out_addr_437, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2699 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2700 [1/1] (0.00ns)   --->   "%MemBank_B_addr_438 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 438" [mnist_AXI_Stream.cpp:136]   --->   Operation 2700 'getelementptr' 'MemBank_B_addr_438' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2701 [2/2] (3.25ns)   --->   "%MemBank_B_load_438 = load i16* %MemBank_B_addr_438, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2701 'load' 'MemBank_B_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_259 : Operation 2702 [1/1] (0.00ns)   --->   "%MemBank_B_addr_439 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 439" [mnist_AXI_Stream.cpp:136]   --->   Operation 2702 'getelementptr' 'MemBank_B_addr_439' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2703 [2/2] (3.25ns)   --->   "%MemBank_B_load_439 = load i16* %MemBank_B_addr_439, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2703 'load' 'MemBank_B_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 260 <SV = 259> <Delay = 6.50>
ST_260 : Operation 2704 [1/2] (3.25ns)   --->   "%MemBank_B_load_438 = load i16* %MemBank_B_addr_438, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2704 'load' 'MemBank_B_load_438' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2705 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_438 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 438" [mnist_AXI_Stream.cpp:136]   --->   Operation 2705 'getelementptr' 'MemBank_Out_addr_438' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2706 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_438, i16* %MemBank_Out_addr_438, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2707 [1/2] (3.25ns)   --->   "%MemBank_B_load_439 = load i16* %MemBank_B_addr_439, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2707 'load' 'MemBank_B_load_439' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2708 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_439 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 439" [mnist_AXI_Stream.cpp:136]   --->   Operation 2708 'getelementptr' 'MemBank_Out_addr_439' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2709 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_439, i16* %MemBank_Out_addr_439, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2709 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2710 [1/1] (0.00ns)   --->   "%MemBank_B_addr_440 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 440" [mnist_AXI_Stream.cpp:136]   --->   Operation 2710 'getelementptr' 'MemBank_B_addr_440' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2711 [2/2] (3.25ns)   --->   "%MemBank_B_load_440 = load i16* %MemBank_B_addr_440, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2711 'load' 'MemBank_B_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_260 : Operation 2712 [1/1] (0.00ns)   --->   "%MemBank_B_addr_441 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 441" [mnist_AXI_Stream.cpp:136]   --->   Operation 2712 'getelementptr' 'MemBank_B_addr_441' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2713 [2/2] (3.25ns)   --->   "%MemBank_B_load_441 = load i16* %MemBank_B_addr_441, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2713 'load' 'MemBank_B_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 261 <SV = 260> <Delay = 6.50>
ST_261 : Operation 2714 [1/2] (3.25ns)   --->   "%MemBank_B_load_440 = load i16* %MemBank_B_addr_440, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2714 'load' 'MemBank_B_load_440' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2715 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_440 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 440" [mnist_AXI_Stream.cpp:136]   --->   Operation 2715 'getelementptr' 'MemBank_Out_addr_440' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2716 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_440, i16* %MemBank_Out_addr_440, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2717 [1/2] (3.25ns)   --->   "%MemBank_B_load_441 = load i16* %MemBank_B_addr_441, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2717 'load' 'MemBank_B_load_441' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2718 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_441 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 441" [mnist_AXI_Stream.cpp:136]   --->   Operation 2718 'getelementptr' 'MemBank_Out_addr_441' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2719 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_441, i16* %MemBank_Out_addr_441, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2719 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2720 [1/1] (0.00ns)   --->   "%MemBank_B_addr_442 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 442" [mnist_AXI_Stream.cpp:136]   --->   Operation 2720 'getelementptr' 'MemBank_B_addr_442' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2721 [2/2] (3.25ns)   --->   "%MemBank_B_load_442 = load i16* %MemBank_B_addr_442, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2721 'load' 'MemBank_B_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_261 : Operation 2722 [1/1] (0.00ns)   --->   "%MemBank_B_addr_443 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 443" [mnist_AXI_Stream.cpp:136]   --->   Operation 2722 'getelementptr' 'MemBank_B_addr_443' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2723 [2/2] (3.25ns)   --->   "%MemBank_B_load_443 = load i16* %MemBank_B_addr_443, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2723 'load' 'MemBank_B_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 262 <SV = 261> <Delay = 6.50>
ST_262 : Operation 2724 [1/2] (3.25ns)   --->   "%MemBank_B_load_442 = load i16* %MemBank_B_addr_442, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2724 'load' 'MemBank_B_load_442' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2725 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_442 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 442" [mnist_AXI_Stream.cpp:136]   --->   Operation 2725 'getelementptr' 'MemBank_Out_addr_442' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2726 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_442, i16* %MemBank_Out_addr_442, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2727 [1/2] (3.25ns)   --->   "%MemBank_B_load_443 = load i16* %MemBank_B_addr_443, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2727 'load' 'MemBank_B_load_443' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2728 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_443 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 443" [mnist_AXI_Stream.cpp:136]   --->   Operation 2728 'getelementptr' 'MemBank_Out_addr_443' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2729 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_443, i16* %MemBank_Out_addr_443, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2729 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2730 [1/1] (0.00ns)   --->   "%MemBank_B_addr_444 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 444" [mnist_AXI_Stream.cpp:136]   --->   Operation 2730 'getelementptr' 'MemBank_B_addr_444' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2731 [2/2] (3.25ns)   --->   "%MemBank_B_load_444 = load i16* %MemBank_B_addr_444, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2731 'load' 'MemBank_B_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_262 : Operation 2732 [1/1] (0.00ns)   --->   "%MemBank_B_addr_445 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 445" [mnist_AXI_Stream.cpp:136]   --->   Operation 2732 'getelementptr' 'MemBank_B_addr_445' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2733 [2/2] (3.25ns)   --->   "%MemBank_B_load_445 = load i16* %MemBank_B_addr_445, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2733 'load' 'MemBank_B_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 263 <SV = 262> <Delay = 6.50>
ST_263 : Operation 2734 [1/2] (3.25ns)   --->   "%MemBank_B_load_444 = load i16* %MemBank_B_addr_444, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2734 'load' 'MemBank_B_load_444' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2735 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_444 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 444" [mnist_AXI_Stream.cpp:136]   --->   Operation 2735 'getelementptr' 'MemBank_Out_addr_444' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2736 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_444, i16* %MemBank_Out_addr_444, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2737 [1/2] (3.25ns)   --->   "%MemBank_B_load_445 = load i16* %MemBank_B_addr_445, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2737 'load' 'MemBank_B_load_445' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2738 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_445 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 445" [mnist_AXI_Stream.cpp:136]   --->   Operation 2738 'getelementptr' 'MemBank_Out_addr_445' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2739 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_445, i16* %MemBank_Out_addr_445, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2740 [1/1] (0.00ns)   --->   "%MemBank_B_addr_446 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 446" [mnist_AXI_Stream.cpp:136]   --->   Operation 2740 'getelementptr' 'MemBank_B_addr_446' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2741 [2/2] (3.25ns)   --->   "%MemBank_B_load_446 = load i16* %MemBank_B_addr_446, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2741 'load' 'MemBank_B_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_263 : Operation 2742 [1/1] (0.00ns)   --->   "%MemBank_B_addr_447 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 447" [mnist_AXI_Stream.cpp:136]   --->   Operation 2742 'getelementptr' 'MemBank_B_addr_447' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2743 [2/2] (3.25ns)   --->   "%MemBank_B_load_447 = load i16* %MemBank_B_addr_447, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2743 'load' 'MemBank_B_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 264 <SV = 263> <Delay = 6.50>
ST_264 : Operation 2744 [1/2] (3.25ns)   --->   "%MemBank_B_load_446 = load i16* %MemBank_B_addr_446, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2744 'load' 'MemBank_B_load_446' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2745 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_446 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 446" [mnist_AXI_Stream.cpp:136]   --->   Operation 2745 'getelementptr' 'MemBank_Out_addr_446' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2746 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_446, i16* %MemBank_Out_addr_446, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2747 [1/2] (3.25ns)   --->   "%MemBank_B_load_447 = load i16* %MemBank_B_addr_447, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2747 'load' 'MemBank_B_load_447' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2748 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_447 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 447" [mnist_AXI_Stream.cpp:136]   --->   Operation 2748 'getelementptr' 'MemBank_Out_addr_447' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2749 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_447, i16* %MemBank_Out_addr_447, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2749 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2750 [1/1] (0.00ns)   --->   "%MemBank_B_addr_448 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 448" [mnist_AXI_Stream.cpp:136]   --->   Operation 2750 'getelementptr' 'MemBank_B_addr_448' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2751 [2/2] (3.25ns)   --->   "%MemBank_B_load_448 = load i16* %MemBank_B_addr_448, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2751 'load' 'MemBank_B_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_264 : Operation 2752 [1/1] (0.00ns)   --->   "%MemBank_B_addr_449 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 449" [mnist_AXI_Stream.cpp:136]   --->   Operation 2752 'getelementptr' 'MemBank_B_addr_449' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2753 [2/2] (3.25ns)   --->   "%MemBank_B_load_449 = load i16* %MemBank_B_addr_449, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2753 'load' 'MemBank_B_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 265 <SV = 264> <Delay = 6.50>
ST_265 : Operation 2754 [1/2] (3.25ns)   --->   "%MemBank_B_load_448 = load i16* %MemBank_B_addr_448, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2754 'load' 'MemBank_B_load_448' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2755 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_448 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 448" [mnist_AXI_Stream.cpp:136]   --->   Operation 2755 'getelementptr' 'MemBank_Out_addr_448' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2756 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_448, i16* %MemBank_Out_addr_448, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2757 [1/2] (3.25ns)   --->   "%MemBank_B_load_449 = load i16* %MemBank_B_addr_449, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2757 'load' 'MemBank_B_load_449' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2758 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_449 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 449" [mnist_AXI_Stream.cpp:136]   --->   Operation 2758 'getelementptr' 'MemBank_Out_addr_449' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2759 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_449, i16* %MemBank_Out_addr_449, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2759 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2760 [1/1] (0.00ns)   --->   "%MemBank_B_addr_450 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 450" [mnist_AXI_Stream.cpp:136]   --->   Operation 2760 'getelementptr' 'MemBank_B_addr_450' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2761 [2/2] (3.25ns)   --->   "%MemBank_B_load_450 = load i16* %MemBank_B_addr_450, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2761 'load' 'MemBank_B_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_265 : Operation 2762 [1/1] (0.00ns)   --->   "%MemBank_B_addr_451 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 451" [mnist_AXI_Stream.cpp:136]   --->   Operation 2762 'getelementptr' 'MemBank_B_addr_451' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2763 [2/2] (3.25ns)   --->   "%MemBank_B_load_451 = load i16* %MemBank_B_addr_451, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2763 'load' 'MemBank_B_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 266 <SV = 265> <Delay = 6.50>
ST_266 : Operation 2764 [1/2] (3.25ns)   --->   "%MemBank_B_load_450 = load i16* %MemBank_B_addr_450, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2764 'load' 'MemBank_B_load_450' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2765 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_450 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 450" [mnist_AXI_Stream.cpp:136]   --->   Operation 2765 'getelementptr' 'MemBank_Out_addr_450' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2766 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_450, i16* %MemBank_Out_addr_450, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2766 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2767 [1/2] (3.25ns)   --->   "%MemBank_B_load_451 = load i16* %MemBank_B_addr_451, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2767 'load' 'MemBank_B_load_451' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2768 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_451 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 451" [mnist_AXI_Stream.cpp:136]   --->   Operation 2768 'getelementptr' 'MemBank_Out_addr_451' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2769 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_451, i16* %MemBank_Out_addr_451, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2769 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2770 [1/1] (0.00ns)   --->   "%MemBank_B_addr_452 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 452" [mnist_AXI_Stream.cpp:136]   --->   Operation 2770 'getelementptr' 'MemBank_B_addr_452' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2771 [2/2] (3.25ns)   --->   "%MemBank_B_load_452 = load i16* %MemBank_B_addr_452, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2771 'load' 'MemBank_B_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_266 : Operation 2772 [1/1] (0.00ns)   --->   "%MemBank_B_addr_453 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 453" [mnist_AXI_Stream.cpp:136]   --->   Operation 2772 'getelementptr' 'MemBank_B_addr_453' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2773 [2/2] (3.25ns)   --->   "%MemBank_B_load_453 = load i16* %MemBank_B_addr_453, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2773 'load' 'MemBank_B_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 267 <SV = 266> <Delay = 6.50>
ST_267 : Operation 2774 [1/2] (3.25ns)   --->   "%MemBank_B_load_452 = load i16* %MemBank_B_addr_452, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2774 'load' 'MemBank_B_load_452' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2775 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_452 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 452" [mnist_AXI_Stream.cpp:136]   --->   Operation 2775 'getelementptr' 'MemBank_Out_addr_452' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2776 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_452, i16* %MemBank_Out_addr_452, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2777 [1/2] (3.25ns)   --->   "%MemBank_B_load_453 = load i16* %MemBank_B_addr_453, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2777 'load' 'MemBank_B_load_453' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2778 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_453 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 453" [mnist_AXI_Stream.cpp:136]   --->   Operation 2778 'getelementptr' 'MemBank_Out_addr_453' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2779 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_453, i16* %MemBank_Out_addr_453, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2780 [1/1] (0.00ns)   --->   "%MemBank_B_addr_454 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 454" [mnist_AXI_Stream.cpp:136]   --->   Operation 2780 'getelementptr' 'MemBank_B_addr_454' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2781 [2/2] (3.25ns)   --->   "%MemBank_B_load_454 = load i16* %MemBank_B_addr_454, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2781 'load' 'MemBank_B_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_267 : Operation 2782 [1/1] (0.00ns)   --->   "%MemBank_B_addr_455 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 455" [mnist_AXI_Stream.cpp:136]   --->   Operation 2782 'getelementptr' 'MemBank_B_addr_455' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2783 [2/2] (3.25ns)   --->   "%MemBank_B_load_455 = load i16* %MemBank_B_addr_455, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2783 'load' 'MemBank_B_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 268 <SV = 267> <Delay = 6.50>
ST_268 : Operation 2784 [1/2] (3.25ns)   --->   "%MemBank_B_load_454 = load i16* %MemBank_B_addr_454, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2784 'load' 'MemBank_B_load_454' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2785 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_454 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 454" [mnist_AXI_Stream.cpp:136]   --->   Operation 2785 'getelementptr' 'MemBank_Out_addr_454' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2786 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_454, i16* %MemBank_Out_addr_454, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2786 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2787 [1/2] (3.25ns)   --->   "%MemBank_B_load_455 = load i16* %MemBank_B_addr_455, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2787 'load' 'MemBank_B_load_455' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2788 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_455 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 455" [mnist_AXI_Stream.cpp:136]   --->   Operation 2788 'getelementptr' 'MemBank_Out_addr_455' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2789 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_455, i16* %MemBank_Out_addr_455, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2790 [1/1] (0.00ns)   --->   "%MemBank_B_addr_456 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 456" [mnist_AXI_Stream.cpp:136]   --->   Operation 2790 'getelementptr' 'MemBank_B_addr_456' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2791 [2/2] (3.25ns)   --->   "%MemBank_B_load_456 = load i16* %MemBank_B_addr_456, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2791 'load' 'MemBank_B_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_268 : Operation 2792 [1/1] (0.00ns)   --->   "%MemBank_B_addr_457 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 457" [mnist_AXI_Stream.cpp:136]   --->   Operation 2792 'getelementptr' 'MemBank_B_addr_457' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2793 [2/2] (3.25ns)   --->   "%MemBank_B_load_457 = load i16* %MemBank_B_addr_457, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2793 'load' 'MemBank_B_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 269 <SV = 268> <Delay = 6.50>
ST_269 : Operation 2794 [1/2] (3.25ns)   --->   "%MemBank_B_load_456 = load i16* %MemBank_B_addr_456, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2794 'load' 'MemBank_B_load_456' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2795 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_456 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 456" [mnist_AXI_Stream.cpp:136]   --->   Operation 2795 'getelementptr' 'MemBank_Out_addr_456' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2796 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_456, i16* %MemBank_Out_addr_456, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2797 [1/2] (3.25ns)   --->   "%MemBank_B_load_457 = load i16* %MemBank_B_addr_457, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2797 'load' 'MemBank_B_load_457' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2798 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_457 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 457" [mnist_AXI_Stream.cpp:136]   --->   Operation 2798 'getelementptr' 'MemBank_Out_addr_457' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2799 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_457, i16* %MemBank_Out_addr_457, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2799 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2800 [1/1] (0.00ns)   --->   "%MemBank_B_addr_458 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 458" [mnist_AXI_Stream.cpp:136]   --->   Operation 2800 'getelementptr' 'MemBank_B_addr_458' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2801 [2/2] (3.25ns)   --->   "%MemBank_B_load_458 = load i16* %MemBank_B_addr_458, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2801 'load' 'MemBank_B_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_269 : Operation 2802 [1/1] (0.00ns)   --->   "%MemBank_B_addr_459 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 459" [mnist_AXI_Stream.cpp:136]   --->   Operation 2802 'getelementptr' 'MemBank_B_addr_459' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2803 [2/2] (3.25ns)   --->   "%MemBank_B_load_459 = load i16* %MemBank_B_addr_459, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2803 'load' 'MemBank_B_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 270 <SV = 269> <Delay = 6.50>
ST_270 : Operation 2804 [1/2] (3.25ns)   --->   "%MemBank_B_load_458 = load i16* %MemBank_B_addr_458, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2804 'load' 'MemBank_B_load_458' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2805 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_458 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 458" [mnist_AXI_Stream.cpp:136]   --->   Operation 2805 'getelementptr' 'MemBank_Out_addr_458' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2806 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_458, i16* %MemBank_Out_addr_458, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2807 [1/2] (3.25ns)   --->   "%MemBank_B_load_459 = load i16* %MemBank_B_addr_459, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2807 'load' 'MemBank_B_load_459' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2808 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_459 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 459" [mnist_AXI_Stream.cpp:136]   --->   Operation 2808 'getelementptr' 'MemBank_Out_addr_459' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2809 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_459, i16* %MemBank_Out_addr_459, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2809 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2810 [1/1] (0.00ns)   --->   "%MemBank_B_addr_460 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 460" [mnist_AXI_Stream.cpp:136]   --->   Operation 2810 'getelementptr' 'MemBank_B_addr_460' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2811 [2/2] (3.25ns)   --->   "%MemBank_B_load_460 = load i16* %MemBank_B_addr_460, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2811 'load' 'MemBank_B_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_270 : Operation 2812 [1/1] (0.00ns)   --->   "%MemBank_B_addr_461 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 461" [mnist_AXI_Stream.cpp:136]   --->   Operation 2812 'getelementptr' 'MemBank_B_addr_461' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2813 [2/2] (3.25ns)   --->   "%MemBank_B_load_461 = load i16* %MemBank_B_addr_461, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2813 'load' 'MemBank_B_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 271 <SV = 270> <Delay = 6.50>
ST_271 : Operation 2814 [1/2] (3.25ns)   --->   "%MemBank_B_load_460 = load i16* %MemBank_B_addr_460, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2814 'load' 'MemBank_B_load_460' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2815 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_460 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 460" [mnist_AXI_Stream.cpp:136]   --->   Operation 2815 'getelementptr' 'MemBank_Out_addr_460' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2816 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_460, i16* %MemBank_Out_addr_460, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2816 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2817 [1/2] (3.25ns)   --->   "%MemBank_B_load_461 = load i16* %MemBank_B_addr_461, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2817 'load' 'MemBank_B_load_461' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2818 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_461 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 461" [mnist_AXI_Stream.cpp:136]   --->   Operation 2818 'getelementptr' 'MemBank_Out_addr_461' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2819 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_461, i16* %MemBank_Out_addr_461, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2819 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2820 [1/1] (0.00ns)   --->   "%MemBank_B_addr_462 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 462" [mnist_AXI_Stream.cpp:136]   --->   Operation 2820 'getelementptr' 'MemBank_B_addr_462' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2821 [2/2] (3.25ns)   --->   "%MemBank_B_load_462 = load i16* %MemBank_B_addr_462, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2821 'load' 'MemBank_B_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_271 : Operation 2822 [1/1] (0.00ns)   --->   "%MemBank_B_addr_463 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 463" [mnist_AXI_Stream.cpp:136]   --->   Operation 2822 'getelementptr' 'MemBank_B_addr_463' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2823 [2/2] (3.25ns)   --->   "%MemBank_B_load_463 = load i16* %MemBank_B_addr_463, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2823 'load' 'MemBank_B_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 272 <SV = 271> <Delay = 6.50>
ST_272 : Operation 2824 [1/2] (3.25ns)   --->   "%MemBank_B_load_462 = load i16* %MemBank_B_addr_462, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2824 'load' 'MemBank_B_load_462' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2825 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_462 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 462" [mnist_AXI_Stream.cpp:136]   --->   Operation 2825 'getelementptr' 'MemBank_Out_addr_462' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2826 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_462, i16* %MemBank_Out_addr_462, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2827 [1/2] (3.25ns)   --->   "%MemBank_B_load_463 = load i16* %MemBank_B_addr_463, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2827 'load' 'MemBank_B_load_463' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2828 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_463 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 463" [mnist_AXI_Stream.cpp:136]   --->   Operation 2828 'getelementptr' 'MemBank_Out_addr_463' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2829 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_463, i16* %MemBank_Out_addr_463, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2830 [1/1] (0.00ns)   --->   "%MemBank_B_addr_464 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 464" [mnist_AXI_Stream.cpp:136]   --->   Operation 2830 'getelementptr' 'MemBank_B_addr_464' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2831 [2/2] (3.25ns)   --->   "%MemBank_B_load_464 = load i16* %MemBank_B_addr_464, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2831 'load' 'MemBank_B_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_272 : Operation 2832 [1/1] (0.00ns)   --->   "%MemBank_B_addr_465 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 465" [mnist_AXI_Stream.cpp:136]   --->   Operation 2832 'getelementptr' 'MemBank_B_addr_465' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2833 [2/2] (3.25ns)   --->   "%MemBank_B_load_465 = load i16* %MemBank_B_addr_465, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2833 'load' 'MemBank_B_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 273 <SV = 272> <Delay = 6.50>
ST_273 : Operation 2834 [1/2] (3.25ns)   --->   "%MemBank_B_load_464 = load i16* %MemBank_B_addr_464, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2834 'load' 'MemBank_B_load_464' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2835 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_464 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 464" [mnist_AXI_Stream.cpp:136]   --->   Operation 2835 'getelementptr' 'MemBank_Out_addr_464' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2836 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_464, i16* %MemBank_Out_addr_464, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2837 [1/2] (3.25ns)   --->   "%MemBank_B_load_465 = load i16* %MemBank_B_addr_465, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2837 'load' 'MemBank_B_load_465' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2838 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_465 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 465" [mnist_AXI_Stream.cpp:136]   --->   Operation 2838 'getelementptr' 'MemBank_Out_addr_465' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2839 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_465, i16* %MemBank_Out_addr_465, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2839 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2840 [1/1] (0.00ns)   --->   "%MemBank_B_addr_466 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 466" [mnist_AXI_Stream.cpp:136]   --->   Operation 2840 'getelementptr' 'MemBank_B_addr_466' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2841 [2/2] (3.25ns)   --->   "%MemBank_B_load_466 = load i16* %MemBank_B_addr_466, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2841 'load' 'MemBank_B_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_273 : Operation 2842 [1/1] (0.00ns)   --->   "%MemBank_B_addr_467 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 467" [mnist_AXI_Stream.cpp:136]   --->   Operation 2842 'getelementptr' 'MemBank_B_addr_467' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2843 [2/2] (3.25ns)   --->   "%MemBank_B_load_467 = load i16* %MemBank_B_addr_467, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2843 'load' 'MemBank_B_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 274 <SV = 273> <Delay = 6.50>
ST_274 : Operation 2844 [1/2] (3.25ns)   --->   "%MemBank_B_load_466 = load i16* %MemBank_B_addr_466, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2844 'load' 'MemBank_B_load_466' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2845 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_466 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 466" [mnist_AXI_Stream.cpp:136]   --->   Operation 2845 'getelementptr' 'MemBank_Out_addr_466' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2846 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_466, i16* %MemBank_Out_addr_466, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2847 [1/2] (3.25ns)   --->   "%MemBank_B_load_467 = load i16* %MemBank_B_addr_467, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2847 'load' 'MemBank_B_load_467' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2848 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_467 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 467" [mnist_AXI_Stream.cpp:136]   --->   Operation 2848 'getelementptr' 'MemBank_Out_addr_467' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2849 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_467, i16* %MemBank_Out_addr_467, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2849 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2850 [1/1] (0.00ns)   --->   "%MemBank_B_addr_468 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 468" [mnist_AXI_Stream.cpp:136]   --->   Operation 2850 'getelementptr' 'MemBank_B_addr_468' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2851 [2/2] (3.25ns)   --->   "%MemBank_B_load_468 = load i16* %MemBank_B_addr_468, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2851 'load' 'MemBank_B_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_274 : Operation 2852 [1/1] (0.00ns)   --->   "%MemBank_B_addr_469 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 469" [mnist_AXI_Stream.cpp:136]   --->   Operation 2852 'getelementptr' 'MemBank_B_addr_469' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2853 [2/2] (3.25ns)   --->   "%MemBank_B_load_469 = load i16* %MemBank_B_addr_469, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2853 'load' 'MemBank_B_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 275 <SV = 274> <Delay = 6.50>
ST_275 : Operation 2854 [1/2] (3.25ns)   --->   "%MemBank_B_load_468 = load i16* %MemBank_B_addr_468, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2854 'load' 'MemBank_B_load_468' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2855 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_468 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 468" [mnist_AXI_Stream.cpp:136]   --->   Operation 2855 'getelementptr' 'MemBank_Out_addr_468' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2856 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_468, i16* %MemBank_Out_addr_468, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2857 [1/2] (3.25ns)   --->   "%MemBank_B_load_469 = load i16* %MemBank_B_addr_469, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2857 'load' 'MemBank_B_load_469' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2858 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_469 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 469" [mnist_AXI_Stream.cpp:136]   --->   Operation 2858 'getelementptr' 'MemBank_Out_addr_469' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2859 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_469, i16* %MemBank_Out_addr_469, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2859 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2860 [1/1] (0.00ns)   --->   "%MemBank_B_addr_470 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 470" [mnist_AXI_Stream.cpp:136]   --->   Operation 2860 'getelementptr' 'MemBank_B_addr_470' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2861 [2/2] (3.25ns)   --->   "%MemBank_B_load_470 = load i16* %MemBank_B_addr_470, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2861 'load' 'MemBank_B_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_275 : Operation 2862 [1/1] (0.00ns)   --->   "%MemBank_B_addr_471 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 471" [mnist_AXI_Stream.cpp:136]   --->   Operation 2862 'getelementptr' 'MemBank_B_addr_471' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 2863 [2/2] (3.25ns)   --->   "%MemBank_B_load_471 = load i16* %MemBank_B_addr_471, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2863 'load' 'MemBank_B_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 276 <SV = 275> <Delay = 6.50>
ST_276 : Operation 2864 [1/2] (3.25ns)   --->   "%MemBank_B_load_470 = load i16* %MemBank_B_addr_470, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2864 'load' 'MemBank_B_load_470' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2865 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_470 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 470" [mnist_AXI_Stream.cpp:136]   --->   Operation 2865 'getelementptr' 'MemBank_Out_addr_470' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2866 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_470, i16* %MemBank_Out_addr_470, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2866 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2867 [1/2] (3.25ns)   --->   "%MemBank_B_load_471 = load i16* %MemBank_B_addr_471, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2867 'load' 'MemBank_B_load_471' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2868 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_471 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 471" [mnist_AXI_Stream.cpp:136]   --->   Operation 2868 'getelementptr' 'MemBank_Out_addr_471' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2869 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_471, i16* %MemBank_Out_addr_471, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2870 [1/1] (0.00ns)   --->   "%MemBank_B_addr_472 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 472" [mnist_AXI_Stream.cpp:136]   --->   Operation 2870 'getelementptr' 'MemBank_B_addr_472' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2871 [2/2] (3.25ns)   --->   "%MemBank_B_load_472 = load i16* %MemBank_B_addr_472, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2871 'load' 'MemBank_B_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_276 : Operation 2872 [1/1] (0.00ns)   --->   "%MemBank_B_addr_473 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 473" [mnist_AXI_Stream.cpp:136]   --->   Operation 2872 'getelementptr' 'MemBank_B_addr_473' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 2873 [2/2] (3.25ns)   --->   "%MemBank_B_load_473 = load i16* %MemBank_B_addr_473, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2873 'load' 'MemBank_B_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 277 <SV = 276> <Delay = 6.50>
ST_277 : Operation 2874 [1/2] (3.25ns)   --->   "%MemBank_B_load_472 = load i16* %MemBank_B_addr_472, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2874 'load' 'MemBank_B_load_472' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2875 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_472 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 472" [mnist_AXI_Stream.cpp:136]   --->   Operation 2875 'getelementptr' 'MemBank_Out_addr_472' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2876 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_472, i16* %MemBank_Out_addr_472, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2876 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2877 [1/2] (3.25ns)   --->   "%MemBank_B_load_473 = load i16* %MemBank_B_addr_473, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2877 'load' 'MemBank_B_load_473' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2878 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_473 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 473" [mnist_AXI_Stream.cpp:136]   --->   Operation 2878 'getelementptr' 'MemBank_Out_addr_473' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2879 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_473, i16* %MemBank_Out_addr_473, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2879 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2880 [1/1] (0.00ns)   --->   "%MemBank_B_addr_474 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 474" [mnist_AXI_Stream.cpp:136]   --->   Operation 2880 'getelementptr' 'MemBank_B_addr_474' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2881 [2/2] (3.25ns)   --->   "%MemBank_B_load_474 = load i16* %MemBank_B_addr_474, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2881 'load' 'MemBank_B_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_277 : Operation 2882 [1/1] (0.00ns)   --->   "%MemBank_B_addr_475 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 475" [mnist_AXI_Stream.cpp:136]   --->   Operation 2882 'getelementptr' 'MemBank_B_addr_475' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 2883 [2/2] (3.25ns)   --->   "%MemBank_B_load_475 = load i16* %MemBank_B_addr_475, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2883 'load' 'MemBank_B_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 278 <SV = 277> <Delay = 6.50>
ST_278 : Operation 2884 [1/2] (3.25ns)   --->   "%MemBank_B_load_474 = load i16* %MemBank_B_addr_474, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2884 'load' 'MemBank_B_load_474' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2885 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_474 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 474" [mnist_AXI_Stream.cpp:136]   --->   Operation 2885 'getelementptr' 'MemBank_Out_addr_474' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2886 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_474, i16* %MemBank_Out_addr_474, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2886 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2887 [1/2] (3.25ns)   --->   "%MemBank_B_load_475 = load i16* %MemBank_B_addr_475, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2887 'load' 'MemBank_B_load_475' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2888 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_475 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 475" [mnist_AXI_Stream.cpp:136]   --->   Operation 2888 'getelementptr' 'MemBank_Out_addr_475' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2889 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_475, i16* %MemBank_Out_addr_475, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2889 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2890 [1/1] (0.00ns)   --->   "%MemBank_B_addr_476 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 476" [mnist_AXI_Stream.cpp:136]   --->   Operation 2890 'getelementptr' 'MemBank_B_addr_476' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2891 [2/2] (3.25ns)   --->   "%MemBank_B_load_476 = load i16* %MemBank_B_addr_476, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2891 'load' 'MemBank_B_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_278 : Operation 2892 [1/1] (0.00ns)   --->   "%MemBank_B_addr_477 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 477" [mnist_AXI_Stream.cpp:136]   --->   Operation 2892 'getelementptr' 'MemBank_B_addr_477' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2893 [2/2] (3.25ns)   --->   "%MemBank_B_load_477 = load i16* %MemBank_B_addr_477, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2893 'load' 'MemBank_B_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 279 <SV = 278> <Delay = 6.50>
ST_279 : Operation 2894 [1/2] (3.25ns)   --->   "%MemBank_B_load_476 = load i16* %MemBank_B_addr_476, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2894 'load' 'MemBank_B_load_476' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2895 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_476 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 476" [mnist_AXI_Stream.cpp:136]   --->   Operation 2895 'getelementptr' 'MemBank_Out_addr_476' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2896 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_476, i16* %MemBank_Out_addr_476, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2897 [1/2] (3.25ns)   --->   "%MemBank_B_load_477 = load i16* %MemBank_B_addr_477, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2897 'load' 'MemBank_B_load_477' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2898 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_477 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 477" [mnist_AXI_Stream.cpp:136]   --->   Operation 2898 'getelementptr' 'MemBank_Out_addr_477' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2899 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_477, i16* %MemBank_Out_addr_477, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2899 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2900 [1/1] (0.00ns)   --->   "%MemBank_B_addr_478 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 478" [mnist_AXI_Stream.cpp:136]   --->   Operation 2900 'getelementptr' 'MemBank_B_addr_478' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2901 [2/2] (3.25ns)   --->   "%MemBank_B_load_478 = load i16* %MemBank_B_addr_478, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2901 'load' 'MemBank_B_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_279 : Operation 2902 [1/1] (0.00ns)   --->   "%MemBank_B_addr_479 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 479" [mnist_AXI_Stream.cpp:136]   --->   Operation 2902 'getelementptr' 'MemBank_B_addr_479' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2903 [2/2] (3.25ns)   --->   "%MemBank_B_load_479 = load i16* %MemBank_B_addr_479, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2903 'load' 'MemBank_B_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 280 <SV = 279> <Delay = 6.50>
ST_280 : Operation 2904 [1/2] (3.25ns)   --->   "%MemBank_B_load_478 = load i16* %MemBank_B_addr_478, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2904 'load' 'MemBank_B_load_478' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2905 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_478 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 478" [mnist_AXI_Stream.cpp:136]   --->   Operation 2905 'getelementptr' 'MemBank_Out_addr_478' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2906 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_478, i16* %MemBank_Out_addr_478, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2906 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2907 [1/2] (3.25ns)   --->   "%MemBank_B_load_479 = load i16* %MemBank_B_addr_479, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2907 'load' 'MemBank_B_load_479' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2908 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_479 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 479" [mnist_AXI_Stream.cpp:136]   --->   Operation 2908 'getelementptr' 'MemBank_Out_addr_479' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2909 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_479, i16* %MemBank_Out_addr_479, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2909 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2910 [1/1] (0.00ns)   --->   "%MemBank_B_addr_480 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 480" [mnist_AXI_Stream.cpp:136]   --->   Operation 2910 'getelementptr' 'MemBank_B_addr_480' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2911 [2/2] (3.25ns)   --->   "%MemBank_B_load_480 = load i16* %MemBank_B_addr_480, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2911 'load' 'MemBank_B_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_280 : Operation 2912 [1/1] (0.00ns)   --->   "%MemBank_B_addr_481 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 481" [mnist_AXI_Stream.cpp:136]   --->   Operation 2912 'getelementptr' 'MemBank_B_addr_481' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2913 [2/2] (3.25ns)   --->   "%MemBank_B_load_481 = load i16* %MemBank_B_addr_481, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2913 'load' 'MemBank_B_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 281 <SV = 280> <Delay = 6.50>
ST_281 : Operation 2914 [1/2] (3.25ns)   --->   "%MemBank_B_load_480 = load i16* %MemBank_B_addr_480, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2914 'load' 'MemBank_B_load_480' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2915 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_480 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 480" [mnist_AXI_Stream.cpp:136]   --->   Operation 2915 'getelementptr' 'MemBank_Out_addr_480' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2916 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_480, i16* %MemBank_Out_addr_480, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2917 [1/2] (3.25ns)   --->   "%MemBank_B_load_481 = load i16* %MemBank_B_addr_481, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2917 'load' 'MemBank_B_load_481' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2918 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_481 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 481" [mnist_AXI_Stream.cpp:136]   --->   Operation 2918 'getelementptr' 'MemBank_Out_addr_481' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2919 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_481, i16* %MemBank_Out_addr_481, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2919 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2920 [1/1] (0.00ns)   --->   "%MemBank_B_addr_482 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 482" [mnist_AXI_Stream.cpp:136]   --->   Operation 2920 'getelementptr' 'MemBank_B_addr_482' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2921 [2/2] (3.25ns)   --->   "%MemBank_B_load_482 = load i16* %MemBank_B_addr_482, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2921 'load' 'MemBank_B_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_281 : Operation 2922 [1/1] (0.00ns)   --->   "%MemBank_B_addr_483 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 483" [mnist_AXI_Stream.cpp:136]   --->   Operation 2922 'getelementptr' 'MemBank_B_addr_483' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2923 [2/2] (3.25ns)   --->   "%MemBank_B_load_483 = load i16* %MemBank_B_addr_483, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2923 'load' 'MemBank_B_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 282 <SV = 281> <Delay = 6.50>
ST_282 : Operation 2924 [1/2] (3.25ns)   --->   "%MemBank_B_load_482 = load i16* %MemBank_B_addr_482, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2924 'load' 'MemBank_B_load_482' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2925 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_482 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 482" [mnist_AXI_Stream.cpp:136]   --->   Operation 2925 'getelementptr' 'MemBank_Out_addr_482' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2926 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_482, i16* %MemBank_Out_addr_482, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2926 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2927 [1/2] (3.25ns)   --->   "%MemBank_B_load_483 = load i16* %MemBank_B_addr_483, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2927 'load' 'MemBank_B_load_483' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2928 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_483 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 483" [mnist_AXI_Stream.cpp:136]   --->   Operation 2928 'getelementptr' 'MemBank_Out_addr_483' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2929 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_483, i16* %MemBank_Out_addr_483, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2929 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2930 [1/1] (0.00ns)   --->   "%MemBank_B_addr_484 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 484" [mnist_AXI_Stream.cpp:136]   --->   Operation 2930 'getelementptr' 'MemBank_B_addr_484' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2931 [2/2] (3.25ns)   --->   "%MemBank_B_load_484 = load i16* %MemBank_B_addr_484, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2931 'load' 'MemBank_B_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_282 : Operation 2932 [1/1] (0.00ns)   --->   "%MemBank_B_addr_485 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 485" [mnist_AXI_Stream.cpp:136]   --->   Operation 2932 'getelementptr' 'MemBank_B_addr_485' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2933 [2/2] (3.25ns)   --->   "%MemBank_B_load_485 = load i16* %MemBank_B_addr_485, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2933 'load' 'MemBank_B_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 283 <SV = 282> <Delay = 6.50>
ST_283 : Operation 2934 [1/2] (3.25ns)   --->   "%MemBank_B_load_484 = load i16* %MemBank_B_addr_484, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2934 'load' 'MemBank_B_load_484' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2935 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_484 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 484" [mnist_AXI_Stream.cpp:136]   --->   Operation 2935 'getelementptr' 'MemBank_Out_addr_484' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2936 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_484, i16* %MemBank_Out_addr_484, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2937 [1/2] (3.25ns)   --->   "%MemBank_B_load_485 = load i16* %MemBank_B_addr_485, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2937 'load' 'MemBank_B_load_485' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2938 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_485 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 485" [mnist_AXI_Stream.cpp:136]   --->   Operation 2938 'getelementptr' 'MemBank_Out_addr_485' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2939 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_485, i16* %MemBank_Out_addr_485, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2939 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2940 [1/1] (0.00ns)   --->   "%MemBank_B_addr_486 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 486" [mnist_AXI_Stream.cpp:136]   --->   Operation 2940 'getelementptr' 'MemBank_B_addr_486' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2941 [2/2] (3.25ns)   --->   "%MemBank_B_load_486 = load i16* %MemBank_B_addr_486, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2941 'load' 'MemBank_B_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_283 : Operation 2942 [1/1] (0.00ns)   --->   "%MemBank_B_addr_487 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 487" [mnist_AXI_Stream.cpp:136]   --->   Operation 2942 'getelementptr' 'MemBank_B_addr_487' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2943 [2/2] (3.25ns)   --->   "%MemBank_B_load_487 = load i16* %MemBank_B_addr_487, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2943 'load' 'MemBank_B_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 284 <SV = 283> <Delay = 6.50>
ST_284 : Operation 2944 [1/2] (3.25ns)   --->   "%MemBank_B_load_486 = load i16* %MemBank_B_addr_486, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2944 'load' 'MemBank_B_load_486' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2945 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_486 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 486" [mnist_AXI_Stream.cpp:136]   --->   Operation 2945 'getelementptr' 'MemBank_Out_addr_486' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2946 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_486, i16* %MemBank_Out_addr_486, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2946 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2947 [1/2] (3.25ns)   --->   "%MemBank_B_load_487 = load i16* %MemBank_B_addr_487, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2947 'load' 'MemBank_B_load_487' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2948 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_487 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 487" [mnist_AXI_Stream.cpp:136]   --->   Operation 2948 'getelementptr' 'MemBank_Out_addr_487' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2949 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_487, i16* %MemBank_Out_addr_487, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2949 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2950 [1/1] (0.00ns)   --->   "%MemBank_B_addr_488 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 488" [mnist_AXI_Stream.cpp:136]   --->   Operation 2950 'getelementptr' 'MemBank_B_addr_488' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2951 [2/2] (3.25ns)   --->   "%MemBank_B_load_488 = load i16* %MemBank_B_addr_488, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2951 'load' 'MemBank_B_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_284 : Operation 2952 [1/1] (0.00ns)   --->   "%MemBank_B_addr_489 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 489" [mnist_AXI_Stream.cpp:136]   --->   Operation 2952 'getelementptr' 'MemBank_B_addr_489' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2953 [2/2] (3.25ns)   --->   "%MemBank_B_load_489 = load i16* %MemBank_B_addr_489, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2953 'load' 'MemBank_B_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 285 <SV = 284> <Delay = 6.50>
ST_285 : Operation 2954 [1/2] (3.25ns)   --->   "%MemBank_B_load_488 = load i16* %MemBank_B_addr_488, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2954 'load' 'MemBank_B_load_488' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2955 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_488 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 488" [mnist_AXI_Stream.cpp:136]   --->   Operation 2955 'getelementptr' 'MemBank_Out_addr_488' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2956 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_488, i16* %MemBank_Out_addr_488, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2957 [1/2] (3.25ns)   --->   "%MemBank_B_load_489 = load i16* %MemBank_B_addr_489, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2957 'load' 'MemBank_B_load_489' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2958 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_489 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 489" [mnist_AXI_Stream.cpp:136]   --->   Operation 2958 'getelementptr' 'MemBank_Out_addr_489' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2959 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_489, i16* %MemBank_Out_addr_489, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2959 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2960 [1/1] (0.00ns)   --->   "%MemBank_B_addr_490 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 490" [mnist_AXI_Stream.cpp:136]   --->   Operation 2960 'getelementptr' 'MemBank_B_addr_490' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2961 [2/2] (3.25ns)   --->   "%MemBank_B_load_490 = load i16* %MemBank_B_addr_490, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2961 'load' 'MemBank_B_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_285 : Operation 2962 [1/1] (0.00ns)   --->   "%MemBank_B_addr_491 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 491" [mnist_AXI_Stream.cpp:136]   --->   Operation 2962 'getelementptr' 'MemBank_B_addr_491' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2963 [2/2] (3.25ns)   --->   "%MemBank_B_load_491 = load i16* %MemBank_B_addr_491, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2963 'load' 'MemBank_B_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 286 <SV = 285> <Delay = 6.50>
ST_286 : Operation 2964 [1/2] (3.25ns)   --->   "%MemBank_B_load_490 = load i16* %MemBank_B_addr_490, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2964 'load' 'MemBank_B_load_490' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2965 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_490 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 490" [mnist_AXI_Stream.cpp:136]   --->   Operation 2965 'getelementptr' 'MemBank_Out_addr_490' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2966 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_490, i16* %MemBank_Out_addr_490, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2966 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2967 [1/2] (3.25ns)   --->   "%MemBank_B_load_491 = load i16* %MemBank_B_addr_491, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2967 'load' 'MemBank_B_load_491' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2968 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_491 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 491" [mnist_AXI_Stream.cpp:136]   --->   Operation 2968 'getelementptr' 'MemBank_Out_addr_491' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2969 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_491, i16* %MemBank_Out_addr_491, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2969 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2970 [1/1] (0.00ns)   --->   "%MemBank_B_addr_492 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 492" [mnist_AXI_Stream.cpp:136]   --->   Operation 2970 'getelementptr' 'MemBank_B_addr_492' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2971 [2/2] (3.25ns)   --->   "%MemBank_B_load_492 = load i16* %MemBank_B_addr_492, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2971 'load' 'MemBank_B_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_286 : Operation 2972 [1/1] (0.00ns)   --->   "%MemBank_B_addr_493 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 493" [mnist_AXI_Stream.cpp:136]   --->   Operation 2972 'getelementptr' 'MemBank_B_addr_493' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2973 [2/2] (3.25ns)   --->   "%MemBank_B_load_493 = load i16* %MemBank_B_addr_493, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2973 'load' 'MemBank_B_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 287 <SV = 286> <Delay = 6.50>
ST_287 : Operation 2974 [1/2] (3.25ns)   --->   "%MemBank_B_load_492 = load i16* %MemBank_B_addr_492, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2974 'load' 'MemBank_B_load_492' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2975 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_492 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 492" [mnist_AXI_Stream.cpp:136]   --->   Operation 2975 'getelementptr' 'MemBank_Out_addr_492' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2976 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_492, i16* %MemBank_Out_addr_492, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 2976 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2977 [1/2] (3.25ns)   --->   "%MemBank_B_load_493 = load i16* %MemBank_B_addr_493, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2977 'load' 'MemBank_B_load_493' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2978 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_493 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 493" [mnist_AXI_Stream.cpp:136]   --->   Operation 2978 'getelementptr' 'MemBank_Out_addr_493' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2979 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_493, i16* %MemBank_Out_addr_493, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2979 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2980 [1/1] (0.00ns)   --->   "%MemBank_B_addr_494 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 494" [mnist_AXI_Stream.cpp:136]   --->   Operation 2980 'getelementptr' 'MemBank_B_addr_494' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2981 [2/2] (3.25ns)   --->   "%MemBank_B_load_494 = load i16* %MemBank_B_addr_494, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2981 'load' 'MemBank_B_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_287 : Operation 2982 [1/1] (0.00ns)   --->   "%MemBank_B_addr_495 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 495" [mnist_AXI_Stream.cpp:136]   --->   Operation 2982 'getelementptr' 'MemBank_B_addr_495' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2983 [2/2] (3.25ns)   --->   "%MemBank_B_load_495 = load i16* %MemBank_B_addr_495, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2983 'load' 'MemBank_B_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 288 <SV = 287> <Delay = 6.50>
ST_288 : Operation 2984 [1/2] (3.25ns)   --->   "%MemBank_B_load_494 = load i16* %MemBank_B_addr_494, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2984 'load' 'MemBank_B_load_494' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2985 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_494 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 494" [mnist_AXI_Stream.cpp:136]   --->   Operation 2985 'getelementptr' 'MemBank_Out_addr_494' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2986 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_494, i16* %MemBank_Out_addr_494, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 2986 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2987 [1/2] (3.25ns)   --->   "%MemBank_B_load_495 = load i16* %MemBank_B_addr_495, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2987 'load' 'MemBank_B_load_495' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2988 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_495 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 495" [mnist_AXI_Stream.cpp:136]   --->   Operation 2988 'getelementptr' 'MemBank_Out_addr_495' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2989 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_495, i16* %MemBank_Out_addr_495, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2989 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2990 [1/1] (0.00ns)   --->   "%MemBank_B_addr_496 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 496" [mnist_AXI_Stream.cpp:136]   --->   Operation 2990 'getelementptr' 'MemBank_B_addr_496' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2991 [2/2] (3.25ns)   --->   "%MemBank_B_load_496 = load i16* %MemBank_B_addr_496, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2991 'load' 'MemBank_B_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_288 : Operation 2992 [1/1] (0.00ns)   --->   "%MemBank_B_addr_497 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 497" [mnist_AXI_Stream.cpp:136]   --->   Operation 2992 'getelementptr' 'MemBank_B_addr_497' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2993 [2/2] (3.25ns)   --->   "%MemBank_B_load_497 = load i16* %MemBank_B_addr_497, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2993 'load' 'MemBank_B_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 289 <SV = 288> <Delay = 6.50>
ST_289 : Operation 2994 [1/2] (3.25ns)   --->   "%MemBank_B_load_496 = load i16* %MemBank_B_addr_496, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2994 'load' 'MemBank_B_load_496' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 2995 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_496 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 496" [mnist_AXI_Stream.cpp:136]   --->   Operation 2995 'getelementptr' 'MemBank_Out_addr_496' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2996 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_496, i16* %MemBank_Out_addr_496, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 2996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 2997 [1/2] (3.25ns)   --->   "%MemBank_B_load_497 = load i16* %MemBank_B_addr_497, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2997 'load' 'MemBank_B_load_497' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 2998 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_497 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 497" [mnist_AXI_Stream.cpp:136]   --->   Operation 2998 'getelementptr' 'MemBank_Out_addr_497' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2999 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_497, i16* %MemBank_Out_addr_497, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 2999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 3000 [1/1] (0.00ns)   --->   "%MemBank_B_addr_498 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 498" [mnist_AXI_Stream.cpp:136]   --->   Operation 3000 'getelementptr' 'MemBank_B_addr_498' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 3001 [2/2] (3.25ns)   --->   "%MemBank_B_load_498 = load i16* %MemBank_B_addr_498, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3001 'load' 'MemBank_B_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_289 : Operation 3002 [1/1] (0.00ns)   --->   "%MemBank_B_addr_499 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 499" [mnist_AXI_Stream.cpp:136]   --->   Operation 3002 'getelementptr' 'MemBank_B_addr_499' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 3003 [2/2] (3.25ns)   --->   "%MemBank_B_load_499 = load i16* %MemBank_B_addr_499, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3003 'load' 'MemBank_B_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 290 <SV = 289> <Delay = 6.50>
ST_290 : Operation 3004 [1/2] (3.25ns)   --->   "%MemBank_B_load_498 = load i16* %MemBank_B_addr_498, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3004 'load' 'MemBank_B_load_498' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3005 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_498 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 498" [mnist_AXI_Stream.cpp:136]   --->   Operation 3005 'getelementptr' 'MemBank_Out_addr_498' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3006 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_498, i16* %MemBank_Out_addr_498, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3006 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3007 [1/2] (3.25ns)   --->   "%MemBank_B_load_499 = load i16* %MemBank_B_addr_499, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3007 'load' 'MemBank_B_load_499' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3008 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_499 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 499" [mnist_AXI_Stream.cpp:136]   --->   Operation 3008 'getelementptr' 'MemBank_Out_addr_499' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3009 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_499, i16* %MemBank_Out_addr_499, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3009 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3010 [1/1] (0.00ns)   --->   "%MemBank_B_addr_500 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 500" [mnist_AXI_Stream.cpp:136]   --->   Operation 3010 'getelementptr' 'MemBank_B_addr_500' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3011 [2/2] (3.25ns)   --->   "%MemBank_B_load_500 = load i16* %MemBank_B_addr_500, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3011 'load' 'MemBank_B_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_290 : Operation 3012 [1/1] (0.00ns)   --->   "%MemBank_B_addr_501 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 501" [mnist_AXI_Stream.cpp:136]   --->   Operation 3012 'getelementptr' 'MemBank_B_addr_501' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 3013 [2/2] (3.25ns)   --->   "%MemBank_B_load_501 = load i16* %MemBank_B_addr_501, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3013 'load' 'MemBank_B_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 291 <SV = 290> <Delay = 6.50>
ST_291 : Operation 3014 [1/2] (3.25ns)   --->   "%MemBank_B_load_500 = load i16* %MemBank_B_addr_500, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3014 'load' 'MemBank_B_load_500' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3015 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_500 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 500" [mnist_AXI_Stream.cpp:136]   --->   Operation 3015 'getelementptr' 'MemBank_Out_addr_500' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3016 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_500, i16* %MemBank_Out_addr_500, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3016 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3017 [1/2] (3.25ns)   --->   "%MemBank_B_load_501 = load i16* %MemBank_B_addr_501, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3017 'load' 'MemBank_B_load_501' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3018 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_501 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 501" [mnist_AXI_Stream.cpp:136]   --->   Operation 3018 'getelementptr' 'MemBank_Out_addr_501' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3019 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_501, i16* %MemBank_Out_addr_501, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3019 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3020 [1/1] (0.00ns)   --->   "%MemBank_B_addr_502 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 502" [mnist_AXI_Stream.cpp:136]   --->   Operation 3020 'getelementptr' 'MemBank_B_addr_502' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3021 [2/2] (3.25ns)   --->   "%MemBank_B_load_502 = load i16* %MemBank_B_addr_502, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3021 'load' 'MemBank_B_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_291 : Operation 3022 [1/1] (0.00ns)   --->   "%MemBank_B_addr_503 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 503" [mnist_AXI_Stream.cpp:136]   --->   Operation 3022 'getelementptr' 'MemBank_B_addr_503' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 3023 [2/2] (3.25ns)   --->   "%MemBank_B_load_503 = load i16* %MemBank_B_addr_503, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3023 'load' 'MemBank_B_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 292 <SV = 291> <Delay = 6.50>
ST_292 : Operation 3024 [1/2] (3.25ns)   --->   "%MemBank_B_load_502 = load i16* %MemBank_B_addr_502, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3024 'load' 'MemBank_B_load_502' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3025 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_502 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 502" [mnist_AXI_Stream.cpp:136]   --->   Operation 3025 'getelementptr' 'MemBank_Out_addr_502' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3026 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_502, i16* %MemBank_Out_addr_502, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3027 [1/2] (3.25ns)   --->   "%MemBank_B_load_503 = load i16* %MemBank_B_addr_503, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3027 'load' 'MemBank_B_load_503' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3028 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_503 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 503" [mnist_AXI_Stream.cpp:136]   --->   Operation 3028 'getelementptr' 'MemBank_Out_addr_503' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3029 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_503, i16* %MemBank_Out_addr_503, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3029 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3030 [1/1] (0.00ns)   --->   "%MemBank_B_addr_504 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 504" [mnist_AXI_Stream.cpp:136]   --->   Operation 3030 'getelementptr' 'MemBank_B_addr_504' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3031 [2/2] (3.25ns)   --->   "%MemBank_B_load_504 = load i16* %MemBank_B_addr_504, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3031 'load' 'MemBank_B_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_292 : Operation 3032 [1/1] (0.00ns)   --->   "%MemBank_B_addr_505 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 505" [mnist_AXI_Stream.cpp:136]   --->   Operation 3032 'getelementptr' 'MemBank_B_addr_505' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 3033 [2/2] (3.25ns)   --->   "%MemBank_B_load_505 = load i16* %MemBank_B_addr_505, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3033 'load' 'MemBank_B_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 293 <SV = 292> <Delay = 6.50>
ST_293 : Operation 3034 [1/2] (3.25ns)   --->   "%MemBank_B_load_504 = load i16* %MemBank_B_addr_504, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3034 'load' 'MemBank_B_load_504' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3035 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_504 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 504" [mnist_AXI_Stream.cpp:136]   --->   Operation 3035 'getelementptr' 'MemBank_Out_addr_504' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3036 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_504, i16* %MemBank_Out_addr_504, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3036 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3037 [1/2] (3.25ns)   --->   "%MemBank_B_load_505 = load i16* %MemBank_B_addr_505, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3037 'load' 'MemBank_B_load_505' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3038 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_505 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 505" [mnist_AXI_Stream.cpp:136]   --->   Operation 3038 'getelementptr' 'MemBank_Out_addr_505' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3039 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_505, i16* %MemBank_Out_addr_505, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3039 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3040 [1/1] (0.00ns)   --->   "%MemBank_B_addr_506 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 506" [mnist_AXI_Stream.cpp:136]   --->   Operation 3040 'getelementptr' 'MemBank_B_addr_506' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3041 [2/2] (3.25ns)   --->   "%MemBank_B_load_506 = load i16* %MemBank_B_addr_506, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3041 'load' 'MemBank_B_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_293 : Operation 3042 [1/1] (0.00ns)   --->   "%MemBank_B_addr_507 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 507" [mnist_AXI_Stream.cpp:136]   --->   Operation 3042 'getelementptr' 'MemBank_B_addr_507' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 3043 [2/2] (3.25ns)   --->   "%MemBank_B_load_507 = load i16* %MemBank_B_addr_507, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3043 'load' 'MemBank_B_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 294 <SV = 293> <Delay = 6.50>
ST_294 : Operation 3044 [1/2] (3.25ns)   --->   "%MemBank_B_load_506 = load i16* %MemBank_B_addr_506, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3044 'load' 'MemBank_B_load_506' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3045 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_506 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 506" [mnist_AXI_Stream.cpp:136]   --->   Operation 3045 'getelementptr' 'MemBank_Out_addr_506' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3046 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_506, i16* %MemBank_Out_addr_506, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3047 [1/2] (3.25ns)   --->   "%MemBank_B_load_507 = load i16* %MemBank_B_addr_507, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3047 'load' 'MemBank_B_load_507' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3048 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_507 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 507" [mnist_AXI_Stream.cpp:136]   --->   Operation 3048 'getelementptr' 'MemBank_Out_addr_507' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3049 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_507, i16* %MemBank_Out_addr_507, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3049 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3050 [1/1] (0.00ns)   --->   "%MemBank_B_addr_508 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 508" [mnist_AXI_Stream.cpp:136]   --->   Operation 3050 'getelementptr' 'MemBank_B_addr_508' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3051 [2/2] (3.25ns)   --->   "%MemBank_B_load_508 = load i16* %MemBank_B_addr_508, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3051 'load' 'MemBank_B_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_294 : Operation 3052 [1/1] (0.00ns)   --->   "%MemBank_B_addr_509 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 509" [mnist_AXI_Stream.cpp:136]   --->   Operation 3052 'getelementptr' 'MemBank_B_addr_509' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 3053 [2/2] (3.25ns)   --->   "%MemBank_B_load_509 = load i16* %MemBank_B_addr_509, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3053 'load' 'MemBank_B_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 295 <SV = 294> <Delay = 6.50>
ST_295 : Operation 3054 [1/2] (3.25ns)   --->   "%MemBank_B_load_508 = load i16* %MemBank_B_addr_508, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3054 'load' 'MemBank_B_load_508' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3055 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_508 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 508" [mnist_AXI_Stream.cpp:136]   --->   Operation 3055 'getelementptr' 'MemBank_Out_addr_508' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3056 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_508, i16* %MemBank_Out_addr_508, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3056 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3057 [1/2] (3.25ns)   --->   "%MemBank_B_load_509 = load i16* %MemBank_B_addr_509, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3057 'load' 'MemBank_B_load_509' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3058 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_509 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 509" [mnist_AXI_Stream.cpp:136]   --->   Operation 3058 'getelementptr' 'MemBank_Out_addr_509' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3059 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_509, i16* %MemBank_Out_addr_509, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3059 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3060 [1/1] (0.00ns)   --->   "%MemBank_B_addr_510 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 510" [mnist_AXI_Stream.cpp:136]   --->   Operation 3060 'getelementptr' 'MemBank_B_addr_510' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3061 [2/2] (3.25ns)   --->   "%MemBank_B_load_510 = load i16* %MemBank_B_addr_510, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3061 'load' 'MemBank_B_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_295 : Operation 3062 [1/1] (0.00ns)   --->   "%MemBank_B_addr_511 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 511" [mnist_AXI_Stream.cpp:136]   --->   Operation 3062 'getelementptr' 'MemBank_B_addr_511' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 3063 [2/2] (3.25ns)   --->   "%MemBank_B_load_511 = load i16* %MemBank_B_addr_511, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3063 'load' 'MemBank_B_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 296 <SV = 295> <Delay = 6.50>
ST_296 : Operation 3064 [1/2] (3.25ns)   --->   "%MemBank_B_load_510 = load i16* %MemBank_B_addr_510, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3064 'load' 'MemBank_B_load_510' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3065 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_510 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 510" [mnist_AXI_Stream.cpp:136]   --->   Operation 3065 'getelementptr' 'MemBank_Out_addr_510' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3066 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_510, i16* %MemBank_Out_addr_510, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3066 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3067 [1/2] (3.25ns)   --->   "%MemBank_B_load_511 = load i16* %MemBank_B_addr_511, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3067 'load' 'MemBank_B_load_511' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3068 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_511 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 511" [mnist_AXI_Stream.cpp:136]   --->   Operation 3068 'getelementptr' 'MemBank_Out_addr_511' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3069 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_511, i16* %MemBank_Out_addr_511, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3069 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3070 [1/1] (0.00ns)   --->   "%MemBank_B_addr_512 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 512" [mnist_AXI_Stream.cpp:136]   --->   Operation 3070 'getelementptr' 'MemBank_B_addr_512' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3071 [2/2] (3.25ns)   --->   "%MemBank_B_load_512 = load i16* %MemBank_B_addr_512, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3071 'load' 'MemBank_B_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_296 : Operation 3072 [1/1] (0.00ns)   --->   "%MemBank_B_addr_513 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 513" [mnist_AXI_Stream.cpp:136]   --->   Operation 3072 'getelementptr' 'MemBank_B_addr_513' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 3073 [2/2] (3.25ns)   --->   "%MemBank_B_load_513 = load i16* %MemBank_B_addr_513, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3073 'load' 'MemBank_B_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 297 <SV = 296> <Delay = 6.50>
ST_297 : Operation 3074 [1/2] (3.25ns)   --->   "%MemBank_B_load_512 = load i16* %MemBank_B_addr_512, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3074 'load' 'MemBank_B_load_512' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3075 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_512 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 512" [mnist_AXI_Stream.cpp:136]   --->   Operation 3075 'getelementptr' 'MemBank_Out_addr_512' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3076 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_512, i16* %MemBank_Out_addr_512, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3077 [1/2] (3.25ns)   --->   "%MemBank_B_load_513 = load i16* %MemBank_B_addr_513, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3077 'load' 'MemBank_B_load_513' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3078 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_513 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 513" [mnist_AXI_Stream.cpp:136]   --->   Operation 3078 'getelementptr' 'MemBank_Out_addr_513' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3079 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_513, i16* %MemBank_Out_addr_513, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3079 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3080 [1/1] (0.00ns)   --->   "%MemBank_B_addr_514 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 514" [mnist_AXI_Stream.cpp:136]   --->   Operation 3080 'getelementptr' 'MemBank_B_addr_514' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3081 [2/2] (3.25ns)   --->   "%MemBank_B_load_514 = load i16* %MemBank_B_addr_514, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3081 'load' 'MemBank_B_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_297 : Operation 3082 [1/1] (0.00ns)   --->   "%MemBank_B_addr_515 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 515" [mnist_AXI_Stream.cpp:136]   --->   Operation 3082 'getelementptr' 'MemBank_B_addr_515' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 3083 [2/2] (3.25ns)   --->   "%MemBank_B_load_515 = load i16* %MemBank_B_addr_515, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3083 'load' 'MemBank_B_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 298 <SV = 297> <Delay = 6.50>
ST_298 : Operation 3084 [1/2] (3.25ns)   --->   "%MemBank_B_load_514 = load i16* %MemBank_B_addr_514, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3084 'load' 'MemBank_B_load_514' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3085 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_514 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 514" [mnist_AXI_Stream.cpp:136]   --->   Operation 3085 'getelementptr' 'MemBank_Out_addr_514' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3086 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_514, i16* %MemBank_Out_addr_514, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3087 [1/2] (3.25ns)   --->   "%MemBank_B_load_515 = load i16* %MemBank_B_addr_515, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3087 'load' 'MemBank_B_load_515' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3088 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_515 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 515" [mnist_AXI_Stream.cpp:136]   --->   Operation 3088 'getelementptr' 'MemBank_Out_addr_515' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3089 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_515, i16* %MemBank_Out_addr_515, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3089 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3090 [1/1] (0.00ns)   --->   "%MemBank_B_addr_516 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 516" [mnist_AXI_Stream.cpp:136]   --->   Operation 3090 'getelementptr' 'MemBank_B_addr_516' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3091 [2/2] (3.25ns)   --->   "%MemBank_B_load_516 = load i16* %MemBank_B_addr_516, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3091 'load' 'MemBank_B_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_298 : Operation 3092 [1/1] (0.00ns)   --->   "%MemBank_B_addr_517 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 517" [mnist_AXI_Stream.cpp:136]   --->   Operation 3092 'getelementptr' 'MemBank_B_addr_517' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3093 [2/2] (3.25ns)   --->   "%MemBank_B_load_517 = load i16* %MemBank_B_addr_517, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3093 'load' 'MemBank_B_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 299 <SV = 298> <Delay = 6.50>
ST_299 : Operation 3094 [1/2] (3.25ns)   --->   "%MemBank_B_load_516 = load i16* %MemBank_B_addr_516, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3094 'load' 'MemBank_B_load_516' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3095 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_516 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 516" [mnist_AXI_Stream.cpp:136]   --->   Operation 3095 'getelementptr' 'MemBank_Out_addr_516' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3096 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_516, i16* %MemBank_Out_addr_516, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3096 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3097 [1/2] (3.25ns)   --->   "%MemBank_B_load_517 = load i16* %MemBank_B_addr_517, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3097 'load' 'MemBank_B_load_517' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3098 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_517 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 517" [mnist_AXI_Stream.cpp:136]   --->   Operation 3098 'getelementptr' 'MemBank_Out_addr_517' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3099 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_517, i16* %MemBank_Out_addr_517, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3099 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3100 [1/1] (0.00ns)   --->   "%MemBank_B_addr_518 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 518" [mnist_AXI_Stream.cpp:136]   --->   Operation 3100 'getelementptr' 'MemBank_B_addr_518' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3101 [2/2] (3.25ns)   --->   "%MemBank_B_load_518 = load i16* %MemBank_B_addr_518, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3101 'load' 'MemBank_B_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_299 : Operation 3102 [1/1] (0.00ns)   --->   "%MemBank_B_addr_519 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 519" [mnist_AXI_Stream.cpp:136]   --->   Operation 3102 'getelementptr' 'MemBank_B_addr_519' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3103 [2/2] (3.25ns)   --->   "%MemBank_B_load_519 = load i16* %MemBank_B_addr_519, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3103 'load' 'MemBank_B_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 300 <SV = 299> <Delay = 6.50>
ST_300 : Operation 3104 [1/2] (3.25ns)   --->   "%MemBank_B_load_518 = load i16* %MemBank_B_addr_518, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3104 'load' 'MemBank_B_load_518' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3105 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_518 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 518" [mnist_AXI_Stream.cpp:136]   --->   Operation 3105 'getelementptr' 'MemBank_Out_addr_518' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3106 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_518, i16* %MemBank_Out_addr_518, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3107 [1/2] (3.25ns)   --->   "%MemBank_B_load_519 = load i16* %MemBank_B_addr_519, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3107 'load' 'MemBank_B_load_519' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3108 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_519 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 519" [mnist_AXI_Stream.cpp:136]   --->   Operation 3108 'getelementptr' 'MemBank_Out_addr_519' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3109 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_519, i16* %MemBank_Out_addr_519, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3110 [1/1] (0.00ns)   --->   "%MemBank_B_addr_520 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 520" [mnist_AXI_Stream.cpp:136]   --->   Operation 3110 'getelementptr' 'MemBank_B_addr_520' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3111 [2/2] (3.25ns)   --->   "%MemBank_B_load_520 = load i16* %MemBank_B_addr_520, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3111 'load' 'MemBank_B_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_300 : Operation 3112 [1/1] (0.00ns)   --->   "%MemBank_B_addr_521 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 521" [mnist_AXI_Stream.cpp:136]   --->   Operation 3112 'getelementptr' 'MemBank_B_addr_521' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3113 [2/2] (3.25ns)   --->   "%MemBank_B_load_521 = load i16* %MemBank_B_addr_521, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3113 'load' 'MemBank_B_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 301 <SV = 300> <Delay = 6.50>
ST_301 : Operation 3114 [1/2] (3.25ns)   --->   "%MemBank_B_load_520 = load i16* %MemBank_B_addr_520, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3114 'load' 'MemBank_B_load_520' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3115 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_520 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 520" [mnist_AXI_Stream.cpp:136]   --->   Operation 3115 'getelementptr' 'MemBank_Out_addr_520' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3116 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_520, i16* %MemBank_Out_addr_520, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3117 [1/2] (3.25ns)   --->   "%MemBank_B_load_521 = load i16* %MemBank_B_addr_521, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3117 'load' 'MemBank_B_load_521' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3118 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_521 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 521" [mnist_AXI_Stream.cpp:136]   --->   Operation 3118 'getelementptr' 'MemBank_Out_addr_521' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3119 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_521, i16* %MemBank_Out_addr_521, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3120 [1/1] (0.00ns)   --->   "%MemBank_B_addr_522 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 522" [mnist_AXI_Stream.cpp:136]   --->   Operation 3120 'getelementptr' 'MemBank_B_addr_522' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3121 [2/2] (3.25ns)   --->   "%MemBank_B_load_522 = load i16* %MemBank_B_addr_522, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3121 'load' 'MemBank_B_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_301 : Operation 3122 [1/1] (0.00ns)   --->   "%MemBank_B_addr_523 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 523" [mnist_AXI_Stream.cpp:136]   --->   Operation 3122 'getelementptr' 'MemBank_B_addr_523' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3123 [2/2] (3.25ns)   --->   "%MemBank_B_load_523 = load i16* %MemBank_B_addr_523, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3123 'load' 'MemBank_B_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 302 <SV = 301> <Delay = 6.50>
ST_302 : Operation 3124 [1/2] (3.25ns)   --->   "%MemBank_B_load_522 = load i16* %MemBank_B_addr_522, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3124 'load' 'MemBank_B_load_522' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3125 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_522 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 522" [mnist_AXI_Stream.cpp:136]   --->   Operation 3125 'getelementptr' 'MemBank_Out_addr_522' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3126 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_522, i16* %MemBank_Out_addr_522, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3127 [1/2] (3.25ns)   --->   "%MemBank_B_load_523 = load i16* %MemBank_B_addr_523, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3127 'load' 'MemBank_B_load_523' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3128 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_523 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 523" [mnist_AXI_Stream.cpp:136]   --->   Operation 3128 'getelementptr' 'MemBank_Out_addr_523' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3129 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_523, i16* %MemBank_Out_addr_523, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3130 [1/1] (0.00ns)   --->   "%MemBank_B_addr_524 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 524" [mnist_AXI_Stream.cpp:136]   --->   Operation 3130 'getelementptr' 'MemBank_B_addr_524' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3131 [2/2] (3.25ns)   --->   "%MemBank_B_load_524 = load i16* %MemBank_B_addr_524, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3131 'load' 'MemBank_B_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_302 : Operation 3132 [1/1] (0.00ns)   --->   "%MemBank_B_addr_525 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 525" [mnist_AXI_Stream.cpp:136]   --->   Operation 3132 'getelementptr' 'MemBank_B_addr_525' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3133 [2/2] (3.25ns)   --->   "%MemBank_B_load_525 = load i16* %MemBank_B_addr_525, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3133 'load' 'MemBank_B_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 303 <SV = 302> <Delay = 6.50>
ST_303 : Operation 3134 [1/2] (3.25ns)   --->   "%MemBank_B_load_524 = load i16* %MemBank_B_addr_524, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3134 'load' 'MemBank_B_load_524' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3135 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_524 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 524" [mnist_AXI_Stream.cpp:136]   --->   Operation 3135 'getelementptr' 'MemBank_Out_addr_524' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3136 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_524, i16* %MemBank_Out_addr_524, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3137 [1/2] (3.25ns)   --->   "%MemBank_B_load_525 = load i16* %MemBank_B_addr_525, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3137 'load' 'MemBank_B_load_525' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3138 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_525 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 525" [mnist_AXI_Stream.cpp:136]   --->   Operation 3138 'getelementptr' 'MemBank_Out_addr_525' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3139 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_525, i16* %MemBank_Out_addr_525, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3140 [1/1] (0.00ns)   --->   "%MemBank_B_addr_526 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 526" [mnist_AXI_Stream.cpp:136]   --->   Operation 3140 'getelementptr' 'MemBank_B_addr_526' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3141 [2/2] (3.25ns)   --->   "%MemBank_B_load_526 = load i16* %MemBank_B_addr_526, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3141 'load' 'MemBank_B_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_303 : Operation 3142 [1/1] (0.00ns)   --->   "%MemBank_B_addr_527 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 527" [mnist_AXI_Stream.cpp:136]   --->   Operation 3142 'getelementptr' 'MemBank_B_addr_527' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3143 [2/2] (3.25ns)   --->   "%MemBank_B_load_527 = load i16* %MemBank_B_addr_527, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3143 'load' 'MemBank_B_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 304 <SV = 303> <Delay = 6.50>
ST_304 : Operation 3144 [1/2] (3.25ns)   --->   "%MemBank_B_load_526 = load i16* %MemBank_B_addr_526, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3144 'load' 'MemBank_B_load_526' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3145 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_526 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 526" [mnist_AXI_Stream.cpp:136]   --->   Operation 3145 'getelementptr' 'MemBank_Out_addr_526' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3146 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_526, i16* %MemBank_Out_addr_526, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3147 [1/2] (3.25ns)   --->   "%MemBank_B_load_527 = load i16* %MemBank_B_addr_527, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3147 'load' 'MemBank_B_load_527' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3148 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_527 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 527" [mnist_AXI_Stream.cpp:136]   --->   Operation 3148 'getelementptr' 'MemBank_Out_addr_527' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3149 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_527, i16* %MemBank_Out_addr_527, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3150 [1/1] (0.00ns)   --->   "%MemBank_B_addr_528 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 528" [mnist_AXI_Stream.cpp:136]   --->   Operation 3150 'getelementptr' 'MemBank_B_addr_528' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3151 [2/2] (3.25ns)   --->   "%MemBank_B_load_528 = load i16* %MemBank_B_addr_528, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3151 'load' 'MemBank_B_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_304 : Operation 3152 [1/1] (0.00ns)   --->   "%MemBank_B_addr_529 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 529" [mnist_AXI_Stream.cpp:136]   --->   Operation 3152 'getelementptr' 'MemBank_B_addr_529' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3153 [2/2] (3.25ns)   --->   "%MemBank_B_load_529 = load i16* %MemBank_B_addr_529, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3153 'load' 'MemBank_B_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 305 <SV = 304> <Delay = 6.50>
ST_305 : Operation 3154 [1/2] (3.25ns)   --->   "%MemBank_B_load_528 = load i16* %MemBank_B_addr_528, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3154 'load' 'MemBank_B_load_528' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3155 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_528 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 528" [mnist_AXI_Stream.cpp:136]   --->   Operation 3155 'getelementptr' 'MemBank_Out_addr_528' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3156 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_528, i16* %MemBank_Out_addr_528, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3157 [1/2] (3.25ns)   --->   "%MemBank_B_load_529 = load i16* %MemBank_B_addr_529, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3157 'load' 'MemBank_B_load_529' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3158 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_529 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 529" [mnist_AXI_Stream.cpp:136]   --->   Operation 3158 'getelementptr' 'MemBank_Out_addr_529' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3159 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_529, i16* %MemBank_Out_addr_529, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3160 [1/1] (0.00ns)   --->   "%MemBank_B_addr_530 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 530" [mnist_AXI_Stream.cpp:136]   --->   Operation 3160 'getelementptr' 'MemBank_B_addr_530' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3161 [2/2] (3.25ns)   --->   "%MemBank_B_load_530 = load i16* %MemBank_B_addr_530, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3161 'load' 'MemBank_B_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_305 : Operation 3162 [1/1] (0.00ns)   --->   "%MemBank_B_addr_531 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 531" [mnist_AXI_Stream.cpp:136]   --->   Operation 3162 'getelementptr' 'MemBank_B_addr_531' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 3163 [2/2] (3.25ns)   --->   "%MemBank_B_load_531 = load i16* %MemBank_B_addr_531, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3163 'load' 'MemBank_B_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 306 <SV = 305> <Delay = 6.50>
ST_306 : Operation 3164 [1/2] (3.25ns)   --->   "%MemBank_B_load_530 = load i16* %MemBank_B_addr_530, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3164 'load' 'MemBank_B_load_530' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3165 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_530 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 530" [mnist_AXI_Stream.cpp:136]   --->   Operation 3165 'getelementptr' 'MemBank_Out_addr_530' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3166 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_530, i16* %MemBank_Out_addr_530, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3167 [1/2] (3.25ns)   --->   "%MemBank_B_load_531 = load i16* %MemBank_B_addr_531, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3167 'load' 'MemBank_B_load_531' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3168 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_531 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 531" [mnist_AXI_Stream.cpp:136]   --->   Operation 3168 'getelementptr' 'MemBank_Out_addr_531' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3169 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_531, i16* %MemBank_Out_addr_531, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3170 [1/1] (0.00ns)   --->   "%MemBank_B_addr_532 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 532" [mnist_AXI_Stream.cpp:136]   --->   Operation 3170 'getelementptr' 'MemBank_B_addr_532' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3171 [2/2] (3.25ns)   --->   "%MemBank_B_load_532 = load i16* %MemBank_B_addr_532, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3171 'load' 'MemBank_B_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_306 : Operation 3172 [1/1] (0.00ns)   --->   "%MemBank_B_addr_533 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 533" [mnist_AXI_Stream.cpp:136]   --->   Operation 3172 'getelementptr' 'MemBank_B_addr_533' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3173 [2/2] (3.25ns)   --->   "%MemBank_B_load_533 = load i16* %MemBank_B_addr_533, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3173 'load' 'MemBank_B_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 307 <SV = 306> <Delay = 6.50>
ST_307 : Operation 3174 [1/2] (3.25ns)   --->   "%MemBank_B_load_532 = load i16* %MemBank_B_addr_532, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3174 'load' 'MemBank_B_load_532' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3175 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_532 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 532" [mnist_AXI_Stream.cpp:136]   --->   Operation 3175 'getelementptr' 'MemBank_Out_addr_532' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3176 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_532, i16* %MemBank_Out_addr_532, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3177 [1/2] (3.25ns)   --->   "%MemBank_B_load_533 = load i16* %MemBank_B_addr_533, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3177 'load' 'MemBank_B_load_533' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3178 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_533 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 533" [mnist_AXI_Stream.cpp:136]   --->   Operation 3178 'getelementptr' 'MemBank_Out_addr_533' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3179 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_533, i16* %MemBank_Out_addr_533, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3180 [1/1] (0.00ns)   --->   "%MemBank_B_addr_534 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 534" [mnist_AXI_Stream.cpp:136]   --->   Operation 3180 'getelementptr' 'MemBank_B_addr_534' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3181 [2/2] (3.25ns)   --->   "%MemBank_B_load_534 = load i16* %MemBank_B_addr_534, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3181 'load' 'MemBank_B_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_307 : Operation 3182 [1/1] (0.00ns)   --->   "%MemBank_B_addr_535 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 535" [mnist_AXI_Stream.cpp:136]   --->   Operation 3182 'getelementptr' 'MemBank_B_addr_535' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 3183 [2/2] (3.25ns)   --->   "%MemBank_B_load_535 = load i16* %MemBank_B_addr_535, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3183 'load' 'MemBank_B_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 308 <SV = 307> <Delay = 6.50>
ST_308 : Operation 3184 [1/2] (3.25ns)   --->   "%MemBank_B_load_534 = load i16* %MemBank_B_addr_534, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3184 'load' 'MemBank_B_load_534' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3185 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_534 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 534" [mnist_AXI_Stream.cpp:136]   --->   Operation 3185 'getelementptr' 'MemBank_Out_addr_534' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3186 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_534, i16* %MemBank_Out_addr_534, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3187 [1/2] (3.25ns)   --->   "%MemBank_B_load_535 = load i16* %MemBank_B_addr_535, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3187 'load' 'MemBank_B_load_535' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3188 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_535 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 535" [mnist_AXI_Stream.cpp:136]   --->   Operation 3188 'getelementptr' 'MemBank_Out_addr_535' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3189 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_535, i16* %MemBank_Out_addr_535, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3190 [1/1] (0.00ns)   --->   "%MemBank_B_addr_536 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 536" [mnist_AXI_Stream.cpp:136]   --->   Operation 3190 'getelementptr' 'MemBank_B_addr_536' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3191 [2/2] (3.25ns)   --->   "%MemBank_B_load_536 = load i16* %MemBank_B_addr_536, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3191 'load' 'MemBank_B_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_308 : Operation 3192 [1/1] (0.00ns)   --->   "%MemBank_B_addr_537 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 537" [mnist_AXI_Stream.cpp:136]   --->   Operation 3192 'getelementptr' 'MemBank_B_addr_537' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3193 [2/2] (3.25ns)   --->   "%MemBank_B_load_537 = load i16* %MemBank_B_addr_537, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3193 'load' 'MemBank_B_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 309 <SV = 308> <Delay = 6.50>
ST_309 : Operation 3194 [1/2] (3.25ns)   --->   "%MemBank_B_load_536 = load i16* %MemBank_B_addr_536, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3194 'load' 'MemBank_B_load_536' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3195 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_536 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 536" [mnist_AXI_Stream.cpp:136]   --->   Operation 3195 'getelementptr' 'MemBank_Out_addr_536' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3196 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_536, i16* %MemBank_Out_addr_536, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3197 [1/2] (3.25ns)   --->   "%MemBank_B_load_537 = load i16* %MemBank_B_addr_537, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3197 'load' 'MemBank_B_load_537' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3198 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_537 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 537" [mnist_AXI_Stream.cpp:136]   --->   Operation 3198 'getelementptr' 'MemBank_Out_addr_537' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3199 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_537, i16* %MemBank_Out_addr_537, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3200 [1/1] (0.00ns)   --->   "%MemBank_B_addr_538 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 538" [mnist_AXI_Stream.cpp:136]   --->   Operation 3200 'getelementptr' 'MemBank_B_addr_538' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3201 [2/2] (3.25ns)   --->   "%MemBank_B_load_538 = load i16* %MemBank_B_addr_538, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3201 'load' 'MemBank_B_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_309 : Operation 3202 [1/1] (0.00ns)   --->   "%MemBank_B_addr_539 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 539" [mnist_AXI_Stream.cpp:136]   --->   Operation 3202 'getelementptr' 'MemBank_B_addr_539' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 3203 [2/2] (3.25ns)   --->   "%MemBank_B_load_539 = load i16* %MemBank_B_addr_539, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3203 'load' 'MemBank_B_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 310 <SV = 309> <Delay = 6.50>
ST_310 : Operation 3204 [1/2] (3.25ns)   --->   "%MemBank_B_load_538 = load i16* %MemBank_B_addr_538, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3204 'load' 'MemBank_B_load_538' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3205 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_538 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 538" [mnist_AXI_Stream.cpp:136]   --->   Operation 3205 'getelementptr' 'MemBank_Out_addr_538' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3206 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_538, i16* %MemBank_Out_addr_538, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3207 [1/2] (3.25ns)   --->   "%MemBank_B_load_539 = load i16* %MemBank_B_addr_539, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3207 'load' 'MemBank_B_load_539' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3208 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_539 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 539" [mnist_AXI_Stream.cpp:136]   --->   Operation 3208 'getelementptr' 'MemBank_Out_addr_539' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3209 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_539, i16* %MemBank_Out_addr_539, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3210 [1/1] (0.00ns)   --->   "%MemBank_B_addr_540 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 540" [mnist_AXI_Stream.cpp:136]   --->   Operation 3210 'getelementptr' 'MemBank_B_addr_540' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3211 [2/2] (3.25ns)   --->   "%MemBank_B_load_540 = load i16* %MemBank_B_addr_540, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3211 'load' 'MemBank_B_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_310 : Operation 3212 [1/1] (0.00ns)   --->   "%MemBank_B_addr_541 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 541" [mnist_AXI_Stream.cpp:136]   --->   Operation 3212 'getelementptr' 'MemBank_B_addr_541' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3213 [2/2] (3.25ns)   --->   "%MemBank_B_load_541 = load i16* %MemBank_B_addr_541, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3213 'load' 'MemBank_B_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 311 <SV = 310> <Delay = 6.50>
ST_311 : Operation 3214 [1/2] (3.25ns)   --->   "%MemBank_B_load_540 = load i16* %MemBank_B_addr_540, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3214 'load' 'MemBank_B_load_540' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3215 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_540 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 540" [mnist_AXI_Stream.cpp:136]   --->   Operation 3215 'getelementptr' 'MemBank_Out_addr_540' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3216 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_540, i16* %MemBank_Out_addr_540, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3217 [1/2] (3.25ns)   --->   "%MemBank_B_load_541 = load i16* %MemBank_B_addr_541, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3217 'load' 'MemBank_B_load_541' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3218 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_541 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 541" [mnist_AXI_Stream.cpp:136]   --->   Operation 3218 'getelementptr' 'MemBank_Out_addr_541' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3219 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_541, i16* %MemBank_Out_addr_541, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3220 [1/1] (0.00ns)   --->   "%MemBank_B_addr_542 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 542" [mnist_AXI_Stream.cpp:136]   --->   Operation 3220 'getelementptr' 'MemBank_B_addr_542' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3221 [2/2] (3.25ns)   --->   "%MemBank_B_load_542 = load i16* %MemBank_B_addr_542, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3221 'load' 'MemBank_B_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_311 : Operation 3222 [1/1] (0.00ns)   --->   "%MemBank_B_addr_543 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 543" [mnist_AXI_Stream.cpp:136]   --->   Operation 3222 'getelementptr' 'MemBank_B_addr_543' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 3223 [2/2] (3.25ns)   --->   "%MemBank_B_load_543 = load i16* %MemBank_B_addr_543, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3223 'load' 'MemBank_B_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 312 <SV = 311> <Delay = 6.50>
ST_312 : Operation 3224 [1/2] (3.25ns)   --->   "%MemBank_B_load_542 = load i16* %MemBank_B_addr_542, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3224 'load' 'MemBank_B_load_542' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3225 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_542 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 542" [mnist_AXI_Stream.cpp:136]   --->   Operation 3225 'getelementptr' 'MemBank_Out_addr_542' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3226 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_542, i16* %MemBank_Out_addr_542, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3227 [1/2] (3.25ns)   --->   "%MemBank_B_load_543 = load i16* %MemBank_B_addr_543, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3227 'load' 'MemBank_B_load_543' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3228 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_543 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 543" [mnist_AXI_Stream.cpp:136]   --->   Operation 3228 'getelementptr' 'MemBank_Out_addr_543' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3229 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_543, i16* %MemBank_Out_addr_543, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3230 [1/1] (0.00ns)   --->   "%MemBank_B_addr_544 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 544" [mnist_AXI_Stream.cpp:136]   --->   Operation 3230 'getelementptr' 'MemBank_B_addr_544' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3231 [2/2] (3.25ns)   --->   "%MemBank_B_load_544 = load i16* %MemBank_B_addr_544, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3231 'load' 'MemBank_B_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_312 : Operation 3232 [1/1] (0.00ns)   --->   "%MemBank_B_addr_545 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 545" [mnist_AXI_Stream.cpp:136]   --->   Operation 3232 'getelementptr' 'MemBank_B_addr_545' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3233 [2/2] (3.25ns)   --->   "%MemBank_B_load_545 = load i16* %MemBank_B_addr_545, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3233 'load' 'MemBank_B_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 313 <SV = 312> <Delay = 6.50>
ST_313 : Operation 3234 [1/2] (3.25ns)   --->   "%MemBank_B_load_544 = load i16* %MemBank_B_addr_544, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3234 'load' 'MemBank_B_load_544' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3235 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_544 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 544" [mnist_AXI_Stream.cpp:136]   --->   Operation 3235 'getelementptr' 'MemBank_Out_addr_544' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3236 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_544, i16* %MemBank_Out_addr_544, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3237 [1/2] (3.25ns)   --->   "%MemBank_B_load_545 = load i16* %MemBank_B_addr_545, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3237 'load' 'MemBank_B_load_545' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3238 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_545 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 545" [mnist_AXI_Stream.cpp:136]   --->   Operation 3238 'getelementptr' 'MemBank_Out_addr_545' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3239 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_545, i16* %MemBank_Out_addr_545, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3239 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3240 [1/1] (0.00ns)   --->   "%MemBank_B_addr_546 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 546" [mnist_AXI_Stream.cpp:136]   --->   Operation 3240 'getelementptr' 'MemBank_B_addr_546' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3241 [2/2] (3.25ns)   --->   "%MemBank_B_load_546 = load i16* %MemBank_B_addr_546, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3241 'load' 'MemBank_B_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_313 : Operation 3242 [1/1] (0.00ns)   --->   "%MemBank_B_addr_547 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 547" [mnist_AXI_Stream.cpp:136]   --->   Operation 3242 'getelementptr' 'MemBank_B_addr_547' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 3243 [2/2] (3.25ns)   --->   "%MemBank_B_load_547 = load i16* %MemBank_B_addr_547, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3243 'load' 'MemBank_B_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 314 <SV = 313> <Delay = 6.50>
ST_314 : Operation 3244 [1/2] (3.25ns)   --->   "%MemBank_B_load_546 = load i16* %MemBank_B_addr_546, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3244 'load' 'MemBank_B_load_546' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3245 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_546 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 546" [mnist_AXI_Stream.cpp:136]   --->   Operation 3245 'getelementptr' 'MemBank_Out_addr_546' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3246 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_546, i16* %MemBank_Out_addr_546, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3247 [1/2] (3.25ns)   --->   "%MemBank_B_load_547 = load i16* %MemBank_B_addr_547, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3247 'load' 'MemBank_B_load_547' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3248 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_547 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 547" [mnist_AXI_Stream.cpp:136]   --->   Operation 3248 'getelementptr' 'MemBank_Out_addr_547' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3249 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_547, i16* %MemBank_Out_addr_547, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3250 [1/1] (0.00ns)   --->   "%MemBank_B_addr_548 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 548" [mnist_AXI_Stream.cpp:136]   --->   Operation 3250 'getelementptr' 'MemBank_B_addr_548' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3251 [2/2] (3.25ns)   --->   "%MemBank_B_load_548 = load i16* %MemBank_B_addr_548, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3251 'load' 'MemBank_B_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_314 : Operation 3252 [1/1] (0.00ns)   --->   "%MemBank_B_addr_549 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 549" [mnist_AXI_Stream.cpp:136]   --->   Operation 3252 'getelementptr' 'MemBank_B_addr_549' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3253 [2/2] (3.25ns)   --->   "%MemBank_B_load_549 = load i16* %MemBank_B_addr_549, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3253 'load' 'MemBank_B_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 315 <SV = 314> <Delay = 6.50>
ST_315 : Operation 3254 [1/2] (3.25ns)   --->   "%MemBank_B_load_548 = load i16* %MemBank_B_addr_548, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3254 'load' 'MemBank_B_load_548' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3255 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_548 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 548" [mnist_AXI_Stream.cpp:136]   --->   Operation 3255 'getelementptr' 'MemBank_Out_addr_548' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3256 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_548, i16* %MemBank_Out_addr_548, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3256 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3257 [1/2] (3.25ns)   --->   "%MemBank_B_load_549 = load i16* %MemBank_B_addr_549, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3257 'load' 'MemBank_B_load_549' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3258 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_549 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 549" [mnist_AXI_Stream.cpp:136]   --->   Operation 3258 'getelementptr' 'MemBank_Out_addr_549' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3259 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_549, i16* %MemBank_Out_addr_549, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3259 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3260 [1/1] (0.00ns)   --->   "%MemBank_B_addr_550 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 550" [mnist_AXI_Stream.cpp:136]   --->   Operation 3260 'getelementptr' 'MemBank_B_addr_550' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3261 [2/2] (3.25ns)   --->   "%MemBank_B_load_550 = load i16* %MemBank_B_addr_550, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3261 'load' 'MemBank_B_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_315 : Operation 3262 [1/1] (0.00ns)   --->   "%MemBank_B_addr_551 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 551" [mnist_AXI_Stream.cpp:136]   --->   Operation 3262 'getelementptr' 'MemBank_B_addr_551' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 3263 [2/2] (3.25ns)   --->   "%MemBank_B_load_551 = load i16* %MemBank_B_addr_551, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3263 'load' 'MemBank_B_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 316 <SV = 315> <Delay = 6.50>
ST_316 : Operation 3264 [1/2] (3.25ns)   --->   "%MemBank_B_load_550 = load i16* %MemBank_B_addr_550, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3264 'load' 'MemBank_B_load_550' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3265 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_550 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 550" [mnist_AXI_Stream.cpp:136]   --->   Operation 3265 'getelementptr' 'MemBank_Out_addr_550' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3266 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_550, i16* %MemBank_Out_addr_550, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3267 [1/2] (3.25ns)   --->   "%MemBank_B_load_551 = load i16* %MemBank_B_addr_551, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3267 'load' 'MemBank_B_load_551' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3268 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_551 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 551" [mnist_AXI_Stream.cpp:136]   --->   Operation 3268 'getelementptr' 'MemBank_Out_addr_551' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3269 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_551, i16* %MemBank_Out_addr_551, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3270 [1/1] (0.00ns)   --->   "%MemBank_B_addr_552 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 552" [mnist_AXI_Stream.cpp:136]   --->   Operation 3270 'getelementptr' 'MemBank_B_addr_552' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3271 [2/2] (3.25ns)   --->   "%MemBank_B_load_552 = load i16* %MemBank_B_addr_552, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3271 'load' 'MemBank_B_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_316 : Operation 3272 [1/1] (0.00ns)   --->   "%MemBank_B_addr_553 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 553" [mnist_AXI_Stream.cpp:136]   --->   Operation 3272 'getelementptr' 'MemBank_B_addr_553' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3273 [2/2] (3.25ns)   --->   "%MemBank_B_load_553 = load i16* %MemBank_B_addr_553, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3273 'load' 'MemBank_B_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 317 <SV = 316> <Delay = 6.50>
ST_317 : Operation 3274 [1/2] (3.25ns)   --->   "%MemBank_B_load_552 = load i16* %MemBank_B_addr_552, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3274 'load' 'MemBank_B_load_552' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3275 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_552 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 552" [mnist_AXI_Stream.cpp:136]   --->   Operation 3275 'getelementptr' 'MemBank_Out_addr_552' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3276 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_552, i16* %MemBank_Out_addr_552, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3276 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3277 [1/2] (3.25ns)   --->   "%MemBank_B_load_553 = load i16* %MemBank_B_addr_553, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3277 'load' 'MemBank_B_load_553' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3278 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_553 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 553" [mnist_AXI_Stream.cpp:136]   --->   Operation 3278 'getelementptr' 'MemBank_Out_addr_553' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3279 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_553, i16* %MemBank_Out_addr_553, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3280 [1/1] (0.00ns)   --->   "%MemBank_B_addr_554 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 554" [mnist_AXI_Stream.cpp:136]   --->   Operation 3280 'getelementptr' 'MemBank_B_addr_554' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3281 [2/2] (3.25ns)   --->   "%MemBank_B_load_554 = load i16* %MemBank_B_addr_554, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3281 'load' 'MemBank_B_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_317 : Operation 3282 [1/1] (0.00ns)   --->   "%MemBank_B_addr_555 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 555" [mnist_AXI_Stream.cpp:136]   --->   Operation 3282 'getelementptr' 'MemBank_B_addr_555' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 3283 [2/2] (3.25ns)   --->   "%MemBank_B_load_555 = load i16* %MemBank_B_addr_555, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3283 'load' 'MemBank_B_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 318 <SV = 317> <Delay = 6.50>
ST_318 : Operation 3284 [1/2] (3.25ns)   --->   "%MemBank_B_load_554 = load i16* %MemBank_B_addr_554, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3284 'load' 'MemBank_B_load_554' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3285 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_554 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 554" [mnist_AXI_Stream.cpp:136]   --->   Operation 3285 'getelementptr' 'MemBank_Out_addr_554' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3286 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_554, i16* %MemBank_Out_addr_554, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3287 [1/2] (3.25ns)   --->   "%MemBank_B_load_555 = load i16* %MemBank_B_addr_555, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3287 'load' 'MemBank_B_load_555' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3288 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_555 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 555" [mnist_AXI_Stream.cpp:136]   --->   Operation 3288 'getelementptr' 'MemBank_Out_addr_555' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3289 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_555, i16* %MemBank_Out_addr_555, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3290 [1/1] (0.00ns)   --->   "%MemBank_B_addr_556 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 556" [mnist_AXI_Stream.cpp:136]   --->   Operation 3290 'getelementptr' 'MemBank_B_addr_556' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3291 [2/2] (3.25ns)   --->   "%MemBank_B_load_556 = load i16* %MemBank_B_addr_556, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3291 'load' 'MemBank_B_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_318 : Operation 3292 [1/1] (0.00ns)   --->   "%MemBank_B_addr_557 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 557" [mnist_AXI_Stream.cpp:136]   --->   Operation 3292 'getelementptr' 'MemBank_B_addr_557' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3293 [2/2] (3.25ns)   --->   "%MemBank_B_load_557 = load i16* %MemBank_B_addr_557, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3293 'load' 'MemBank_B_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 319 <SV = 318> <Delay = 6.50>
ST_319 : Operation 3294 [1/2] (3.25ns)   --->   "%MemBank_B_load_556 = load i16* %MemBank_B_addr_556, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3294 'load' 'MemBank_B_load_556' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3295 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_556 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 556" [mnist_AXI_Stream.cpp:136]   --->   Operation 3295 'getelementptr' 'MemBank_Out_addr_556' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3296 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_556, i16* %MemBank_Out_addr_556, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3297 [1/2] (3.25ns)   --->   "%MemBank_B_load_557 = load i16* %MemBank_B_addr_557, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3297 'load' 'MemBank_B_load_557' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3298 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_557 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 557" [mnist_AXI_Stream.cpp:136]   --->   Operation 3298 'getelementptr' 'MemBank_Out_addr_557' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3299 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_557, i16* %MemBank_Out_addr_557, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3299 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3300 [1/1] (0.00ns)   --->   "%MemBank_B_addr_558 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 558" [mnist_AXI_Stream.cpp:136]   --->   Operation 3300 'getelementptr' 'MemBank_B_addr_558' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3301 [2/2] (3.25ns)   --->   "%MemBank_B_load_558 = load i16* %MemBank_B_addr_558, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3301 'load' 'MemBank_B_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_319 : Operation 3302 [1/1] (0.00ns)   --->   "%MemBank_B_addr_559 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 559" [mnist_AXI_Stream.cpp:136]   --->   Operation 3302 'getelementptr' 'MemBank_B_addr_559' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 3303 [2/2] (3.25ns)   --->   "%MemBank_B_load_559 = load i16* %MemBank_B_addr_559, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3303 'load' 'MemBank_B_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 320 <SV = 319> <Delay = 6.50>
ST_320 : Operation 3304 [1/2] (3.25ns)   --->   "%MemBank_B_load_558 = load i16* %MemBank_B_addr_558, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3304 'load' 'MemBank_B_load_558' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3305 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_558 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 558" [mnist_AXI_Stream.cpp:136]   --->   Operation 3305 'getelementptr' 'MemBank_Out_addr_558' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3306 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_558, i16* %MemBank_Out_addr_558, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3307 [1/2] (3.25ns)   --->   "%MemBank_B_load_559 = load i16* %MemBank_B_addr_559, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3307 'load' 'MemBank_B_load_559' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3308 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_559 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 559" [mnist_AXI_Stream.cpp:136]   --->   Operation 3308 'getelementptr' 'MemBank_Out_addr_559' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3309 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_559, i16* %MemBank_Out_addr_559, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3309 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3310 [1/1] (0.00ns)   --->   "%MemBank_B_addr_560 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 560" [mnist_AXI_Stream.cpp:136]   --->   Operation 3310 'getelementptr' 'MemBank_B_addr_560' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3311 [2/2] (3.25ns)   --->   "%MemBank_B_load_560 = load i16* %MemBank_B_addr_560, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3311 'load' 'MemBank_B_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_320 : Operation 3312 [1/1] (0.00ns)   --->   "%MemBank_B_addr_561 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 561" [mnist_AXI_Stream.cpp:136]   --->   Operation 3312 'getelementptr' 'MemBank_B_addr_561' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3313 [2/2] (3.25ns)   --->   "%MemBank_B_load_561 = load i16* %MemBank_B_addr_561, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3313 'load' 'MemBank_B_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 321 <SV = 320> <Delay = 6.50>
ST_321 : Operation 3314 [1/2] (3.25ns)   --->   "%MemBank_B_load_560 = load i16* %MemBank_B_addr_560, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3314 'load' 'MemBank_B_load_560' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3315 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_560 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 560" [mnist_AXI_Stream.cpp:136]   --->   Operation 3315 'getelementptr' 'MemBank_Out_addr_560' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3316 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_560, i16* %MemBank_Out_addr_560, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3317 [1/2] (3.25ns)   --->   "%MemBank_B_load_561 = load i16* %MemBank_B_addr_561, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3317 'load' 'MemBank_B_load_561' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3318 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_561 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 561" [mnist_AXI_Stream.cpp:136]   --->   Operation 3318 'getelementptr' 'MemBank_Out_addr_561' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3319 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_561, i16* %MemBank_Out_addr_561, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3319 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3320 [1/1] (0.00ns)   --->   "%MemBank_B_addr_562 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 562" [mnist_AXI_Stream.cpp:136]   --->   Operation 3320 'getelementptr' 'MemBank_B_addr_562' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3321 [2/2] (3.25ns)   --->   "%MemBank_B_load_562 = load i16* %MemBank_B_addr_562, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3321 'load' 'MemBank_B_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_321 : Operation 3322 [1/1] (0.00ns)   --->   "%MemBank_B_addr_563 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 563" [mnist_AXI_Stream.cpp:136]   --->   Operation 3322 'getelementptr' 'MemBank_B_addr_563' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 3323 [2/2] (3.25ns)   --->   "%MemBank_B_load_563 = load i16* %MemBank_B_addr_563, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3323 'load' 'MemBank_B_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 322 <SV = 321> <Delay = 6.50>
ST_322 : Operation 3324 [1/2] (3.25ns)   --->   "%MemBank_B_load_562 = load i16* %MemBank_B_addr_562, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3324 'load' 'MemBank_B_load_562' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3325 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_562 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 562" [mnist_AXI_Stream.cpp:136]   --->   Operation 3325 'getelementptr' 'MemBank_Out_addr_562' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3326 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_562, i16* %MemBank_Out_addr_562, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3327 [1/2] (3.25ns)   --->   "%MemBank_B_load_563 = load i16* %MemBank_B_addr_563, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3327 'load' 'MemBank_B_load_563' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3328 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_563 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 563" [mnist_AXI_Stream.cpp:136]   --->   Operation 3328 'getelementptr' 'MemBank_Out_addr_563' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3329 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_563, i16* %MemBank_Out_addr_563, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3330 [1/1] (0.00ns)   --->   "%MemBank_B_addr_564 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 564" [mnist_AXI_Stream.cpp:136]   --->   Operation 3330 'getelementptr' 'MemBank_B_addr_564' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3331 [2/2] (3.25ns)   --->   "%MemBank_B_load_564 = load i16* %MemBank_B_addr_564, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3331 'load' 'MemBank_B_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_322 : Operation 3332 [1/1] (0.00ns)   --->   "%MemBank_B_addr_565 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 565" [mnist_AXI_Stream.cpp:136]   --->   Operation 3332 'getelementptr' 'MemBank_B_addr_565' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3333 [2/2] (3.25ns)   --->   "%MemBank_B_load_565 = load i16* %MemBank_B_addr_565, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3333 'load' 'MemBank_B_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 323 <SV = 322> <Delay = 6.50>
ST_323 : Operation 3334 [1/2] (3.25ns)   --->   "%MemBank_B_load_564 = load i16* %MemBank_B_addr_564, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3334 'load' 'MemBank_B_load_564' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3335 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_564 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 564" [mnist_AXI_Stream.cpp:136]   --->   Operation 3335 'getelementptr' 'MemBank_Out_addr_564' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3336 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_564, i16* %MemBank_Out_addr_564, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3336 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3337 [1/2] (3.25ns)   --->   "%MemBank_B_load_565 = load i16* %MemBank_B_addr_565, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3337 'load' 'MemBank_B_load_565' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3338 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_565 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 565" [mnist_AXI_Stream.cpp:136]   --->   Operation 3338 'getelementptr' 'MemBank_Out_addr_565' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3339 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_565, i16* %MemBank_Out_addr_565, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3339 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3340 [1/1] (0.00ns)   --->   "%MemBank_B_addr_566 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 566" [mnist_AXI_Stream.cpp:136]   --->   Operation 3340 'getelementptr' 'MemBank_B_addr_566' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3341 [2/2] (3.25ns)   --->   "%MemBank_B_load_566 = load i16* %MemBank_B_addr_566, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3341 'load' 'MemBank_B_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_323 : Operation 3342 [1/1] (0.00ns)   --->   "%MemBank_B_addr_567 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 567" [mnist_AXI_Stream.cpp:136]   --->   Operation 3342 'getelementptr' 'MemBank_B_addr_567' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 3343 [2/2] (3.25ns)   --->   "%MemBank_B_load_567 = load i16* %MemBank_B_addr_567, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3343 'load' 'MemBank_B_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 324 <SV = 323> <Delay = 6.50>
ST_324 : Operation 3344 [1/2] (3.25ns)   --->   "%MemBank_B_load_566 = load i16* %MemBank_B_addr_566, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3344 'load' 'MemBank_B_load_566' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3345 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_566 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 566" [mnist_AXI_Stream.cpp:136]   --->   Operation 3345 'getelementptr' 'MemBank_Out_addr_566' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3346 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_566, i16* %MemBank_Out_addr_566, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3347 [1/2] (3.25ns)   --->   "%MemBank_B_load_567 = load i16* %MemBank_B_addr_567, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3347 'load' 'MemBank_B_load_567' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3348 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_567 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 567" [mnist_AXI_Stream.cpp:136]   --->   Operation 3348 'getelementptr' 'MemBank_Out_addr_567' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3349 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_567, i16* %MemBank_Out_addr_567, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3349 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3350 [1/1] (0.00ns)   --->   "%MemBank_B_addr_568 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 568" [mnist_AXI_Stream.cpp:136]   --->   Operation 3350 'getelementptr' 'MemBank_B_addr_568' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3351 [2/2] (3.25ns)   --->   "%MemBank_B_load_568 = load i16* %MemBank_B_addr_568, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3351 'load' 'MemBank_B_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_324 : Operation 3352 [1/1] (0.00ns)   --->   "%MemBank_B_addr_569 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 569" [mnist_AXI_Stream.cpp:136]   --->   Operation 3352 'getelementptr' 'MemBank_B_addr_569' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3353 [2/2] (3.25ns)   --->   "%MemBank_B_load_569 = load i16* %MemBank_B_addr_569, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3353 'load' 'MemBank_B_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 325 <SV = 324> <Delay = 6.50>
ST_325 : Operation 3354 [1/2] (3.25ns)   --->   "%MemBank_B_load_568 = load i16* %MemBank_B_addr_568, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3354 'load' 'MemBank_B_load_568' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3355 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_568 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 568" [mnist_AXI_Stream.cpp:136]   --->   Operation 3355 'getelementptr' 'MemBank_Out_addr_568' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3356 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_568, i16* %MemBank_Out_addr_568, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3357 [1/2] (3.25ns)   --->   "%MemBank_B_load_569 = load i16* %MemBank_B_addr_569, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3357 'load' 'MemBank_B_load_569' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3358 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_569 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 569" [mnist_AXI_Stream.cpp:136]   --->   Operation 3358 'getelementptr' 'MemBank_Out_addr_569' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3359 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_569, i16* %MemBank_Out_addr_569, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3360 [1/1] (0.00ns)   --->   "%MemBank_B_addr_570 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 570" [mnist_AXI_Stream.cpp:136]   --->   Operation 3360 'getelementptr' 'MemBank_B_addr_570' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3361 [2/2] (3.25ns)   --->   "%MemBank_B_load_570 = load i16* %MemBank_B_addr_570, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3361 'load' 'MemBank_B_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_325 : Operation 3362 [1/1] (0.00ns)   --->   "%MemBank_B_addr_571 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 571" [mnist_AXI_Stream.cpp:136]   --->   Operation 3362 'getelementptr' 'MemBank_B_addr_571' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 3363 [2/2] (3.25ns)   --->   "%MemBank_B_load_571 = load i16* %MemBank_B_addr_571, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3363 'load' 'MemBank_B_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 326 <SV = 325> <Delay = 6.50>
ST_326 : Operation 3364 [1/2] (3.25ns)   --->   "%MemBank_B_load_570 = load i16* %MemBank_B_addr_570, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3364 'load' 'MemBank_B_load_570' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3365 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_570 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 570" [mnist_AXI_Stream.cpp:136]   --->   Operation 3365 'getelementptr' 'MemBank_Out_addr_570' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3366 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_570, i16* %MemBank_Out_addr_570, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3367 [1/2] (3.25ns)   --->   "%MemBank_B_load_571 = load i16* %MemBank_B_addr_571, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3367 'load' 'MemBank_B_load_571' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3368 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_571 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 571" [mnist_AXI_Stream.cpp:136]   --->   Operation 3368 'getelementptr' 'MemBank_Out_addr_571' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3369 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_571, i16* %MemBank_Out_addr_571, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3370 [1/1] (0.00ns)   --->   "%MemBank_B_addr_572 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 572" [mnist_AXI_Stream.cpp:136]   --->   Operation 3370 'getelementptr' 'MemBank_B_addr_572' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3371 [2/2] (3.25ns)   --->   "%MemBank_B_load_572 = load i16* %MemBank_B_addr_572, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3371 'load' 'MemBank_B_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_326 : Operation 3372 [1/1] (0.00ns)   --->   "%MemBank_B_addr_573 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 573" [mnist_AXI_Stream.cpp:136]   --->   Operation 3372 'getelementptr' 'MemBank_B_addr_573' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3373 [2/2] (3.25ns)   --->   "%MemBank_B_load_573 = load i16* %MemBank_B_addr_573, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3373 'load' 'MemBank_B_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 327 <SV = 326> <Delay = 6.50>
ST_327 : Operation 3374 [1/2] (3.25ns)   --->   "%MemBank_B_load_572 = load i16* %MemBank_B_addr_572, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3374 'load' 'MemBank_B_load_572' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3375 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_572 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 572" [mnist_AXI_Stream.cpp:136]   --->   Operation 3375 'getelementptr' 'MemBank_Out_addr_572' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3376 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_572, i16* %MemBank_Out_addr_572, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3376 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3377 [1/2] (3.25ns)   --->   "%MemBank_B_load_573 = load i16* %MemBank_B_addr_573, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3377 'load' 'MemBank_B_load_573' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3378 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_573 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 573" [mnist_AXI_Stream.cpp:136]   --->   Operation 3378 'getelementptr' 'MemBank_Out_addr_573' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3379 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_573, i16* %MemBank_Out_addr_573, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3380 [1/1] (0.00ns)   --->   "%MemBank_B_addr_574 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 574" [mnist_AXI_Stream.cpp:136]   --->   Operation 3380 'getelementptr' 'MemBank_B_addr_574' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3381 [2/2] (3.25ns)   --->   "%MemBank_B_load_574 = load i16* %MemBank_B_addr_574, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3381 'load' 'MemBank_B_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_327 : Operation 3382 [1/1] (0.00ns)   --->   "%MemBank_B_addr_575 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 575" [mnist_AXI_Stream.cpp:136]   --->   Operation 3382 'getelementptr' 'MemBank_B_addr_575' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 3383 [2/2] (3.25ns)   --->   "%MemBank_B_load_575 = load i16* %MemBank_B_addr_575, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3383 'load' 'MemBank_B_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 328 <SV = 327> <Delay = 6.50>
ST_328 : Operation 3384 [1/2] (3.25ns)   --->   "%MemBank_B_load_574 = load i16* %MemBank_B_addr_574, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3384 'load' 'MemBank_B_load_574' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3385 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_574 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 574" [mnist_AXI_Stream.cpp:136]   --->   Operation 3385 'getelementptr' 'MemBank_Out_addr_574' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3386 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_574, i16* %MemBank_Out_addr_574, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3387 [1/2] (3.25ns)   --->   "%MemBank_B_load_575 = load i16* %MemBank_B_addr_575, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3387 'load' 'MemBank_B_load_575' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3388 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_575 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 575" [mnist_AXI_Stream.cpp:136]   --->   Operation 3388 'getelementptr' 'MemBank_Out_addr_575' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3389 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_575, i16* %MemBank_Out_addr_575, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3389 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3390 [1/1] (0.00ns)   --->   "%MemBank_B_addr_576 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 576" [mnist_AXI_Stream.cpp:136]   --->   Operation 3390 'getelementptr' 'MemBank_B_addr_576' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3391 [2/2] (3.25ns)   --->   "%MemBank_B_load_576 = load i16* %MemBank_B_addr_576, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3391 'load' 'MemBank_B_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_328 : Operation 3392 [1/1] (0.00ns)   --->   "%MemBank_B_addr_577 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 577" [mnist_AXI_Stream.cpp:136]   --->   Operation 3392 'getelementptr' 'MemBank_B_addr_577' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3393 [2/2] (3.25ns)   --->   "%MemBank_B_load_577 = load i16* %MemBank_B_addr_577, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3393 'load' 'MemBank_B_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 329 <SV = 328> <Delay = 6.50>
ST_329 : Operation 3394 [1/2] (3.25ns)   --->   "%MemBank_B_load_576 = load i16* %MemBank_B_addr_576, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3394 'load' 'MemBank_B_load_576' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3395 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_576 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 576" [mnist_AXI_Stream.cpp:136]   --->   Operation 3395 'getelementptr' 'MemBank_Out_addr_576' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3396 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_576, i16* %MemBank_Out_addr_576, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3397 [1/2] (3.25ns)   --->   "%MemBank_B_load_577 = load i16* %MemBank_B_addr_577, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3397 'load' 'MemBank_B_load_577' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3398 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_577 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 577" [mnist_AXI_Stream.cpp:136]   --->   Operation 3398 'getelementptr' 'MemBank_Out_addr_577' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3399 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_577, i16* %MemBank_Out_addr_577, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3400 [1/1] (0.00ns)   --->   "%MemBank_B_addr_578 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 578" [mnist_AXI_Stream.cpp:136]   --->   Operation 3400 'getelementptr' 'MemBank_B_addr_578' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3401 [2/2] (3.25ns)   --->   "%MemBank_B_load_578 = load i16* %MemBank_B_addr_578, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3401 'load' 'MemBank_B_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_329 : Operation 3402 [1/1] (0.00ns)   --->   "%MemBank_B_addr_579 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 579" [mnist_AXI_Stream.cpp:136]   --->   Operation 3402 'getelementptr' 'MemBank_B_addr_579' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 3403 [2/2] (3.25ns)   --->   "%MemBank_B_load_579 = load i16* %MemBank_B_addr_579, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3403 'load' 'MemBank_B_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 330 <SV = 329> <Delay = 6.50>
ST_330 : Operation 3404 [1/2] (3.25ns)   --->   "%MemBank_B_load_578 = load i16* %MemBank_B_addr_578, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3404 'load' 'MemBank_B_load_578' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3405 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_578 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 578" [mnist_AXI_Stream.cpp:136]   --->   Operation 3405 'getelementptr' 'MemBank_Out_addr_578' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3406 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_578, i16* %MemBank_Out_addr_578, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3406 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3407 [1/2] (3.25ns)   --->   "%MemBank_B_load_579 = load i16* %MemBank_B_addr_579, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3407 'load' 'MemBank_B_load_579' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3408 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_579 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 579" [mnist_AXI_Stream.cpp:136]   --->   Operation 3408 'getelementptr' 'MemBank_Out_addr_579' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3409 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_579, i16* %MemBank_Out_addr_579, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3410 [1/1] (0.00ns)   --->   "%MemBank_B_addr_580 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 580" [mnist_AXI_Stream.cpp:136]   --->   Operation 3410 'getelementptr' 'MemBank_B_addr_580' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3411 [2/2] (3.25ns)   --->   "%MemBank_B_load_580 = load i16* %MemBank_B_addr_580, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3411 'load' 'MemBank_B_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_330 : Operation 3412 [1/1] (0.00ns)   --->   "%MemBank_B_addr_581 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 581" [mnist_AXI_Stream.cpp:136]   --->   Operation 3412 'getelementptr' 'MemBank_B_addr_581' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3413 [2/2] (3.25ns)   --->   "%MemBank_B_load_581 = load i16* %MemBank_B_addr_581, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3413 'load' 'MemBank_B_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 331 <SV = 330> <Delay = 6.50>
ST_331 : Operation 3414 [1/2] (3.25ns)   --->   "%MemBank_B_load_580 = load i16* %MemBank_B_addr_580, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3414 'load' 'MemBank_B_load_580' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3415 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_580 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 580" [mnist_AXI_Stream.cpp:136]   --->   Operation 3415 'getelementptr' 'MemBank_Out_addr_580' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3416 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_580, i16* %MemBank_Out_addr_580, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3417 [1/2] (3.25ns)   --->   "%MemBank_B_load_581 = load i16* %MemBank_B_addr_581, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3417 'load' 'MemBank_B_load_581' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3418 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_581 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 581" [mnist_AXI_Stream.cpp:136]   --->   Operation 3418 'getelementptr' 'MemBank_Out_addr_581' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3419 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_581, i16* %MemBank_Out_addr_581, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3420 [1/1] (0.00ns)   --->   "%MemBank_B_addr_582 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 582" [mnist_AXI_Stream.cpp:136]   --->   Operation 3420 'getelementptr' 'MemBank_B_addr_582' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3421 [2/2] (3.25ns)   --->   "%MemBank_B_load_582 = load i16* %MemBank_B_addr_582, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3421 'load' 'MemBank_B_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_331 : Operation 3422 [1/1] (0.00ns)   --->   "%MemBank_B_addr_583 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 583" [mnist_AXI_Stream.cpp:136]   --->   Operation 3422 'getelementptr' 'MemBank_B_addr_583' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 3423 [2/2] (3.25ns)   --->   "%MemBank_B_load_583 = load i16* %MemBank_B_addr_583, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3423 'load' 'MemBank_B_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 332 <SV = 331> <Delay = 6.50>
ST_332 : Operation 3424 [1/2] (3.25ns)   --->   "%MemBank_B_load_582 = load i16* %MemBank_B_addr_582, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3424 'load' 'MemBank_B_load_582' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3425 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_582 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 582" [mnist_AXI_Stream.cpp:136]   --->   Operation 3425 'getelementptr' 'MemBank_Out_addr_582' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3426 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_582, i16* %MemBank_Out_addr_582, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3427 [1/2] (3.25ns)   --->   "%MemBank_B_load_583 = load i16* %MemBank_B_addr_583, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3427 'load' 'MemBank_B_load_583' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3428 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_583 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 583" [mnist_AXI_Stream.cpp:136]   --->   Operation 3428 'getelementptr' 'MemBank_Out_addr_583' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3429 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_583, i16* %MemBank_Out_addr_583, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3430 [1/1] (0.00ns)   --->   "%MemBank_B_addr_584 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 584" [mnist_AXI_Stream.cpp:136]   --->   Operation 3430 'getelementptr' 'MemBank_B_addr_584' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3431 [2/2] (3.25ns)   --->   "%MemBank_B_load_584 = load i16* %MemBank_B_addr_584, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3431 'load' 'MemBank_B_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_332 : Operation 3432 [1/1] (0.00ns)   --->   "%MemBank_B_addr_585 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 585" [mnist_AXI_Stream.cpp:136]   --->   Operation 3432 'getelementptr' 'MemBank_B_addr_585' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 3433 [2/2] (3.25ns)   --->   "%MemBank_B_load_585 = load i16* %MemBank_B_addr_585, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3433 'load' 'MemBank_B_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 333 <SV = 332> <Delay = 6.50>
ST_333 : Operation 3434 [1/2] (3.25ns)   --->   "%MemBank_B_load_584 = load i16* %MemBank_B_addr_584, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3434 'load' 'MemBank_B_load_584' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3435 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_584 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 584" [mnist_AXI_Stream.cpp:136]   --->   Operation 3435 'getelementptr' 'MemBank_Out_addr_584' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3436 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_584, i16* %MemBank_Out_addr_584, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3437 [1/2] (3.25ns)   --->   "%MemBank_B_load_585 = load i16* %MemBank_B_addr_585, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3437 'load' 'MemBank_B_load_585' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3438 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_585 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 585" [mnist_AXI_Stream.cpp:136]   --->   Operation 3438 'getelementptr' 'MemBank_Out_addr_585' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3439 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_585, i16* %MemBank_Out_addr_585, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3439 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3440 [1/1] (0.00ns)   --->   "%MemBank_B_addr_586 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 586" [mnist_AXI_Stream.cpp:136]   --->   Operation 3440 'getelementptr' 'MemBank_B_addr_586' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3441 [2/2] (3.25ns)   --->   "%MemBank_B_load_586 = load i16* %MemBank_B_addr_586, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3441 'load' 'MemBank_B_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_333 : Operation 3442 [1/1] (0.00ns)   --->   "%MemBank_B_addr_587 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 587" [mnist_AXI_Stream.cpp:136]   --->   Operation 3442 'getelementptr' 'MemBank_B_addr_587' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 3443 [2/2] (3.25ns)   --->   "%MemBank_B_load_587 = load i16* %MemBank_B_addr_587, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3443 'load' 'MemBank_B_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 334 <SV = 333> <Delay = 6.50>
ST_334 : Operation 3444 [1/2] (3.25ns)   --->   "%MemBank_B_load_586 = load i16* %MemBank_B_addr_586, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3444 'load' 'MemBank_B_load_586' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3445 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_586 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 586" [mnist_AXI_Stream.cpp:136]   --->   Operation 3445 'getelementptr' 'MemBank_Out_addr_586' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3446 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_586, i16* %MemBank_Out_addr_586, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3446 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3447 [1/2] (3.25ns)   --->   "%MemBank_B_load_587 = load i16* %MemBank_B_addr_587, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3447 'load' 'MemBank_B_load_587' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3448 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_587 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 587" [mnist_AXI_Stream.cpp:136]   --->   Operation 3448 'getelementptr' 'MemBank_Out_addr_587' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3449 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_587, i16* %MemBank_Out_addr_587, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3449 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3450 [1/1] (0.00ns)   --->   "%MemBank_B_addr_588 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 588" [mnist_AXI_Stream.cpp:136]   --->   Operation 3450 'getelementptr' 'MemBank_B_addr_588' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3451 [2/2] (3.25ns)   --->   "%MemBank_B_load_588 = load i16* %MemBank_B_addr_588, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3451 'load' 'MemBank_B_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_334 : Operation 3452 [1/1] (0.00ns)   --->   "%MemBank_B_addr_589 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 589" [mnist_AXI_Stream.cpp:136]   --->   Operation 3452 'getelementptr' 'MemBank_B_addr_589' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3453 [2/2] (3.25ns)   --->   "%MemBank_B_load_589 = load i16* %MemBank_B_addr_589, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3453 'load' 'MemBank_B_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 335 <SV = 334> <Delay = 6.50>
ST_335 : Operation 3454 [1/2] (3.25ns)   --->   "%MemBank_B_load_588 = load i16* %MemBank_B_addr_588, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3454 'load' 'MemBank_B_load_588' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3455 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_588 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 588" [mnist_AXI_Stream.cpp:136]   --->   Operation 3455 'getelementptr' 'MemBank_Out_addr_588' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3456 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_588, i16* %MemBank_Out_addr_588, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3456 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3457 [1/2] (3.25ns)   --->   "%MemBank_B_load_589 = load i16* %MemBank_B_addr_589, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3457 'load' 'MemBank_B_load_589' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3458 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_589 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 589" [mnist_AXI_Stream.cpp:136]   --->   Operation 3458 'getelementptr' 'MemBank_Out_addr_589' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3459 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_589, i16* %MemBank_Out_addr_589, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3459 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3460 [1/1] (0.00ns)   --->   "%MemBank_B_addr_590 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 590" [mnist_AXI_Stream.cpp:136]   --->   Operation 3460 'getelementptr' 'MemBank_B_addr_590' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3461 [2/2] (3.25ns)   --->   "%MemBank_B_load_590 = load i16* %MemBank_B_addr_590, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3461 'load' 'MemBank_B_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_335 : Operation 3462 [1/1] (0.00ns)   --->   "%MemBank_B_addr_591 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 591" [mnist_AXI_Stream.cpp:136]   --->   Operation 3462 'getelementptr' 'MemBank_B_addr_591' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 3463 [2/2] (3.25ns)   --->   "%MemBank_B_load_591 = load i16* %MemBank_B_addr_591, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3463 'load' 'MemBank_B_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 336 <SV = 335> <Delay = 6.50>
ST_336 : Operation 3464 [1/2] (3.25ns)   --->   "%MemBank_B_load_590 = load i16* %MemBank_B_addr_590, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3464 'load' 'MemBank_B_load_590' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3465 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_590 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 590" [mnist_AXI_Stream.cpp:136]   --->   Operation 3465 'getelementptr' 'MemBank_Out_addr_590' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3466 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_590, i16* %MemBank_Out_addr_590, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3467 [1/2] (3.25ns)   --->   "%MemBank_B_load_591 = load i16* %MemBank_B_addr_591, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3467 'load' 'MemBank_B_load_591' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3468 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_591 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 591" [mnist_AXI_Stream.cpp:136]   --->   Operation 3468 'getelementptr' 'MemBank_Out_addr_591' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3469 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_591, i16* %MemBank_Out_addr_591, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3469 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3470 [1/1] (0.00ns)   --->   "%MemBank_B_addr_592 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 592" [mnist_AXI_Stream.cpp:136]   --->   Operation 3470 'getelementptr' 'MemBank_B_addr_592' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3471 [2/2] (3.25ns)   --->   "%MemBank_B_load_592 = load i16* %MemBank_B_addr_592, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3471 'load' 'MemBank_B_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_336 : Operation 3472 [1/1] (0.00ns)   --->   "%MemBank_B_addr_593 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 593" [mnist_AXI_Stream.cpp:136]   --->   Operation 3472 'getelementptr' 'MemBank_B_addr_593' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3473 [2/2] (3.25ns)   --->   "%MemBank_B_load_593 = load i16* %MemBank_B_addr_593, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3473 'load' 'MemBank_B_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 337 <SV = 336> <Delay = 6.50>
ST_337 : Operation 3474 [1/2] (3.25ns)   --->   "%MemBank_B_load_592 = load i16* %MemBank_B_addr_592, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3474 'load' 'MemBank_B_load_592' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3475 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_592 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 592" [mnist_AXI_Stream.cpp:136]   --->   Operation 3475 'getelementptr' 'MemBank_Out_addr_592' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3476 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_592, i16* %MemBank_Out_addr_592, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3476 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3477 [1/2] (3.25ns)   --->   "%MemBank_B_load_593 = load i16* %MemBank_B_addr_593, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3477 'load' 'MemBank_B_load_593' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3478 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_593 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 593" [mnist_AXI_Stream.cpp:136]   --->   Operation 3478 'getelementptr' 'MemBank_Out_addr_593' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3479 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_593, i16* %MemBank_Out_addr_593, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3479 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3480 [1/1] (0.00ns)   --->   "%MemBank_B_addr_594 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 594" [mnist_AXI_Stream.cpp:136]   --->   Operation 3480 'getelementptr' 'MemBank_B_addr_594' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3481 [2/2] (3.25ns)   --->   "%MemBank_B_load_594 = load i16* %MemBank_B_addr_594, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3481 'load' 'MemBank_B_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_337 : Operation 3482 [1/1] (0.00ns)   --->   "%MemBank_B_addr_595 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 595" [mnist_AXI_Stream.cpp:136]   --->   Operation 3482 'getelementptr' 'MemBank_B_addr_595' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3483 [2/2] (3.25ns)   --->   "%MemBank_B_load_595 = load i16* %MemBank_B_addr_595, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3483 'load' 'MemBank_B_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 338 <SV = 337> <Delay = 6.50>
ST_338 : Operation 3484 [1/2] (3.25ns)   --->   "%MemBank_B_load_594 = load i16* %MemBank_B_addr_594, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3484 'load' 'MemBank_B_load_594' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3485 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_594 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 594" [mnist_AXI_Stream.cpp:136]   --->   Operation 3485 'getelementptr' 'MemBank_Out_addr_594' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3486 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_594, i16* %MemBank_Out_addr_594, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3487 [1/2] (3.25ns)   --->   "%MemBank_B_load_595 = load i16* %MemBank_B_addr_595, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3487 'load' 'MemBank_B_load_595' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3488 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_595 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 595" [mnist_AXI_Stream.cpp:136]   --->   Operation 3488 'getelementptr' 'MemBank_Out_addr_595' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3489 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_595, i16* %MemBank_Out_addr_595, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3490 [1/1] (0.00ns)   --->   "%MemBank_B_addr_596 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 596" [mnist_AXI_Stream.cpp:136]   --->   Operation 3490 'getelementptr' 'MemBank_B_addr_596' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3491 [2/2] (3.25ns)   --->   "%MemBank_B_load_596 = load i16* %MemBank_B_addr_596, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3491 'load' 'MemBank_B_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_338 : Operation 3492 [1/1] (0.00ns)   --->   "%MemBank_B_addr_597 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 597" [mnist_AXI_Stream.cpp:136]   --->   Operation 3492 'getelementptr' 'MemBank_B_addr_597' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3493 [2/2] (3.25ns)   --->   "%MemBank_B_load_597 = load i16* %MemBank_B_addr_597, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3493 'load' 'MemBank_B_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 339 <SV = 338> <Delay = 6.50>
ST_339 : Operation 3494 [1/2] (3.25ns)   --->   "%MemBank_B_load_596 = load i16* %MemBank_B_addr_596, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3494 'load' 'MemBank_B_load_596' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3495 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_596 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 596" [mnist_AXI_Stream.cpp:136]   --->   Operation 3495 'getelementptr' 'MemBank_Out_addr_596' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3496 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_596, i16* %MemBank_Out_addr_596, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3497 [1/2] (3.25ns)   --->   "%MemBank_B_load_597 = load i16* %MemBank_B_addr_597, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3497 'load' 'MemBank_B_load_597' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3498 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_597 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 597" [mnist_AXI_Stream.cpp:136]   --->   Operation 3498 'getelementptr' 'MemBank_Out_addr_597' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3499 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_597, i16* %MemBank_Out_addr_597, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3499 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3500 [1/1] (0.00ns)   --->   "%MemBank_B_addr_598 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 598" [mnist_AXI_Stream.cpp:136]   --->   Operation 3500 'getelementptr' 'MemBank_B_addr_598' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3501 [2/2] (3.25ns)   --->   "%MemBank_B_load_598 = load i16* %MemBank_B_addr_598, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3501 'load' 'MemBank_B_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_339 : Operation 3502 [1/1] (0.00ns)   --->   "%MemBank_B_addr_599 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 599" [mnist_AXI_Stream.cpp:136]   --->   Operation 3502 'getelementptr' 'MemBank_B_addr_599' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3503 [2/2] (3.25ns)   --->   "%MemBank_B_load_599 = load i16* %MemBank_B_addr_599, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3503 'load' 'MemBank_B_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 340 <SV = 339> <Delay = 6.50>
ST_340 : Operation 3504 [1/2] (3.25ns)   --->   "%MemBank_B_load_598 = load i16* %MemBank_B_addr_598, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3504 'load' 'MemBank_B_load_598' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3505 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_598 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 598" [mnist_AXI_Stream.cpp:136]   --->   Operation 3505 'getelementptr' 'MemBank_Out_addr_598' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3506 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_598, i16* %MemBank_Out_addr_598, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3507 [1/2] (3.25ns)   --->   "%MemBank_B_load_599 = load i16* %MemBank_B_addr_599, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3507 'load' 'MemBank_B_load_599' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3508 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_599 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 599" [mnist_AXI_Stream.cpp:136]   --->   Operation 3508 'getelementptr' 'MemBank_Out_addr_599' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3509 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_599, i16* %MemBank_Out_addr_599, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3509 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3510 [1/1] (0.00ns)   --->   "%MemBank_B_addr_600 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 600" [mnist_AXI_Stream.cpp:136]   --->   Operation 3510 'getelementptr' 'MemBank_B_addr_600' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3511 [2/2] (3.25ns)   --->   "%MemBank_B_load_600 = load i16* %MemBank_B_addr_600, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3511 'load' 'MemBank_B_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_340 : Operation 3512 [1/1] (0.00ns)   --->   "%MemBank_B_addr_601 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 601" [mnist_AXI_Stream.cpp:136]   --->   Operation 3512 'getelementptr' 'MemBank_B_addr_601' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3513 [2/2] (3.25ns)   --->   "%MemBank_B_load_601 = load i16* %MemBank_B_addr_601, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3513 'load' 'MemBank_B_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 341 <SV = 340> <Delay = 6.50>
ST_341 : Operation 3514 [1/2] (3.25ns)   --->   "%MemBank_B_load_600 = load i16* %MemBank_B_addr_600, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3514 'load' 'MemBank_B_load_600' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3515 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_600 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 600" [mnist_AXI_Stream.cpp:136]   --->   Operation 3515 'getelementptr' 'MemBank_Out_addr_600' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3516 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_600, i16* %MemBank_Out_addr_600, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3517 [1/2] (3.25ns)   --->   "%MemBank_B_load_601 = load i16* %MemBank_B_addr_601, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3517 'load' 'MemBank_B_load_601' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3518 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_601 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 601" [mnist_AXI_Stream.cpp:136]   --->   Operation 3518 'getelementptr' 'MemBank_Out_addr_601' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3519 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_601, i16* %MemBank_Out_addr_601, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3519 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3520 [1/1] (0.00ns)   --->   "%MemBank_B_addr_602 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 602" [mnist_AXI_Stream.cpp:136]   --->   Operation 3520 'getelementptr' 'MemBank_B_addr_602' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3521 [2/2] (3.25ns)   --->   "%MemBank_B_load_602 = load i16* %MemBank_B_addr_602, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3521 'load' 'MemBank_B_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_341 : Operation 3522 [1/1] (0.00ns)   --->   "%MemBank_B_addr_603 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 603" [mnist_AXI_Stream.cpp:136]   --->   Operation 3522 'getelementptr' 'MemBank_B_addr_603' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3523 [2/2] (3.25ns)   --->   "%MemBank_B_load_603 = load i16* %MemBank_B_addr_603, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3523 'load' 'MemBank_B_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 342 <SV = 341> <Delay = 6.50>
ST_342 : Operation 3524 [1/2] (3.25ns)   --->   "%MemBank_B_load_602 = load i16* %MemBank_B_addr_602, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3524 'load' 'MemBank_B_load_602' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3525 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_602 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 602" [mnist_AXI_Stream.cpp:136]   --->   Operation 3525 'getelementptr' 'MemBank_Out_addr_602' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3526 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_602, i16* %MemBank_Out_addr_602, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3527 [1/2] (3.25ns)   --->   "%MemBank_B_load_603 = load i16* %MemBank_B_addr_603, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3527 'load' 'MemBank_B_load_603' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3528 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_603 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 603" [mnist_AXI_Stream.cpp:136]   --->   Operation 3528 'getelementptr' 'MemBank_Out_addr_603' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3529 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_603, i16* %MemBank_Out_addr_603, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3530 [1/1] (0.00ns)   --->   "%MemBank_B_addr_604 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 604" [mnist_AXI_Stream.cpp:136]   --->   Operation 3530 'getelementptr' 'MemBank_B_addr_604' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3531 [2/2] (3.25ns)   --->   "%MemBank_B_load_604 = load i16* %MemBank_B_addr_604, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3531 'load' 'MemBank_B_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_342 : Operation 3532 [1/1] (0.00ns)   --->   "%MemBank_B_addr_605 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 605" [mnist_AXI_Stream.cpp:136]   --->   Operation 3532 'getelementptr' 'MemBank_B_addr_605' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3533 [2/2] (3.25ns)   --->   "%MemBank_B_load_605 = load i16* %MemBank_B_addr_605, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3533 'load' 'MemBank_B_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 343 <SV = 342> <Delay = 6.50>
ST_343 : Operation 3534 [1/2] (3.25ns)   --->   "%MemBank_B_load_604 = load i16* %MemBank_B_addr_604, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3534 'load' 'MemBank_B_load_604' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3535 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_604 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 604" [mnist_AXI_Stream.cpp:136]   --->   Operation 3535 'getelementptr' 'MemBank_Out_addr_604' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3536 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_604, i16* %MemBank_Out_addr_604, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3536 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3537 [1/2] (3.25ns)   --->   "%MemBank_B_load_605 = load i16* %MemBank_B_addr_605, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3537 'load' 'MemBank_B_load_605' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3538 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_605 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 605" [mnist_AXI_Stream.cpp:136]   --->   Operation 3538 'getelementptr' 'MemBank_Out_addr_605' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3539 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_605, i16* %MemBank_Out_addr_605, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3540 [1/1] (0.00ns)   --->   "%MemBank_B_addr_606 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 606" [mnist_AXI_Stream.cpp:136]   --->   Operation 3540 'getelementptr' 'MemBank_B_addr_606' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3541 [2/2] (3.25ns)   --->   "%MemBank_B_load_606 = load i16* %MemBank_B_addr_606, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3541 'load' 'MemBank_B_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_343 : Operation 3542 [1/1] (0.00ns)   --->   "%MemBank_B_addr_607 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 607" [mnist_AXI_Stream.cpp:136]   --->   Operation 3542 'getelementptr' 'MemBank_B_addr_607' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 3543 [2/2] (3.25ns)   --->   "%MemBank_B_load_607 = load i16* %MemBank_B_addr_607, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3543 'load' 'MemBank_B_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 344 <SV = 343> <Delay = 6.50>
ST_344 : Operation 3544 [1/2] (3.25ns)   --->   "%MemBank_B_load_606 = load i16* %MemBank_B_addr_606, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3544 'load' 'MemBank_B_load_606' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3545 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_606 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 606" [mnist_AXI_Stream.cpp:136]   --->   Operation 3545 'getelementptr' 'MemBank_Out_addr_606' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3546 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_606, i16* %MemBank_Out_addr_606, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3546 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3547 [1/2] (3.25ns)   --->   "%MemBank_B_load_607 = load i16* %MemBank_B_addr_607, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3547 'load' 'MemBank_B_load_607' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3548 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_607 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 607" [mnist_AXI_Stream.cpp:136]   --->   Operation 3548 'getelementptr' 'MemBank_Out_addr_607' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3549 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_607, i16* %MemBank_Out_addr_607, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3549 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3550 [1/1] (0.00ns)   --->   "%MemBank_B_addr_608 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 608" [mnist_AXI_Stream.cpp:136]   --->   Operation 3550 'getelementptr' 'MemBank_B_addr_608' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3551 [2/2] (3.25ns)   --->   "%MemBank_B_load_608 = load i16* %MemBank_B_addr_608, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3551 'load' 'MemBank_B_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_344 : Operation 3552 [1/1] (0.00ns)   --->   "%MemBank_B_addr_609 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 609" [mnist_AXI_Stream.cpp:136]   --->   Operation 3552 'getelementptr' 'MemBank_B_addr_609' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 3553 [2/2] (3.25ns)   --->   "%MemBank_B_load_609 = load i16* %MemBank_B_addr_609, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3553 'load' 'MemBank_B_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 345 <SV = 344> <Delay = 6.50>
ST_345 : Operation 3554 [1/2] (3.25ns)   --->   "%MemBank_B_load_608 = load i16* %MemBank_B_addr_608, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3554 'load' 'MemBank_B_load_608' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3555 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_608 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 608" [mnist_AXI_Stream.cpp:136]   --->   Operation 3555 'getelementptr' 'MemBank_Out_addr_608' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3556 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_608, i16* %MemBank_Out_addr_608, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3556 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3557 [1/2] (3.25ns)   --->   "%MemBank_B_load_609 = load i16* %MemBank_B_addr_609, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3557 'load' 'MemBank_B_load_609' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3558 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_609 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 609" [mnist_AXI_Stream.cpp:136]   --->   Operation 3558 'getelementptr' 'MemBank_Out_addr_609' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3559 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_609, i16* %MemBank_Out_addr_609, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3559 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3560 [1/1] (0.00ns)   --->   "%MemBank_B_addr_610 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 610" [mnist_AXI_Stream.cpp:136]   --->   Operation 3560 'getelementptr' 'MemBank_B_addr_610' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3561 [2/2] (3.25ns)   --->   "%MemBank_B_load_610 = load i16* %MemBank_B_addr_610, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3561 'load' 'MemBank_B_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_345 : Operation 3562 [1/1] (0.00ns)   --->   "%MemBank_B_addr_611 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 611" [mnist_AXI_Stream.cpp:136]   --->   Operation 3562 'getelementptr' 'MemBank_B_addr_611' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 3563 [2/2] (3.25ns)   --->   "%MemBank_B_load_611 = load i16* %MemBank_B_addr_611, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3563 'load' 'MemBank_B_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 346 <SV = 345> <Delay = 6.50>
ST_346 : Operation 3564 [1/2] (3.25ns)   --->   "%MemBank_B_load_610 = load i16* %MemBank_B_addr_610, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3564 'load' 'MemBank_B_load_610' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3565 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_610 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 610" [mnist_AXI_Stream.cpp:136]   --->   Operation 3565 'getelementptr' 'MemBank_Out_addr_610' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3566 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_610, i16* %MemBank_Out_addr_610, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3566 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3567 [1/2] (3.25ns)   --->   "%MemBank_B_load_611 = load i16* %MemBank_B_addr_611, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3567 'load' 'MemBank_B_load_611' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3568 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_611 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 611" [mnist_AXI_Stream.cpp:136]   --->   Operation 3568 'getelementptr' 'MemBank_Out_addr_611' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3569 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_611, i16* %MemBank_Out_addr_611, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3570 [1/1] (0.00ns)   --->   "%MemBank_B_addr_612 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 612" [mnist_AXI_Stream.cpp:136]   --->   Operation 3570 'getelementptr' 'MemBank_B_addr_612' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3571 [2/2] (3.25ns)   --->   "%MemBank_B_load_612 = load i16* %MemBank_B_addr_612, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3571 'load' 'MemBank_B_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_346 : Operation 3572 [1/1] (0.00ns)   --->   "%MemBank_B_addr_613 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 613" [mnist_AXI_Stream.cpp:136]   --->   Operation 3572 'getelementptr' 'MemBank_B_addr_613' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3573 [2/2] (3.25ns)   --->   "%MemBank_B_load_613 = load i16* %MemBank_B_addr_613, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3573 'load' 'MemBank_B_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 347 <SV = 346> <Delay = 6.50>
ST_347 : Operation 3574 [1/2] (3.25ns)   --->   "%MemBank_B_load_612 = load i16* %MemBank_B_addr_612, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3574 'load' 'MemBank_B_load_612' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3575 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_612 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 612" [mnist_AXI_Stream.cpp:136]   --->   Operation 3575 'getelementptr' 'MemBank_Out_addr_612' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3576 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_612, i16* %MemBank_Out_addr_612, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3576 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3577 [1/2] (3.25ns)   --->   "%MemBank_B_load_613 = load i16* %MemBank_B_addr_613, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3577 'load' 'MemBank_B_load_613' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3578 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_613 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 613" [mnist_AXI_Stream.cpp:136]   --->   Operation 3578 'getelementptr' 'MemBank_Out_addr_613' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3579 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_613, i16* %MemBank_Out_addr_613, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3579 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3580 [1/1] (0.00ns)   --->   "%MemBank_B_addr_614 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 614" [mnist_AXI_Stream.cpp:136]   --->   Operation 3580 'getelementptr' 'MemBank_B_addr_614' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3581 [2/2] (3.25ns)   --->   "%MemBank_B_load_614 = load i16* %MemBank_B_addr_614, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3581 'load' 'MemBank_B_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_347 : Operation 3582 [1/1] (0.00ns)   --->   "%MemBank_B_addr_615 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 615" [mnist_AXI_Stream.cpp:136]   --->   Operation 3582 'getelementptr' 'MemBank_B_addr_615' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 3583 [2/2] (3.25ns)   --->   "%MemBank_B_load_615 = load i16* %MemBank_B_addr_615, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3583 'load' 'MemBank_B_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 348 <SV = 347> <Delay = 6.50>
ST_348 : Operation 3584 [1/2] (3.25ns)   --->   "%MemBank_B_load_614 = load i16* %MemBank_B_addr_614, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3584 'load' 'MemBank_B_load_614' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3585 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_614 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 614" [mnist_AXI_Stream.cpp:136]   --->   Operation 3585 'getelementptr' 'MemBank_Out_addr_614' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3586 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_614, i16* %MemBank_Out_addr_614, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3587 [1/2] (3.25ns)   --->   "%MemBank_B_load_615 = load i16* %MemBank_B_addr_615, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3587 'load' 'MemBank_B_load_615' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3588 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_615 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 615" [mnist_AXI_Stream.cpp:136]   --->   Operation 3588 'getelementptr' 'MemBank_Out_addr_615' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3589 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_615, i16* %MemBank_Out_addr_615, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3590 [1/1] (0.00ns)   --->   "%MemBank_B_addr_616 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 616" [mnist_AXI_Stream.cpp:136]   --->   Operation 3590 'getelementptr' 'MemBank_B_addr_616' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3591 [2/2] (3.25ns)   --->   "%MemBank_B_load_616 = load i16* %MemBank_B_addr_616, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3591 'load' 'MemBank_B_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_348 : Operation 3592 [1/1] (0.00ns)   --->   "%MemBank_B_addr_617 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 617" [mnist_AXI_Stream.cpp:136]   --->   Operation 3592 'getelementptr' 'MemBank_B_addr_617' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3593 [2/2] (3.25ns)   --->   "%MemBank_B_load_617 = load i16* %MemBank_B_addr_617, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3593 'load' 'MemBank_B_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 349 <SV = 348> <Delay = 6.50>
ST_349 : Operation 3594 [1/2] (3.25ns)   --->   "%MemBank_B_load_616 = load i16* %MemBank_B_addr_616, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3594 'load' 'MemBank_B_load_616' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3595 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_616 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 616" [mnist_AXI_Stream.cpp:136]   --->   Operation 3595 'getelementptr' 'MemBank_Out_addr_616' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3596 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_616, i16* %MemBank_Out_addr_616, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3596 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3597 [1/2] (3.25ns)   --->   "%MemBank_B_load_617 = load i16* %MemBank_B_addr_617, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3597 'load' 'MemBank_B_load_617' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3598 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_617 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 617" [mnist_AXI_Stream.cpp:136]   --->   Operation 3598 'getelementptr' 'MemBank_Out_addr_617' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3599 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_617, i16* %MemBank_Out_addr_617, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3599 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3600 [1/1] (0.00ns)   --->   "%MemBank_B_addr_618 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 618" [mnist_AXI_Stream.cpp:136]   --->   Operation 3600 'getelementptr' 'MemBank_B_addr_618' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3601 [2/2] (3.25ns)   --->   "%MemBank_B_load_618 = load i16* %MemBank_B_addr_618, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3601 'load' 'MemBank_B_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_349 : Operation 3602 [1/1] (0.00ns)   --->   "%MemBank_B_addr_619 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 619" [mnist_AXI_Stream.cpp:136]   --->   Operation 3602 'getelementptr' 'MemBank_B_addr_619' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3603 [2/2] (3.25ns)   --->   "%MemBank_B_load_619 = load i16* %MemBank_B_addr_619, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3603 'load' 'MemBank_B_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 350 <SV = 349> <Delay = 6.50>
ST_350 : Operation 3604 [1/2] (3.25ns)   --->   "%MemBank_B_load_618 = load i16* %MemBank_B_addr_618, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3604 'load' 'MemBank_B_load_618' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3605 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_618 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 618" [mnist_AXI_Stream.cpp:136]   --->   Operation 3605 'getelementptr' 'MemBank_Out_addr_618' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3606 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_618, i16* %MemBank_Out_addr_618, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3606 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3607 [1/2] (3.25ns)   --->   "%MemBank_B_load_619 = load i16* %MemBank_B_addr_619, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3607 'load' 'MemBank_B_load_619' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3608 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_619 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 619" [mnist_AXI_Stream.cpp:136]   --->   Operation 3608 'getelementptr' 'MemBank_Out_addr_619' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3609 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_619, i16* %MemBank_Out_addr_619, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3610 [1/1] (0.00ns)   --->   "%MemBank_B_addr_620 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 620" [mnist_AXI_Stream.cpp:136]   --->   Operation 3610 'getelementptr' 'MemBank_B_addr_620' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3611 [2/2] (3.25ns)   --->   "%MemBank_B_load_620 = load i16* %MemBank_B_addr_620, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3611 'load' 'MemBank_B_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_350 : Operation 3612 [1/1] (0.00ns)   --->   "%MemBank_B_addr_621 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 621" [mnist_AXI_Stream.cpp:136]   --->   Operation 3612 'getelementptr' 'MemBank_B_addr_621' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3613 [2/2] (3.25ns)   --->   "%MemBank_B_load_621 = load i16* %MemBank_B_addr_621, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3613 'load' 'MemBank_B_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 351 <SV = 350> <Delay = 6.50>
ST_351 : Operation 3614 [1/2] (3.25ns)   --->   "%MemBank_B_load_620 = load i16* %MemBank_B_addr_620, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3614 'load' 'MemBank_B_load_620' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3615 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_620 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 620" [mnist_AXI_Stream.cpp:136]   --->   Operation 3615 'getelementptr' 'MemBank_Out_addr_620' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3616 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_620, i16* %MemBank_Out_addr_620, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3617 [1/2] (3.25ns)   --->   "%MemBank_B_load_621 = load i16* %MemBank_B_addr_621, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3617 'load' 'MemBank_B_load_621' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3618 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_621 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 621" [mnist_AXI_Stream.cpp:136]   --->   Operation 3618 'getelementptr' 'MemBank_Out_addr_621' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3619 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_621, i16* %MemBank_Out_addr_621, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3619 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3620 [1/1] (0.00ns)   --->   "%MemBank_B_addr_622 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 622" [mnist_AXI_Stream.cpp:136]   --->   Operation 3620 'getelementptr' 'MemBank_B_addr_622' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3621 [2/2] (3.25ns)   --->   "%MemBank_B_load_622 = load i16* %MemBank_B_addr_622, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3621 'load' 'MemBank_B_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_351 : Operation 3622 [1/1] (0.00ns)   --->   "%MemBank_B_addr_623 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 623" [mnist_AXI_Stream.cpp:136]   --->   Operation 3622 'getelementptr' 'MemBank_B_addr_623' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3623 [2/2] (3.25ns)   --->   "%MemBank_B_load_623 = load i16* %MemBank_B_addr_623, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3623 'load' 'MemBank_B_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 352 <SV = 351> <Delay = 6.50>
ST_352 : Operation 3624 [1/2] (3.25ns)   --->   "%MemBank_B_load_622 = load i16* %MemBank_B_addr_622, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3624 'load' 'MemBank_B_load_622' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3625 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_622 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 622" [mnist_AXI_Stream.cpp:136]   --->   Operation 3625 'getelementptr' 'MemBank_Out_addr_622' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3626 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_622, i16* %MemBank_Out_addr_622, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3627 [1/2] (3.25ns)   --->   "%MemBank_B_load_623 = load i16* %MemBank_B_addr_623, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3627 'load' 'MemBank_B_load_623' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3628 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_623 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 623" [mnist_AXI_Stream.cpp:136]   --->   Operation 3628 'getelementptr' 'MemBank_Out_addr_623' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3629 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_623, i16* %MemBank_Out_addr_623, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3630 [1/1] (0.00ns)   --->   "%MemBank_B_addr_624 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 624" [mnist_AXI_Stream.cpp:136]   --->   Operation 3630 'getelementptr' 'MemBank_B_addr_624' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3631 [2/2] (3.25ns)   --->   "%MemBank_B_load_624 = load i16* %MemBank_B_addr_624, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3631 'load' 'MemBank_B_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_352 : Operation 3632 [1/1] (0.00ns)   --->   "%MemBank_B_addr_625 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 625" [mnist_AXI_Stream.cpp:136]   --->   Operation 3632 'getelementptr' 'MemBank_B_addr_625' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3633 [2/2] (3.25ns)   --->   "%MemBank_B_load_625 = load i16* %MemBank_B_addr_625, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3633 'load' 'MemBank_B_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 353 <SV = 352> <Delay = 6.50>
ST_353 : Operation 3634 [1/2] (3.25ns)   --->   "%MemBank_B_load_624 = load i16* %MemBank_B_addr_624, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3634 'load' 'MemBank_B_load_624' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3635 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_624 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 624" [mnist_AXI_Stream.cpp:136]   --->   Operation 3635 'getelementptr' 'MemBank_Out_addr_624' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3636 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_624, i16* %MemBank_Out_addr_624, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3637 [1/2] (3.25ns)   --->   "%MemBank_B_load_625 = load i16* %MemBank_B_addr_625, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3637 'load' 'MemBank_B_load_625' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3638 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_625 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 625" [mnist_AXI_Stream.cpp:136]   --->   Operation 3638 'getelementptr' 'MemBank_Out_addr_625' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3639 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_625, i16* %MemBank_Out_addr_625, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3639 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3640 [1/1] (0.00ns)   --->   "%MemBank_B_addr_626 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 626" [mnist_AXI_Stream.cpp:136]   --->   Operation 3640 'getelementptr' 'MemBank_B_addr_626' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3641 [2/2] (3.25ns)   --->   "%MemBank_B_load_626 = load i16* %MemBank_B_addr_626, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3641 'load' 'MemBank_B_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_353 : Operation 3642 [1/1] (0.00ns)   --->   "%MemBank_B_addr_627 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 627" [mnist_AXI_Stream.cpp:136]   --->   Operation 3642 'getelementptr' 'MemBank_B_addr_627' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3643 [2/2] (3.25ns)   --->   "%MemBank_B_load_627 = load i16* %MemBank_B_addr_627, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3643 'load' 'MemBank_B_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 354 <SV = 353> <Delay = 6.50>
ST_354 : Operation 3644 [1/2] (3.25ns)   --->   "%MemBank_B_load_626 = load i16* %MemBank_B_addr_626, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3644 'load' 'MemBank_B_load_626' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3645 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_626 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 626" [mnist_AXI_Stream.cpp:136]   --->   Operation 3645 'getelementptr' 'MemBank_Out_addr_626' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3646 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_626, i16* %MemBank_Out_addr_626, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3646 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3647 [1/2] (3.25ns)   --->   "%MemBank_B_load_627 = load i16* %MemBank_B_addr_627, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3647 'load' 'MemBank_B_load_627' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3648 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_627 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 627" [mnist_AXI_Stream.cpp:136]   --->   Operation 3648 'getelementptr' 'MemBank_Out_addr_627' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3649 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_627, i16* %MemBank_Out_addr_627, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3649 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3650 [1/1] (0.00ns)   --->   "%MemBank_B_addr_628 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 628" [mnist_AXI_Stream.cpp:136]   --->   Operation 3650 'getelementptr' 'MemBank_B_addr_628' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3651 [2/2] (3.25ns)   --->   "%MemBank_B_load_628 = load i16* %MemBank_B_addr_628, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3651 'load' 'MemBank_B_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_354 : Operation 3652 [1/1] (0.00ns)   --->   "%MemBank_B_addr_629 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 629" [mnist_AXI_Stream.cpp:136]   --->   Operation 3652 'getelementptr' 'MemBank_B_addr_629' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3653 [2/2] (3.25ns)   --->   "%MemBank_B_load_629 = load i16* %MemBank_B_addr_629, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3653 'load' 'MemBank_B_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 355 <SV = 354> <Delay = 6.50>
ST_355 : Operation 3654 [1/2] (3.25ns)   --->   "%MemBank_B_load_628 = load i16* %MemBank_B_addr_628, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3654 'load' 'MemBank_B_load_628' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3655 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_628 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 628" [mnist_AXI_Stream.cpp:136]   --->   Operation 3655 'getelementptr' 'MemBank_Out_addr_628' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3656 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_628, i16* %MemBank_Out_addr_628, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3657 [1/2] (3.25ns)   --->   "%MemBank_B_load_629 = load i16* %MemBank_B_addr_629, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3657 'load' 'MemBank_B_load_629' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3658 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_629 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 629" [mnist_AXI_Stream.cpp:136]   --->   Operation 3658 'getelementptr' 'MemBank_Out_addr_629' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3659 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_629, i16* %MemBank_Out_addr_629, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3659 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3660 [1/1] (0.00ns)   --->   "%MemBank_B_addr_630 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 630" [mnist_AXI_Stream.cpp:136]   --->   Operation 3660 'getelementptr' 'MemBank_B_addr_630' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3661 [2/2] (3.25ns)   --->   "%MemBank_B_load_630 = load i16* %MemBank_B_addr_630, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3661 'load' 'MemBank_B_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_355 : Operation 3662 [1/1] (0.00ns)   --->   "%MemBank_B_addr_631 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 631" [mnist_AXI_Stream.cpp:136]   --->   Operation 3662 'getelementptr' 'MemBank_B_addr_631' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3663 [2/2] (3.25ns)   --->   "%MemBank_B_load_631 = load i16* %MemBank_B_addr_631, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3663 'load' 'MemBank_B_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 356 <SV = 355> <Delay = 6.50>
ST_356 : Operation 3664 [1/2] (3.25ns)   --->   "%MemBank_B_load_630 = load i16* %MemBank_B_addr_630, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3664 'load' 'MemBank_B_load_630' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3665 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_630 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 630" [mnist_AXI_Stream.cpp:136]   --->   Operation 3665 'getelementptr' 'MemBank_Out_addr_630' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3666 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_630, i16* %MemBank_Out_addr_630, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3666 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3667 [1/2] (3.25ns)   --->   "%MemBank_B_load_631 = load i16* %MemBank_B_addr_631, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3667 'load' 'MemBank_B_load_631' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3668 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_631 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 631" [mnist_AXI_Stream.cpp:136]   --->   Operation 3668 'getelementptr' 'MemBank_Out_addr_631' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3669 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_631, i16* %MemBank_Out_addr_631, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3669 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3670 [1/1] (0.00ns)   --->   "%MemBank_B_addr_632 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 632" [mnist_AXI_Stream.cpp:136]   --->   Operation 3670 'getelementptr' 'MemBank_B_addr_632' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3671 [2/2] (3.25ns)   --->   "%MemBank_B_load_632 = load i16* %MemBank_B_addr_632, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3671 'load' 'MemBank_B_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_356 : Operation 3672 [1/1] (0.00ns)   --->   "%MemBank_B_addr_633 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 633" [mnist_AXI_Stream.cpp:136]   --->   Operation 3672 'getelementptr' 'MemBank_B_addr_633' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3673 [2/2] (3.25ns)   --->   "%MemBank_B_load_633 = load i16* %MemBank_B_addr_633, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3673 'load' 'MemBank_B_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 357 <SV = 356> <Delay = 6.50>
ST_357 : Operation 3674 [1/2] (3.25ns)   --->   "%MemBank_B_load_632 = load i16* %MemBank_B_addr_632, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3674 'load' 'MemBank_B_load_632' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3675 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_632 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 632" [mnist_AXI_Stream.cpp:136]   --->   Operation 3675 'getelementptr' 'MemBank_Out_addr_632' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3676 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_632, i16* %MemBank_Out_addr_632, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3677 [1/2] (3.25ns)   --->   "%MemBank_B_load_633 = load i16* %MemBank_B_addr_633, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3677 'load' 'MemBank_B_load_633' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3678 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_633 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 633" [mnist_AXI_Stream.cpp:136]   --->   Operation 3678 'getelementptr' 'MemBank_Out_addr_633' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3679 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_633, i16* %MemBank_Out_addr_633, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3679 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3680 [1/1] (0.00ns)   --->   "%MemBank_B_addr_634 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 634" [mnist_AXI_Stream.cpp:136]   --->   Operation 3680 'getelementptr' 'MemBank_B_addr_634' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3681 [2/2] (3.25ns)   --->   "%MemBank_B_load_634 = load i16* %MemBank_B_addr_634, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3681 'load' 'MemBank_B_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_357 : Operation 3682 [1/1] (0.00ns)   --->   "%MemBank_B_addr_635 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 635" [mnist_AXI_Stream.cpp:136]   --->   Operation 3682 'getelementptr' 'MemBank_B_addr_635' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3683 [2/2] (3.25ns)   --->   "%MemBank_B_load_635 = load i16* %MemBank_B_addr_635, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3683 'load' 'MemBank_B_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 358 <SV = 357> <Delay = 6.50>
ST_358 : Operation 3684 [1/2] (3.25ns)   --->   "%MemBank_B_load_634 = load i16* %MemBank_B_addr_634, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3684 'load' 'MemBank_B_load_634' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3685 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_634 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 634" [mnist_AXI_Stream.cpp:136]   --->   Operation 3685 'getelementptr' 'MemBank_Out_addr_634' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3686 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_634, i16* %MemBank_Out_addr_634, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3687 [1/2] (3.25ns)   --->   "%MemBank_B_load_635 = load i16* %MemBank_B_addr_635, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3687 'load' 'MemBank_B_load_635' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3688 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_635 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 635" [mnist_AXI_Stream.cpp:136]   --->   Operation 3688 'getelementptr' 'MemBank_Out_addr_635' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3689 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_635, i16* %MemBank_Out_addr_635, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3689 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3690 [1/1] (0.00ns)   --->   "%MemBank_B_addr_636 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 636" [mnist_AXI_Stream.cpp:136]   --->   Operation 3690 'getelementptr' 'MemBank_B_addr_636' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3691 [2/2] (3.25ns)   --->   "%MemBank_B_load_636 = load i16* %MemBank_B_addr_636, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3691 'load' 'MemBank_B_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_358 : Operation 3692 [1/1] (0.00ns)   --->   "%MemBank_B_addr_637 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 637" [mnist_AXI_Stream.cpp:136]   --->   Operation 3692 'getelementptr' 'MemBank_B_addr_637' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3693 [2/2] (3.25ns)   --->   "%MemBank_B_load_637 = load i16* %MemBank_B_addr_637, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3693 'load' 'MemBank_B_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 359 <SV = 358> <Delay = 6.50>
ST_359 : Operation 3694 [1/2] (3.25ns)   --->   "%MemBank_B_load_636 = load i16* %MemBank_B_addr_636, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3694 'load' 'MemBank_B_load_636' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3695 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_636 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 636" [mnist_AXI_Stream.cpp:136]   --->   Operation 3695 'getelementptr' 'MemBank_Out_addr_636' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3696 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_636, i16* %MemBank_Out_addr_636, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3697 [1/2] (3.25ns)   --->   "%MemBank_B_load_637 = load i16* %MemBank_B_addr_637, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3697 'load' 'MemBank_B_load_637' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3698 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_637 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 637" [mnist_AXI_Stream.cpp:136]   --->   Operation 3698 'getelementptr' 'MemBank_Out_addr_637' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3699 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_637, i16* %MemBank_Out_addr_637, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3699 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3700 [1/1] (0.00ns)   --->   "%MemBank_B_addr_638 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 638" [mnist_AXI_Stream.cpp:136]   --->   Operation 3700 'getelementptr' 'MemBank_B_addr_638' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3701 [2/2] (3.25ns)   --->   "%MemBank_B_load_638 = load i16* %MemBank_B_addr_638, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3701 'load' 'MemBank_B_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_359 : Operation 3702 [1/1] (0.00ns)   --->   "%MemBank_B_addr_639 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 639" [mnist_AXI_Stream.cpp:136]   --->   Operation 3702 'getelementptr' 'MemBank_B_addr_639' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 3703 [2/2] (3.25ns)   --->   "%MemBank_B_load_639 = load i16* %MemBank_B_addr_639, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3703 'load' 'MemBank_B_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 360 <SV = 359> <Delay = 6.50>
ST_360 : Operation 3704 [1/2] (3.25ns)   --->   "%MemBank_B_load_638 = load i16* %MemBank_B_addr_638, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3704 'load' 'MemBank_B_load_638' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3705 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_638 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 638" [mnist_AXI_Stream.cpp:136]   --->   Operation 3705 'getelementptr' 'MemBank_Out_addr_638' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3706 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_638, i16* %MemBank_Out_addr_638, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3706 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3707 [1/2] (3.25ns)   --->   "%MemBank_B_load_639 = load i16* %MemBank_B_addr_639, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3707 'load' 'MemBank_B_load_639' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3708 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_639 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 639" [mnist_AXI_Stream.cpp:136]   --->   Operation 3708 'getelementptr' 'MemBank_Out_addr_639' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3709 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_639, i16* %MemBank_Out_addr_639, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3709 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3710 [1/1] (0.00ns)   --->   "%MemBank_B_addr_640 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 640" [mnist_AXI_Stream.cpp:136]   --->   Operation 3710 'getelementptr' 'MemBank_B_addr_640' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3711 [2/2] (3.25ns)   --->   "%MemBank_B_load_640 = load i16* %MemBank_B_addr_640, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3711 'load' 'MemBank_B_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_360 : Operation 3712 [1/1] (0.00ns)   --->   "%MemBank_B_addr_641 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 641" [mnist_AXI_Stream.cpp:136]   --->   Operation 3712 'getelementptr' 'MemBank_B_addr_641' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 3713 [2/2] (3.25ns)   --->   "%MemBank_B_load_641 = load i16* %MemBank_B_addr_641, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3713 'load' 'MemBank_B_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 361 <SV = 360> <Delay = 6.50>
ST_361 : Operation 3714 [1/2] (3.25ns)   --->   "%MemBank_B_load_640 = load i16* %MemBank_B_addr_640, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3714 'load' 'MemBank_B_load_640' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3715 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_640 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 640" [mnist_AXI_Stream.cpp:136]   --->   Operation 3715 'getelementptr' 'MemBank_Out_addr_640' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3716 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_640, i16* %MemBank_Out_addr_640, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3716 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3717 [1/2] (3.25ns)   --->   "%MemBank_B_load_641 = load i16* %MemBank_B_addr_641, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3717 'load' 'MemBank_B_load_641' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3718 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_641 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 641" [mnist_AXI_Stream.cpp:136]   --->   Operation 3718 'getelementptr' 'MemBank_Out_addr_641' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3719 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_641, i16* %MemBank_Out_addr_641, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3719 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3720 [1/1] (0.00ns)   --->   "%MemBank_B_addr_642 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 642" [mnist_AXI_Stream.cpp:136]   --->   Operation 3720 'getelementptr' 'MemBank_B_addr_642' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3721 [2/2] (3.25ns)   --->   "%MemBank_B_load_642 = load i16* %MemBank_B_addr_642, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3721 'load' 'MemBank_B_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_361 : Operation 3722 [1/1] (0.00ns)   --->   "%MemBank_B_addr_643 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 643" [mnist_AXI_Stream.cpp:136]   --->   Operation 3722 'getelementptr' 'MemBank_B_addr_643' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3723 [2/2] (3.25ns)   --->   "%MemBank_B_load_643 = load i16* %MemBank_B_addr_643, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3723 'load' 'MemBank_B_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 362 <SV = 361> <Delay = 6.50>
ST_362 : Operation 3724 [1/2] (3.25ns)   --->   "%MemBank_B_load_642 = load i16* %MemBank_B_addr_642, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3724 'load' 'MemBank_B_load_642' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3725 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_642 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 642" [mnist_AXI_Stream.cpp:136]   --->   Operation 3725 'getelementptr' 'MemBank_Out_addr_642' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3726 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_642, i16* %MemBank_Out_addr_642, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3727 [1/2] (3.25ns)   --->   "%MemBank_B_load_643 = load i16* %MemBank_B_addr_643, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3727 'load' 'MemBank_B_load_643' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3728 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_643 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 643" [mnist_AXI_Stream.cpp:136]   --->   Operation 3728 'getelementptr' 'MemBank_Out_addr_643' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3729 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_643, i16* %MemBank_Out_addr_643, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3729 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3730 [1/1] (0.00ns)   --->   "%MemBank_B_addr_644 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 644" [mnist_AXI_Stream.cpp:136]   --->   Operation 3730 'getelementptr' 'MemBank_B_addr_644' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3731 [2/2] (3.25ns)   --->   "%MemBank_B_load_644 = load i16* %MemBank_B_addr_644, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3731 'load' 'MemBank_B_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_362 : Operation 3732 [1/1] (0.00ns)   --->   "%MemBank_B_addr_645 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 645" [mnist_AXI_Stream.cpp:136]   --->   Operation 3732 'getelementptr' 'MemBank_B_addr_645' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3733 [2/2] (3.25ns)   --->   "%MemBank_B_load_645 = load i16* %MemBank_B_addr_645, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3733 'load' 'MemBank_B_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 363 <SV = 362> <Delay = 6.50>
ST_363 : Operation 3734 [1/2] (3.25ns)   --->   "%MemBank_B_load_644 = load i16* %MemBank_B_addr_644, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3734 'load' 'MemBank_B_load_644' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3735 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_644 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 644" [mnist_AXI_Stream.cpp:136]   --->   Operation 3735 'getelementptr' 'MemBank_Out_addr_644' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3736 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_644, i16* %MemBank_Out_addr_644, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3737 [1/2] (3.25ns)   --->   "%MemBank_B_load_645 = load i16* %MemBank_B_addr_645, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3737 'load' 'MemBank_B_load_645' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3738 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_645 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 645" [mnist_AXI_Stream.cpp:136]   --->   Operation 3738 'getelementptr' 'MemBank_Out_addr_645' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3739 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_645, i16* %MemBank_Out_addr_645, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3740 [1/1] (0.00ns)   --->   "%MemBank_B_addr_646 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 646" [mnist_AXI_Stream.cpp:136]   --->   Operation 3740 'getelementptr' 'MemBank_B_addr_646' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3741 [2/2] (3.25ns)   --->   "%MemBank_B_load_646 = load i16* %MemBank_B_addr_646, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3741 'load' 'MemBank_B_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_363 : Operation 3742 [1/1] (0.00ns)   --->   "%MemBank_B_addr_647 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 647" [mnist_AXI_Stream.cpp:136]   --->   Operation 3742 'getelementptr' 'MemBank_B_addr_647' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3743 [2/2] (3.25ns)   --->   "%MemBank_B_load_647 = load i16* %MemBank_B_addr_647, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3743 'load' 'MemBank_B_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 364 <SV = 363> <Delay = 6.50>
ST_364 : Operation 3744 [1/2] (3.25ns)   --->   "%MemBank_B_load_646 = load i16* %MemBank_B_addr_646, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3744 'load' 'MemBank_B_load_646' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3745 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_646 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 646" [mnist_AXI_Stream.cpp:136]   --->   Operation 3745 'getelementptr' 'MemBank_Out_addr_646' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3746 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_646, i16* %MemBank_Out_addr_646, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3747 [1/2] (3.25ns)   --->   "%MemBank_B_load_647 = load i16* %MemBank_B_addr_647, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3747 'load' 'MemBank_B_load_647' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3748 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_647 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 647" [mnist_AXI_Stream.cpp:136]   --->   Operation 3748 'getelementptr' 'MemBank_Out_addr_647' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3749 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_647, i16* %MemBank_Out_addr_647, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3749 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3750 [1/1] (0.00ns)   --->   "%MemBank_B_addr_648 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 648" [mnist_AXI_Stream.cpp:136]   --->   Operation 3750 'getelementptr' 'MemBank_B_addr_648' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3751 [2/2] (3.25ns)   --->   "%MemBank_B_load_648 = load i16* %MemBank_B_addr_648, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3751 'load' 'MemBank_B_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_364 : Operation 3752 [1/1] (0.00ns)   --->   "%MemBank_B_addr_649 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 649" [mnist_AXI_Stream.cpp:136]   --->   Operation 3752 'getelementptr' 'MemBank_B_addr_649' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3753 [2/2] (3.25ns)   --->   "%MemBank_B_load_649 = load i16* %MemBank_B_addr_649, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3753 'load' 'MemBank_B_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 365 <SV = 364> <Delay = 6.50>
ST_365 : Operation 3754 [1/2] (3.25ns)   --->   "%MemBank_B_load_648 = load i16* %MemBank_B_addr_648, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3754 'load' 'MemBank_B_load_648' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3755 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_648 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 648" [mnist_AXI_Stream.cpp:136]   --->   Operation 3755 'getelementptr' 'MemBank_Out_addr_648' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3756 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_648, i16* %MemBank_Out_addr_648, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3757 [1/2] (3.25ns)   --->   "%MemBank_B_load_649 = load i16* %MemBank_B_addr_649, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3757 'load' 'MemBank_B_load_649' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3758 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_649 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 649" [mnist_AXI_Stream.cpp:136]   --->   Operation 3758 'getelementptr' 'MemBank_Out_addr_649' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3759 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_649, i16* %MemBank_Out_addr_649, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3759 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3760 [1/1] (0.00ns)   --->   "%MemBank_B_addr_650 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 650" [mnist_AXI_Stream.cpp:136]   --->   Operation 3760 'getelementptr' 'MemBank_B_addr_650' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3761 [2/2] (3.25ns)   --->   "%MemBank_B_load_650 = load i16* %MemBank_B_addr_650, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3761 'load' 'MemBank_B_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_365 : Operation 3762 [1/1] (0.00ns)   --->   "%MemBank_B_addr_651 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 651" [mnist_AXI_Stream.cpp:136]   --->   Operation 3762 'getelementptr' 'MemBank_B_addr_651' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3763 [2/2] (3.25ns)   --->   "%MemBank_B_load_651 = load i16* %MemBank_B_addr_651, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3763 'load' 'MemBank_B_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 366 <SV = 365> <Delay = 6.50>
ST_366 : Operation 3764 [1/2] (3.25ns)   --->   "%MemBank_B_load_650 = load i16* %MemBank_B_addr_650, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3764 'load' 'MemBank_B_load_650' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3765 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_650 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 650" [mnist_AXI_Stream.cpp:136]   --->   Operation 3765 'getelementptr' 'MemBank_Out_addr_650' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3766 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_650, i16* %MemBank_Out_addr_650, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3766 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3767 [1/2] (3.25ns)   --->   "%MemBank_B_load_651 = load i16* %MemBank_B_addr_651, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3767 'load' 'MemBank_B_load_651' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3768 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_651 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 651" [mnist_AXI_Stream.cpp:136]   --->   Operation 3768 'getelementptr' 'MemBank_Out_addr_651' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3769 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_651, i16* %MemBank_Out_addr_651, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3769 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3770 [1/1] (0.00ns)   --->   "%MemBank_B_addr_652 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 652" [mnist_AXI_Stream.cpp:136]   --->   Operation 3770 'getelementptr' 'MemBank_B_addr_652' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3771 [2/2] (3.25ns)   --->   "%MemBank_B_load_652 = load i16* %MemBank_B_addr_652, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3771 'load' 'MemBank_B_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_366 : Operation 3772 [1/1] (0.00ns)   --->   "%MemBank_B_addr_653 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 653" [mnist_AXI_Stream.cpp:136]   --->   Operation 3772 'getelementptr' 'MemBank_B_addr_653' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3773 [2/2] (3.25ns)   --->   "%MemBank_B_load_653 = load i16* %MemBank_B_addr_653, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3773 'load' 'MemBank_B_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 367 <SV = 366> <Delay = 6.50>
ST_367 : Operation 3774 [1/2] (3.25ns)   --->   "%MemBank_B_load_652 = load i16* %MemBank_B_addr_652, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3774 'load' 'MemBank_B_load_652' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3775 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_652 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 652" [mnist_AXI_Stream.cpp:136]   --->   Operation 3775 'getelementptr' 'MemBank_Out_addr_652' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3776 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_652, i16* %MemBank_Out_addr_652, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3776 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3777 [1/2] (3.25ns)   --->   "%MemBank_B_load_653 = load i16* %MemBank_B_addr_653, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3777 'load' 'MemBank_B_load_653' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3778 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_653 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 653" [mnist_AXI_Stream.cpp:136]   --->   Operation 3778 'getelementptr' 'MemBank_Out_addr_653' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3779 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_653, i16* %MemBank_Out_addr_653, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3780 [1/1] (0.00ns)   --->   "%MemBank_B_addr_654 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 654" [mnist_AXI_Stream.cpp:136]   --->   Operation 3780 'getelementptr' 'MemBank_B_addr_654' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3781 [2/2] (3.25ns)   --->   "%MemBank_B_load_654 = load i16* %MemBank_B_addr_654, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3781 'load' 'MemBank_B_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_367 : Operation 3782 [1/1] (0.00ns)   --->   "%MemBank_B_addr_655 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 655" [mnist_AXI_Stream.cpp:136]   --->   Operation 3782 'getelementptr' 'MemBank_B_addr_655' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3783 [2/2] (3.25ns)   --->   "%MemBank_B_load_655 = load i16* %MemBank_B_addr_655, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3783 'load' 'MemBank_B_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 368 <SV = 367> <Delay = 6.50>
ST_368 : Operation 3784 [1/2] (3.25ns)   --->   "%MemBank_B_load_654 = load i16* %MemBank_B_addr_654, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3784 'load' 'MemBank_B_load_654' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3785 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_654 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 654" [mnist_AXI_Stream.cpp:136]   --->   Operation 3785 'getelementptr' 'MemBank_Out_addr_654' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3786 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_654, i16* %MemBank_Out_addr_654, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3786 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3787 [1/2] (3.25ns)   --->   "%MemBank_B_load_655 = load i16* %MemBank_B_addr_655, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3787 'load' 'MemBank_B_load_655' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3788 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_655 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 655" [mnist_AXI_Stream.cpp:136]   --->   Operation 3788 'getelementptr' 'MemBank_Out_addr_655' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3789 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_655, i16* %MemBank_Out_addr_655, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3789 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3790 [1/1] (0.00ns)   --->   "%MemBank_B_addr_656 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 656" [mnist_AXI_Stream.cpp:136]   --->   Operation 3790 'getelementptr' 'MemBank_B_addr_656' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3791 [2/2] (3.25ns)   --->   "%MemBank_B_load_656 = load i16* %MemBank_B_addr_656, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3791 'load' 'MemBank_B_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_368 : Operation 3792 [1/1] (0.00ns)   --->   "%MemBank_B_addr_657 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 657" [mnist_AXI_Stream.cpp:136]   --->   Operation 3792 'getelementptr' 'MemBank_B_addr_657' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3793 [2/2] (3.25ns)   --->   "%MemBank_B_load_657 = load i16* %MemBank_B_addr_657, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3793 'load' 'MemBank_B_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 369 <SV = 368> <Delay = 6.50>
ST_369 : Operation 3794 [1/2] (3.25ns)   --->   "%MemBank_B_load_656 = load i16* %MemBank_B_addr_656, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3794 'load' 'MemBank_B_load_656' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3795 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_656 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 656" [mnist_AXI_Stream.cpp:136]   --->   Operation 3795 'getelementptr' 'MemBank_Out_addr_656' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3796 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_656, i16* %MemBank_Out_addr_656, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3797 [1/2] (3.25ns)   --->   "%MemBank_B_load_657 = load i16* %MemBank_B_addr_657, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3797 'load' 'MemBank_B_load_657' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3798 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_657 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 657" [mnist_AXI_Stream.cpp:136]   --->   Operation 3798 'getelementptr' 'MemBank_Out_addr_657' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3799 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_657, i16* %MemBank_Out_addr_657, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3799 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3800 [1/1] (0.00ns)   --->   "%MemBank_B_addr_658 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 658" [mnist_AXI_Stream.cpp:136]   --->   Operation 3800 'getelementptr' 'MemBank_B_addr_658' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3801 [2/2] (3.25ns)   --->   "%MemBank_B_load_658 = load i16* %MemBank_B_addr_658, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3801 'load' 'MemBank_B_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_369 : Operation 3802 [1/1] (0.00ns)   --->   "%MemBank_B_addr_659 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 659" [mnist_AXI_Stream.cpp:136]   --->   Operation 3802 'getelementptr' 'MemBank_B_addr_659' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3803 [2/2] (3.25ns)   --->   "%MemBank_B_load_659 = load i16* %MemBank_B_addr_659, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3803 'load' 'MemBank_B_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 370 <SV = 369> <Delay = 6.50>
ST_370 : Operation 3804 [1/2] (3.25ns)   --->   "%MemBank_B_load_658 = load i16* %MemBank_B_addr_658, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3804 'load' 'MemBank_B_load_658' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3805 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_658 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 658" [mnist_AXI_Stream.cpp:136]   --->   Operation 3805 'getelementptr' 'MemBank_Out_addr_658' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3806 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_658, i16* %MemBank_Out_addr_658, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3806 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3807 [1/2] (3.25ns)   --->   "%MemBank_B_load_659 = load i16* %MemBank_B_addr_659, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3807 'load' 'MemBank_B_load_659' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3808 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_659 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 659" [mnist_AXI_Stream.cpp:136]   --->   Operation 3808 'getelementptr' 'MemBank_Out_addr_659' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3809 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_659, i16* %MemBank_Out_addr_659, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3809 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3810 [1/1] (0.00ns)   --->   "%MemBank_B_addr_660 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 660" [mnist_AXI_Stream.cpp:136]   --->   Operation 3810 'getelementptr' 'MemBank_B_addr_660' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3811 [2/2] (3.25ns)   --->   "%MemBank_B_load_660 = load i16* %MemBank_B_addr_660, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3811 'load' 'MemBank_B_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_370 : Operation 3812 [1/1] (0.00ns)   --->   "%MemBank_B_addr_661 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 661" [mnist_AXI_Stream.cpp:136]   --->   Operation 3812 'getelementptr' 'MemBank_B_addr_661' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3813 [2/2] (3.25ns)   --->   "%MemBank_B_load_661 = load i16* %MemBank_B_addr_661, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3813 'load' 'MemBank_B_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 371 <SV = 370> <Delay = 6.50>
ST_371 : Operation 3814 [1/2] (3.25ns)   --->   "%MemBank_B_load_660 = load i16* %MemBank_B_addr_660, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3814 'load' 'MemBank_B_load_660' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3815 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_660 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 660" [mnist_AXI_Stream.cpp:136]   --->   Operation 3815 'getelementptr' 'MemBank_Out_addr_660' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3816 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_660, i16* %MemBank_Out_addr_660, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3816 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3817 [1/2] (3.25ns)   --->   "%MemBank_B_load_661 = load i16* %MemBank_B_addr_661, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3817 'load' 'MemBank_B_load_661' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3818 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_661 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 661" [mnist_AXI_Stream.cpp:136]   --->   Operation 3818 'getelementptr' 'MemBank_Out_addr_661' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3819 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_661, i16* %MemBank_Out_addr_661, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3819 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3820 [1/1] (0.00ns)   --->   "%MemBank_B_addr_662 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 662" [mnist_AXI_Stream.cpp:136]   --->   Operation 3820 'getelementptr' 'MemBank_B_addr_662' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3821 [2/2] (3.25ns)   --->   "%MemBank_B_load_662 = load i16* %MemBank_B_addr_662, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3821 'load' 'MemBank_B_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_371 : Operation 3822 [1/1] (0.00ns)   --->   "%MemBank_B_addr_663 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 663" [mnist_AXI_Stream.cpp:136]   --->   Operation 3822 'getelementptr' 'MemBank_B_addr_663' <Predicate = true> <Delay = 0.00>
ST_371 : Operation 3823 [2/2] (3.25ns)   --->   "%MemBank_B_load_663 = load i16* %MemBank_B_addr_663, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3823 'load' 'MemBank_B_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 372 <SV = 371> <Delay = 6.50>
ST_372 : Operation 3824 [1/2] (3.25ns)   --->   "%MemBank_B_load_662 = load i16* %MemBank_B_addr_662, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3824 'load' 'MemBank_B_load_662' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3825 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_662 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 662" [mnist_AXI_Stream.cpp:136]   --->   Operation 3825 'getelementptr' 'MemBank_Out_addr_662' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3826 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_662, i16* %MemBank_Out_addr_662, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3827 [1/2] (3.25ns)   --->   "%MemBank_B_load_663 = load i16* %MemBank_B_addr_663, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3827 'load' 'MemBank_B_load_663' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3828 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_663 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 663" [mnist_AXI_Stream.cpp:136]   --->   Operation 3828 'getelementptr' 'MemBank_Out_addr_663' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3829 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_663, i16* %MemBank_Out_addr_663, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3829 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3830 [1/1] (0.00ns)   --->   "%MemBank_B_addr_664 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 664" [mnist_AXI_Stream.cpp:136]   --->   Operation 3830 'getelementptr' 'MemBank_B_addr_664' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3831 [2/2] (3.25ns)   --->   "%MemBank_B_load_664 = load i16* %MemBank_B_addr_664, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3831 'load' 'MemBank_B_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_372 : Operation 3832 [1/1] (0.00ns)   --->   "%MemBank_B_addr_665 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 665" [mnist_AXI_Stream.cpp:136]   --->   Operation 3832 'getelementptr' 'MemBank_B_addr_665' <Predicate = true> <Delay = 0.00>
ST_372 : Operation 3833 [2/2] (3.25ns)   --->   "%MemBank_B_load_665 = load i16* %MemBank_B_addr_665, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3833 'load' 'MemBank_B_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 373 <SV = 372> <Delay = 6.50>
ST_373 : Operation 3834 [1/2] (3.25ns)   --->   "%MemBank_B_load_664 = load i16* %MemBank_B_addr_664, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3834 'load' 'MemBank_B_load_664' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3835 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_664 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 664" [mnist_AXI_Stream.cpp:136]   --->   Operation 3835 'getelementptr' 'MemBank_Out_addr_664' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3836 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_664, i16* %MemBank_Out_addr_664, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3837 [1/2] (3.25ns)   --->   "%MemBank_B_load_665 = load i16* %MemBank_B_addr_665, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3837 'load' 'MemBank_B_load_665' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3838 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_665 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 665" [mnist_AXI_Stream.cpp:136]   --->   Operation 3838 'getelementptr' 'MemBank_Out_addr_665' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3839 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_665, i16* %MemBank_Out_addr_665, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3839 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3840 [1/1] (0.00ns)   --->   "%MemBank_B_addr_666 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 666" [mnist_AXI_Stream.cpp:136]   --->   Operation 3840 'getelementptr' 'MemBank_B_addr_666' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3841 [2/2] (3.25ns)   --->   "%MemBank_B_load_666 = load i16* %MemBank_B_addr_666, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3841 'load' 'MemBank_B_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_373 : Operation 3842 [1/1] (0.00ns)   --->   "%MemBank_B_addr_667 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 667" [mnist_AXI_Stream.cpp:136]   --->   Operation 3842 'getelementptr' 'MemBank_B_addr_667' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3843 [2/2] (3.25ns)   --->   "%MemBank_B_load_667 = load i16* %MemBank_B_addr_667, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3843 'load' 'MemBank_B_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 374 <SV = 373> <Delay = 6.50>
ST_374 : Operation 3844 [1/2] (3.25ns)   --->   "%MemBank_B_load_666 = load i16* %MemBank_B_addr_666, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3844 'load' 'MemBank_B_load_666' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3845 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_666 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 666" [mnist_AXI_Stream.cpp:136]   --->   Operation 3845 'getelementptr' 'MemBank_Out_addr_666' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3846 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_666, i16* %MemBank_Out_addr_666, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3846 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3847 [1/2] (3.25ns)   --->   "%MemBank_B_load_667 = load i16* %MemBank_B_addr_667, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3847 'load' 'MemBank_B_load_667' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3848 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_667 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 667" [mnist_AXI_Stream.cpp:136]   --->   Operation 3848 'getelementptr' 'MemBank_Out_addr_667' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3849 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_667, i16* %MemBank_Out_addr_667, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3849 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3850 [1/1] (0.00ns)   --->   "%MemBank_B_addr_668 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 668" [mnist_AXI_Stream.cpp:136]   --->   Operation 3850 'getelementptr' 'MemBank_B_addr_668' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3851 [2/2] (3.25ns)   --->   "%MemBank_B_load_668 = load i16* %MemBank_B_addr_668, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3851 'load' 'MemBank_B_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_374 : Operation 3852 [1/1] (0.00ns)   --->   "%MemBank_B_addr_669 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 669" [mnist_AXI_Stream.cpp:136]   --->   Operation 3852 'getelementptr' 'MemBank_B_addr_669' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3853 [2/2] (3.25ns)   --->   "%MemBank_B_load_669 = load i16* %MemBank_B_addr_669, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3853 'load' 'MemBank_B_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 375 <SV = 374> <Delay = 6.50>
ST_375 : Operation 3854 [1/2] (3.25ns)   --->   "%MemBank_B_load_668 = load i16* %MemBank_B_addr_668, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3854 'load' 'MemBank_B_load_668' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3855 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_668 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 668" [mnist_AXI_Stream.cpp:136]   --->   Operation 3855 'getelementptr' 'MemBank_Out_addr_668' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3856 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_668, i16* %MemBank_Out_addr_668, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3856 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3857 [1/2] (3.25ns)   --->   "%MemBank_B_load_669 = load i16* %MemBank_B_addr_669, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3857 'load' 'MemBank_B_load_669' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3858 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_669 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 669" [mnist_AXI_Stream.cpp:136]   --->   Operation 3858 'getelementptr' 'MemBank_Out_addr_669' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3859 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_669, i16* %MemBank_Out_addr_669, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3859 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3860 [1/1] (0.00ns)   --->   "%MemBank_B_addr_670 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 670" [mnist_AXI_Stream.cpp:136]   --->   Operation 3860 'getelementptr' 'MemBank_B_addr_670' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3861 [2/2] (3.25ns)   --->   "%MemBank_B_load_670 = load i16* %MemBank_B_addr_670, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3861 'load' 'MemBank_B_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_375 : Operation 3862 [1/1] (0.00ns)   --->   "%MemBank_B_addr_671 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 671" [mnist_AXI_Stream.cpp:136]   --->   Operation 3862 'getelementptr' 'MemBank_B_addr_671' <Predicate = true> <Delay = 0.00>
ST_375 : Operation 3863 [2/2] (3.25ns)   --->   "%MemBank_B_load_671 = load i16* %MemBank_B_addr_671, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3863 'load' 'MemBank_B_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 376 <SV = 375> <Delay = 6.50>
ST_376 : Operation 3864 [1/2] (3.25ns)   --->   "%MemBank_B_load_670 = load i16* %MemBank_B_addr_670, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3864 'load' 'MemBank_B_load_670' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3865 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_670 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 670" [mnist_AXI_Stream.cpp:136]   --->   Operation 3865 'getelementptr' 'MemBank_Out_addr_670' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3866 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_670, i16* %MemBank_Out_addr_670, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3866 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3867 [1/2] (3.25ns)   --->   "%MemBank_B_load_671 = load i16* %MemBank_B_addr_671, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3867 'load' 'MemBank_B_load_671' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3868 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_671 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 671" [mnist_AXI_Stream.cpp:136]   --->   Operation 3868 'getelementptr' 'MemBank_Out_addr_671' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3869 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_671, i16* %MemBank_Out_addr_671, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3870 [1/1] (0.00ns)   --->   "%MemBank_B_addr_672 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 672" [mnist_AXI_Stream.cpp:136]   --->   Operation 3870 'getelementptr' 'MemBank_B_addr_672' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3871 [2/2] (3.25ns)   --->   "%MemBank_B_load_672 = load i16* %MemBank_B_addr_672, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3871 'load' 'MemBank_B_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_376 : Operation 3872 [1/1] (0.00ns)   --->   "%MemBank_B_addr_673 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 673" [mnist_AXI_Stream.cpp:136]   --->   Operation 3872 'getelementptr' 'MemBank_B_addr_673' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3873 [2/2] (3.25ns)   --->   "%MemBank_B_load_673 = load i16* %MemBank_B_addr_673, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3873 'load' 'MemBank_B_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 377 <SV = 376> <Delay = 6.50>
ST_377 : Operation 3874 [1/2] (3.25ns)   --->   "%MemBank_B_load_672 = load i16* %MemBank_B_addr_672, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3874 'load' 'MemBank_B_load_672' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3875 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_672 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 672" [mnist_AXI_Stream.cpp:136]   --->   Operation 3875 'getelementptr' 'MemBank_Out_addr_672' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3876 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_672, i16* %MemBank_Out_addr_672, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3876 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3877 [1/2] (3.25ns)   --->   "%MemBank_B_load_673 = load i16* %MemBank_B_addr_673, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3877 'load' 'MemBank_B_load_673' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3878 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_673 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 673" [mnist_AXI_Stream.cpp:136]   --->   Operation 3878 'getelementptr' 'MemBank_Out_addr_673' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3879 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_673, i16* %MemBank_Out_addr_673, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3879 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3880 [1/1] (0.00ns)   --->   "%MemBank_B_addr_674 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 674" [mnist_AXI_Stream.cpp:136]   --->   Operation 3880 'getelementptr' 'MemBank_B_addr_674' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3881 [2/2] (3.25ns)   --->   "%MemBank_B_load_674 = load i16* %MemBank_B_addr_674, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3881 'load' 'MemBank_B_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_377 : Operation 3882 [1/1] (0.00ns)   --->   "%MemBank_B_addr_675 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 675" [mnist_AXI_Stream.cpp:136]   --->   Operation 3882 'getelementptr' 'MemBank_B_addr_675' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3883 [2/2] (3.25ns)   --->   "%MemBank_B_load_675 = load i16* %MemBank_B_addr_675, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3883 'load' 'MemBank_B_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 378 <SV = 377> <Delay = 6.50>
ST_378 : Operation 3884 [1/2] (3.25ns)   --->   "%MemBank_B_load_674 = load i16* %MemBank_B_addr_674, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3884 'load' 'MemBank_B_load_674' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3885 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_674 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 674" [mnist_AXI_Stream.cpp:136]   --->   Operation 3885 'getelementptr' 'MemBank_Out_addr_674' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3886 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_674, i16* %MemBank_Out_addr_674, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3886 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3887 [1/2] (3.25ns)   --->   "%MemBank_B_load_675 = load i16* %MemBank_B_addr_675, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3887 'load' 'MemBank_B_load_675' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3888 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_675 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 675" [mnist_AXI_Stream.cpp:136]   --->   Operation 3888 'getelementptr' 'MemBank_Out_addr_675' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3889 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_675, i16* %MemBank_Out_addr_675, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3889 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3890 [1/1] (0.00ns)   --->   "%MemBank_B_addr_676 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 676" [mnist_AXI_Stream.cpp:136]   --->   Operation 3890 'getelementptr' 'MemBank_B_addr_676' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3891 [2/2] (3.25ns)   --->   "%MemBank_B_load_676 = load i16* %MemBank_B_addr_676, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3891 'load' 'MemBank_B_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_378 : Operation 3892 [1/1] (0.00ns)   --->   "%MemBank_B_addr_677 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 677" [mnist_AXI_Stream.cpp:136]   --->   Operation 3892 'getelementptr' 'MemBank_B_addr_677' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3893 [2/2] (3.25ns)   --->   "%MemBank_B_load_677 = load i16* %MemBank_B_addr_677, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3893 'load' 'MemBank_B_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 379 <SV = 378> <Delay = 6.50>
ST_379 : Operation 3894 [1/2] (3.25ns)   --->   "%MemBank_B_load_676 = load i16* %MemBank_B_addr_676, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3894 'load' 'MemBank_B_load_676' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3895 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_676 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 676" [mnist_AXI_Stream.cpp:136]   --->   Operation 3895 'getelementptr' 'MemBank_Out_addr_676' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3896 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_676, i16* %MemBank_Out_addr_676, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3896 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3897 [1/2] (3.25ns)   --->   "%MemBank_B_load_677 = load i16* %MemBank_B_addr_677, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3897 'load' 'MemBank_B_load_677' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3898 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_677 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 677" [mnist_AXI_Stream.cpp:136]   --->   Operation 3898 'getelementptr' 'MemBank_Out_addr_677' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3899 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_677, i16* %MemBank_Out_addr_677, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3899 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3900 [1/1] (0.00ns)   --->   "%MemBank_B_addr_678 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 678" [mnist_AXI_Stream.cpp:136]   --->   Operation 3900 'getelementptr' 'MemBank_B_addr_678' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3901 [2/2] (3.25ns)   --->   "%MemBank_B_load_678 = load i16* %MemBank_B_addr_678, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3901 'load' 'MemBank_B_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_379 : Operation 3902 [1/1] (0.00ns)   --->   "%MemBank_B_addr_679 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 679" [mnist_AXI_Stream.cpp:136]   --->   Operation 3902 'getelementptr' 'MemBank_B_addr_679' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3903 [2/2] (3.25ns)   --->   "%MemBank_B_load_679 = load i16* %MemBank_B_addr_679, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3903 'load' 'MemBank_B_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 380 <SV = 379> <Delay = 6.50>
ST_380 : Operation 3904 [1/2] (3.25ns)   --->   "%MemBank_B_load_678 = load i16* %MemBank_B_addr_678, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3904 'load' 'MemBank_B_load_678' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3905 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_678 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 678" [mnist_AXI_Stream.cpp:136]   --->   Operation 3905 'getelementptr' 'MemBank_Out_addr_678' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3906 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_678, i16* %MemBank_Out_addr_678, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3906 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3907 [1/2] (3.25ns)   --->   "%MemBank_B_load_679 = load i16* %MemBank_B_addr_679, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3907 'load' 'MemBank_B_load_679' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3908 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_679 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 679" [mnist_AXI_Stream.cpp:136]   --->   Operation 3908 'getelementptr' 'MemBank_Out_addr_679' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3909 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_679, i16* %MemBank_Out_addr_679, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3909 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3910 [1/1] (0.00ns)   --->   "%MemBank_B_addr_680 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 680" [mnist_AXI_Stream.cpp:136]   --->   Operation 3910 'getelementptr' 'MemBank_B_addr_680' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3911 [2/2] (3.25ns)   --->   "%MemBank_B_load_680 = load i16* %MemBank_B_addr_680, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3911 'load' 'MemBank_B_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_380 : Operation 3912 [1/1] (0.00ns)   --->   "%MemBank_B_addr_681 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 681" [mnist_AXI_Stream.cpp:136]   --->   Operation 3912 'getelementptr' 'MemBank_B_addr_681' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3913 [2/2] (3.25ns)   --->   "%MemBank_B_load_681 = load i16* %MemBank_B_addr_681, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3913 'load' 'MemBank_B_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 381 <SV = 380> <Delay = 6.50>
ST_381 : Operation 3914 [1/2] (3.25ns)   --->   "%MemBank_B_load_680 = load i16* %MemBank_B_addr_680, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3914 'load' 'MemBank_B_load_680' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3915 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_680 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 680" [mnist_AXI_Stream.cpp:136]   --->   Operation 3915 'getelementptr' 'MemBank_Out_addr_680' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3916 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_680, i16* %MemBank_Out_addr_680, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3917 [1/2] (3.25ns)   --->   "%MemBank_B_load_681 = load i16* %MemBank_B_addr_681, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3917 'load' 'MemBank_B_load_681' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3918 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_681 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 681" [mnist_AXI_Stream.cpp:136]   --->   Operation 3918 'getelementptr' 'MemBank_Out_addr_681' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3919 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_681, i16* %MemBank_Out_addr_681, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3919 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3920 [1/1] (0.00ns)   --->   "%MemBank_B_addr_682 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 682" [mnist_AXI_Stream.cpp:136]   --->   Operation 3920 'getelementptr' 'MemBank_B_addr_682' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3921 [2/2] (3.25ns)   --->   "%MemBank_B_load_682 = load i16* %MemBank_B_addr_682, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3921 'load' 'MemBank_B_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_381 : Operation 3922 [1/1] (0.00ns)   --->   "%MemBank_B_addr_683 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 683" [mnist_AXI_Stream.cpp:136]   --->   Operation 3922 'getelementptr' 'MemBank_B_addr_683' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3923 [2/2] (3.25ns)   --->   "%MemBank_B_load_683 = load i16* %MemBank_B_addr_683, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3923 'load' 'MemBank_B_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 382 <SV = 381> <Delay = 6.50>
ST_382 : Operation 3924 [1/2] (3.25ns)   --->   "%MemBank_B_load_682 = load i16* %MemBank_B_addr_682, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3924 'load' 'MemBank_B_load_682' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3925 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_682 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 682" [mnist_AXI_Stream.cpp:136]   --->   Operation 3925 'getelementptr' 'MemBank_Out_addr_682' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3926 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_682, i16* %MemBank_Out_addr_682, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3926 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3927 [1/2] (3.25ns)   --->   "%MemBank_B_load_683 = load i16* %MemBank_B_addr_683, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3927 'load' 'MemBank_B_load_683' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3928 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_683 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 683" [mnist_AXI_Stream.cpp:136]   --->   Operation 3928 'getelementptr' 'MemBank_Out_addr_683' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3929 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_683, i16* %MemBank_Out_addr_683, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3929 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3930 [1/1] (0.00ns)   --->   "%MemBank_B_addr_684 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 684" [mnist_AXI_Stream.cpp:136]   --->   Operation 3930 'getelementptr' 'MemBank_B_addr_684' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3931 [2/2] (3.25ns)   --->   "%MemBank_B_load_684 = load i16* %MemBank_B_addr_684, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3931 'load' 'MemBank_B_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_382 : Operation 3932 [1/1] (0.00ns)   --->   "%MemBank_B_addr_685 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 685" [mnist_AXI_Stream.cpp:136]   --->   Operation 3932 'getelementptr' 'MemBank_B_addr_685' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3933 [2/2] (3.25ns)   --->   "%MemBank_B_load_685 = load i16* %MemBank_B_addr_685, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3933 'load' 'MemBank_B_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 383 <SV = 382> <Delay = 6.50>
ST_383 : Operation 3934 [1/2] (3.25ns)   --->   "%MemBank_B_load_684 = load i16* %MemBank_B_addr_684, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3934 'load' 'MemBank_B_load_684' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3935 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_684 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 684" [mnist_AXI_Stream.cpp:136]   --->   Operation 3935 'getelementptr' 'MemBank_Out_addr_684' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3936 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_684, i16* %MemBank_Out_addr_684, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3937 [1/2] (3.25ns)   --->   "%MemBank_B_load_685 = load i16* %MemBank_B_addr_685, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3937 'load' 'MemBank_B_load_685' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3938 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_685 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 685" [mnist_AXI_Stream.cpp:136]   --->   Operation 3938 'getelementptr' 'MemBank_Out_addr_685' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3939 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_685, i16* %MemBank_Out_addr_685, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3939 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3940 [1/1] (0.00ns)   --->   "%MemBank_B_addr_686 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 686" [mnist_AXI_Stream.cpp:136]   --->   Operation 3940 'getelementptr' 'MemBank_B_addr_686' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3941 [2/2] (3.25ns)   --->   "%MemBank_B_load_686 = load i16* %MemBank_B_addr_686, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3941 'load' 'MemBank_B_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_383 : Operation 3942 [1/1] (0.00ns)   --->   "%MemBank_B_addr_687 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 687" [mnist_AXI_Stream.cpp:136]   --->   Operation 3942 'getelementptr' 'MemBank_B_addr_687' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3943 [2/2] (3.25ns)   --->   "%MemBank_B_load_687 = load i16* %MemBank_B_addr_687, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3943 'load' 'MemBank_B_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 384 <SV = 383> <Delay = 6.50>
ST_384 : Operation 3944 [1/2] (3.25ns)   --->   "%MemBank_B_load_686 = load i16* %MemBank_B_addr_686, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3944 'load' 'MemBank_B_load_686' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3945 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_686 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 686" [mnist_AXI_Stream.cpp:136]   --->   Operation 3945 'getelementptr' 'MemBank_Out_addr_686' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3946 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_686, i16* %MemBank_Out_addr_686, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3946 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3947 [1/2] (3.25ns)   --->   "%MemBank_B_load_687 = load i16* %MemBank_B_addr_687, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3947 'load' 'MemBank_B_load_687' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3948 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_687 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 687" [mnist_AXI_Stream.cpp:136]   --->   Operation 3948 'getelementptr' 'MemBank_Out_addr_687' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3949 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_687, i16* %MemBank_Out_addr_687, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3949 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3950 [1/1] (0.00ns)   --->   "%MemBank_B_addr_688 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 688" [mnist_AXI_Stream.cpp:136]   --->   Operation 3950 'getelementptr' 'MemBank_B_addr_688' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3951 [2/2] (3.25ns)   --->   "%MemBank_B_load_688 = load i16* %MemBank_B_addr_688, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3951 'load' 'MemBank_B_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_384 : Operation 3952 [1/1] (0.00ns)   --->   "%MemBank_B_addr_689 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 689" [mnist_AXI_Stream.cpp:136]   --->   Operation 3952 'getelementptr' 'MemBank_B_addr_689' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3953 [2/2] (3.25ns)   --->   "%MemBank_B_load_689 = load i16* %MemBank_B_addr_689, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3953 'load' 'MemBank_B_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 385 <SV = 384> <Delay = 6.50>
ST_385 : Operation 3954 [1/2] (3.25ns)   --->   "%MemBank_B_load_688 = load i16* %MemBank_B_addr_688, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3954 'load' 'MemBank_B_load_688' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3955 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_688 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 688" [mnist_AXI_Stream.cpp:136]   --->   Operation 3955 'getelementptr' 'MemBank_Out_addr_688' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3956 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_688, i16* %MemBank_Out_addr_688, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3956 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3957 [1/2] (3.25ns)   --->   "%MemBank_B_load_689 = load i16* %MemBank_B_addr_689, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3957 'load' 'MemBank_B_load_689' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3958 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_689 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 689" [mnist_AXI_Stream.cpp:136]   --->   Operation 3958 'getelementptr' 'MemBank_Out_addr_689' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3959 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_689, i16* %MemBank_Out_addr_689, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3959 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3960 [1/1] (0.00ns)   --->   "%MemBank_B_addr_690 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 690" [mnist_AXI_Stream.cpp:136]   --->   Operation 3960 'getelementptr' 'MemBank_B_addr_690' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3961 [2/2] (3.25ns)   --->   "%MemBank_B_load_690 = load i16* %MemBank_B_addr_690, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3961 'load' 'MemBank_B_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_385 : Operation 3962 [1/1] (0.00ns)   --->   "%MemBank_B_addr_691 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 691" [mnist_AXI_Stream.cpp:136]   --->   Operation 3962 'getelementptr' 'MemBank_B_addr_691' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 3963 [2/2] (3.25ns)   --->   "%MemBank_B_load_691 = load i16* %MemBank_B_addr_691, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3963 'load' 'MemBank_B_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 386 <SV = 385> <Delay = 6.50>
ST_386 : Operation 3964 [1/2] (3.25ns)   --->   "%MemBank_B_load_690 = load i16* %MemBank_B_addr_690, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3964 'load' 'MemBank_B_load_690' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3965 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_690 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 690" [mnist_AXI_Stream.cpp:136]   --->   Operation 3965 'getelementptr' 'MemBank_Out_addr_690' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3966 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_690, i16* %MemBank_Out_addr_690, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3966 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3967 [1/2] (3.25ns)   --->   "%MemBank_B_load_691 = load i16* %MemBank_B_addr_691, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3967 'load' 'MemBank_B_load_691' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3968 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_691 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 691" [mnist_AXI_Stream.cpp:136]   --->   Operation 3968 'getelementptr' 'MemBank_Out_addr_691' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3969 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_691, i16* %MemBank_Out_addr_691, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3969 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3970 [1/1] (0.00ns)   --->   "%MemBank_B_addr_692 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 692" [mnist_AXI_Stream.cpp:136]   --->   Operation 3970 'getelementptr' 'MemBank_B_addr_692' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3971 [2/2] (3.25ns)   --->   "%MemBank_B_load_692 = load i16* %MemBank_B_addr_692, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3971 'load' 'MemBank_B_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_386 : Operation 3972 [1/1] (0.00ns)   --->   "%MemBank_B_addr_693 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 693" [mnist_AXI_Stream.cpp:136]   --->   Operation 3972 'getelementptr' 'MemBank_B_addr_693' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3973 [2/2] (3.25ns)   --->   "%MemBank_B_load_693 = load i16* %MemBank_B_addr_693, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3973 'load' 'MemBank_B_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 387 <SV = 386> <Delay = 6.50>
ST_387 : Operation 3974 [1/2] (3.25ns)   --->   "%MemBank_B_load_692 = load i16* %MemBank_B_addr_692, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3974 'load' 'MemBank_B_load_692' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3975 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_692 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 692" [mnist_AXI_Stream.cpp:136]   --->   Operation 3975 'getelementptr' 'MemBank_Out_addr_692' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3976 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_692, i16* %MemBank_Out_addr_692, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 3976 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3977 [1/2] (3.25ns)   --->   "%MemBank_B_load_693 = load i16* %MemBank_B_addr_693, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3977 'load' 'MemBank_B_load_693' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3978 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_693 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 693" [mnist_AXI_Stream.cpp:136]   --->   Operation 3978 'getelementptr' 'MemBank_Out_addr_693' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3979 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_693, i16* %MemBank_Out_addr_693, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3979 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3980 [1/1] (0.00ns)   --->   "%MemBank_B_addr_694 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 694" [mnist_AXI_Stream.cpp:136]   --->   Operation 3980 'getelementptr' 'MemBank_B_addr_694' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3981 [2/2] (3.25ns)   --->   "%MemBank_B_load_694 = load i16* %MemBank_B_addr_694, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3981 'load' 'MemBank_B_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_387 : Operation 3982 [1/1] (0.00ns)   --->   "%MemBank_B_addr_695 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 695" [mnist_AXI_Stream.cpp:136]   --->   Operation 3982 'getelementptr' 'MemBank_B_addr_695' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 3983 [2/2] (3.25ns)   --->   "%MemBank_B_load_695 = load i16* %MemBank_B_addr_695, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3983 'load' 'MemBank_B_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 388 <SV = 387> <Delay = 6.50>
ST_388 : Operation 3984 [1/2] (3.25ns)   --->   "%MemBank_B_load_694 = load i16* %MemBank_B_addr_694, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3984 'load' 'MemBank_B_load_694' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3985 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_694 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 694" [mnist_AXI_Stream.cpp:136]   --->   Operation 3985 'getelementptr' 'MemBank_Out_addr_694' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3986 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_694, i16* %MemBank_Out_addr_694, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 3986 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3987 [1/2] (3.25ns)   --->   "%MemBank_B_load_695 = load i16* %MemBank_B_addr_695, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3987 'load' 'MemBank_B_load_695' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3988 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_695 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 695" [mnist_AXI_Stream.cpp:136]   --->   Operation 3988 'getelementptr' 'MemBank_Out_addr_695' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3989 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_695, i16* %MemBank_Out_addr_695, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3989 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3990 [1/1] (0.00ns)   --->   "%MemBank_B_addr_696 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 696" [mnist_AXI_Stream.cpp:136]   --->   Operation 3990 'getelementptr' 'MemBank_B_addr_696' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3991 [2/2] (3.25ns)   --->   "%MemBank_B_load_696 = load i16* %MemBank_B_addr_696, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3991 'load' 'MemBank_B_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_388 : Operation 3992 [1/1] (0.00ns)   --->   "%MemBank_B_addr_697 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 697" [mnist_AXI_Stream.cpp:136]   --->   Operation 3992 'getelementptr' 'MemBank_B_addr_697' <Predicate = true> <Delay = 0.00>
ST_388 : Operation 3993 [2/2] (3.25ns)   --->   "%MemBank_B_load_697 = load i16* %MemBank_B_addr_697, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3993 'load' 'MemBank_B_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 389 <SV = 388> <Delay = 6.50>
ST_389 : Operation 3994 [1/2] (3.25ns)   --->   "%MemBank_B_load_696 = load i16* %MemBank_B_addr_696, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3994 'load' 'MemBank_B_load_696' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 3995 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_696 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 696" [mnist_AXI_Stream.cpp:136]   --->   Operation 3995 'getelementptr' 'MemBank_Out_addr_696' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3996 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_696, i16* %MemBank_Out_addr_696, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 3996 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 3997 [1/2] (3.25ns)   --->   "%MemBank_B_load_697 = load i16* %MemBank_B_addr_697, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3997 'load' 'MemBank_B_load_697' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 3998 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_697 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 697" [mnist_AXI_Stream.cpp:136]   --->   Operation 3998 'getelementptr' 'MemBank_Out_addr_697' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 3999 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_697, i16* %MemBank_Out_addr_697, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 3999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 4000 [1/1] (0.00ns)   --->   "%MemBank_B_addr_698 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 698" [mnist_AXI_Stream.cpp:136]   --->   Operation 4000 'getelementptr' 'MemBank_B_addr_698' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 4001 [2/2] (3.25ns)   --->   "%MemBank_B_load_698 = load i16* %MemBank_B_addr_698, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4001 'load' 'MemBank_B_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_389 : Operation 4002 [1/1] (0.00ns)   --->   "%MemBank_B_addr_699 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 699" [mnist_AXI_Stream.cpp:136]   --->   Operation 4002 'getelementptr' 'MemBank_B_addr_699' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 4003 [2/2] (3.25ns)   --->   "%MemBank_B_load_699 = load i16* %MemBank_B_addr_699, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4003 'load' 'MemBank_B_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 390 <SV = 389> <Delay = 6.50>
ST_390 : Operation 4004 [1/2] (3.25ns)   --->   "%MemBank_B_load_698 = load i16* %MemBank_B_addr_698, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4004 'load' 'MemBank_B_load_698' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4005 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_698 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 698" [mnist_AXI_Stream.cpp:136]   --->   Operation 4005 'getelementptr' 'MemBank_Out_addr_698' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4006 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_698, i16* %MemBank_Out_addr_698, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4006 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4007 [1/2] (3.25ns)   --->   "%MemBank_B_load_699 = load i16* %MemBank_B_addr_699, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4007 'load' 'MemBank_B_load_699' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4008 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_699 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 699" [mnist_AXI_Stream.cpp:136]   --->   Operation 4008 'getelementptr' 'MemBank_Out_addr_699' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4009 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_699, i16* %MemBank_Out_addr_699, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4009 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4010 [1/1] (0.00ns)   --->   "%MemBank_B_addr_700 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 700" [mnist_AXI_Stream.cpp:136]   --->   Operation 4010 'getelementptr' 'MemBank_B_addr_700' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4011 [2/2] (3.25ns)   --->   "%MemBank_B_load_700 = load i16* %MemBank_B_addr_700, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4011 'load' 'MemBank_B_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_390 : Operation 4012 [1/1] (0.00ns)   --->   "%MemBank_B_addr_701 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 701" [mnist_AXI_Stream.cpp:136]   --->   Operation 4012 'getelementptr' 'MemBank_B_addr_701' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 4013 [2/2] (3.25ns)   --->   "%MemBank_B_load_701 = load i16* %MemBank_B_addr_701, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4013 'load' 'MemBank_B_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 391 <SV = 390> <Delay = 6.50>
ST_391 : Operation 4014 [1/2] (3.25ns)   --->   "%MemBank_B_load_700 = load i16* %MemBank_B_addr_700, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4014 'load' 'MemBank_B_load_700' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4015 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_700 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 700" [mnist_AXI_Stream.cpp:136]   --->   Operation 4015 'getelementptr' 'MemBank_Out_addr_700' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4016 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_700, i16* %MemBank_Out_addr_700, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4016 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4017 [1/2] (3.25ns)   --->   "%MemBank_B_load_701 = load i16* %MemBank_B_addr_701, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4017 'load' 'MemBank_B_load_701' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4018 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_701 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 701" [mnist_AXI_Stream.cpp:136]   --->   Operation 4018 'getelementptr' 'MemBank_Out_addr_701' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4019 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_701, i16* %MemBank_Out_addr_701, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4019 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4020 [1/1] (0.00ns)   --->   "%MemBank_B_addr_702 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 702" [mnist_AXI_Stream.cpp:136]   --->   Operation 4020 'getelementptr' 'MemBank_B_addr_702' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4021 [2/2] (3.25ns)   --->   "%MemBank_B_load_702 = load i16* %MemBank_B_addr_702, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4021 'load' 'MemBank_B_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_391 : Operation 4022 [1/1] (0.00ns)   --->   "%MemBank_B_addr_703 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 703" [mnist_AXI_Stream.cpp:136]   --->   Operation 4022 'getelementptr' 'MemBank_B_addr_703' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 4023 [2/2] (3.25ns)   --->   "%MemBank_B_load_703 = load i16* %MemBank_B_addr_703, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4023 'load' 'MemBank_B_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 392 <SV = 391> <Delay = 6.50>
ST_392 : Operation 4024 [1/2] (3.25ns)   --->   "%MemBank_B_load_702 = load i16* %MemBank_B_addr_702, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4024 'load' 'MemBank_B_load_702' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4025 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_702 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 702" [mnist_AXI_Stream.cpp:136]   --->   Operation 4025 'getelementptr' 'MemBank_Out_addr_702' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4026 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_702, i16* %MemBank_Out_addr_702, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4027 [1/2] (3.25ns)   --->   "%MemBank_B_load_703 = load i16* %MemBank_B_addr_703, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4027 'load' 'MemBank_B_load_703' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4028 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_703 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 703" [mnist_AXI_Stream.cpp:136]   --->   Operation 4028 'getelementptr' 'MemBank_Out_addr_703' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4029 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_703, i16* %MemBank_Out_addr_703, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4029 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4030 [1/1] (0.00ns)   --->   "%MemBank_B_addr_704 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 704" [mnist_AXI_Stream.cpp:136]   --->   Operation 4030 'getelementptr' 'MemBank_B_addr_704' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4031 [2/2] (3.25ns)   --->   "%MemBank_B_load_704 = load i16* %MemBank_B_addr_704, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4031 'load' 'MemBank_B_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_392 : Operation 4032 [1/1] (0.00ns)   --->   "%MemBank_B_addr_705 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 705" [mnist_AXI_Stream.cpp:136]   --->   Operation 4032 'getelementptr' 'MemBank_B_addr_705' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 4033 [2/2] (3.25ns)   --->   "%MemBank_B_load_705 = load i16* %MemBank_B_addr_705, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4033 'load' 'MemBank_B_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 393 <SV = 392> <Delay = 6.50>
ST_393 : Operation 4034 [1/2] (3.25ns)   --->   "%MemBank_B_load_704 = load i16* %MemBank_B_addr_704, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4034 'load' 'MemBank_B_load_704' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4035 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_704 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 704" [mnist_AXI_Stream.cpp:136]   --->   Operation 4035 'getelementptr' 'MemBank_Out_addr_704' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4036 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_704, i16* %MemBank_Out_addr_704, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4036 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4037 [1/2] (3.25ns)   --->   "%MemBank_B_load_705 = load i16* %MemBank_B_addr_705, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4037 'load' 'MemBank_B_load_705' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4038 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_705 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 705" [mnist_AXI_Stream.cpp:136]   --->   Operation 4038 'getelementptr' 'MemBank_Out_addr_705' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4039 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_705, i16* %MemBank_Out_addr_705, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4039 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4040 [1/1] (0.00ns)   --->   "%MemBank_B_addr_706 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 706" [mnist_AXI_Stream.cpp:136]   --->   Operation 4040 'getelementptr' 'MemBank_B_addr_706' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4041 [2/2] (3.25ns)   --->   "%MemBank_B_load_706 = load i16* %MemBank_B_addr_706, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4041 'load' 'MemBank_B_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_393 : Operation 4042 [1/1] (0.00ns)   --->   "%MemBank_B_addr_707 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 707" [mnist_AXI_Stream.cpp:136]   --->   Operation 4042 'getelementptr' 'MemBank_B_addr_707' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 4043 [2/2] (3.25ns)   --->   "%MemBank_B_load_707 = load i16* %MemBank_B_addr_707, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4043 'load' 'MemBank_B_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 394 <SV = 393> <Delay = 6.50>
ST_394 : Operation 4044 [1/2] (3.25ns)   --->   "%MemBank_B_load_706 = load i16* %MemBank_B_addr_706, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4044 'load' 'MemBank_B_load_706' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4045 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_706 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 706" [mnist_AXI_Stream.cpp:136]   --->   Operation 4045 'getelementptr' 'MemBank_Out_addr_706' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4046 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_706, i16* %MemBank_Out_addr_706, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4047 [1/2] (3.25ns)   --->   "%MemBank_B_load_707 = load i16* %MemBank_B_addr_707, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4047 'load' 'MemBank_B_load_707' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4048 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_707 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 707" [mnist_AXI_Stream.cpp:136]   --->   Operation 4048 'getelementptr' 'MemBank_Out_addr_707' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4049 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_707, i16* %MemBank_Out_addr_707, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4049 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4050 [1/1] (0.00ns)   --->   "%MemBank_B_addr_708 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 708" [mnist_AXI_Stream.cpp:136]   --->   Operation 4050 'getelementptr' 'MemBank_B_addr_708' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4051 [2/2] (3.25ns)   --->   "%MemBank_B_load_708 = load i16* %MemBank_B_addr_708, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4051 'load' 'MemBank_B_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_394 : Operation 4052 [1/1] (0.00ns)   --->   "%MemBank_B_addr_709 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 709" [mnist_AXI_Stream.cpp:136]   --->   Operation 4052 'getelementptr' 'MemBank_B_addr_709' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 4053 [2/2] (3.25ns)   --->   "%MemBank_B_load_709 = load i16* %MemBank_B_addr_709, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4053 'load' 'MemBank_B_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 395 <SV = 394> <Delay = 6.50>
ST_395 : Operation 4054 [1/2] (3.25ns)   --->   "%MemBank_B_load_708 = load i16* %MemBank_B_addr_708, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4054 'load' 'MemBank_B_load_708' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4055 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_708 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 708" [mnist_AXI_Stream.cpp:136]   --->   Operation 4055 'getelementptr' 'MemBank_Out_addr_708' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4056 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_708, i16* %MemBank_Out_addr_708, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4056 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4057 [1/2] (3.25ns)   --->   "%MemBank_B_load_709 = load i16* %MemBank_B_addr_709, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4057 'load' 'MemBank_B_load_709' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4058 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_709 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 709" [mnist_AXI_Stream.cpp:136]   --->   Operation 4058 'getelementptr' 'MemBank_Out_addr_709' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4059 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_709, i16* %MemBank_Out_addr_709, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4059 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4060 [1/1] (0.00ns)   --->   "%MemBank_B_addr_710 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 710" [mnist_AXI_Stream.cpp:136]   --->   Operation 4060 'getelementptr' 'MemBank_B_addr_710' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4061 [2/2] (3.25ns)   --->   "%MemBank_B_load_710 = load i16* %MemBank_B_addr_710, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4061 'load' 'MemBank_B_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_395 : Operation 4062 [1/1] (0.00ns)   --->   "%MemBank_B_addr_711 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 711" [mnist_AXI_Stream.cpp:136]   --->   Operation 4062 'getelementptr' 'MemBank_B_addr_711' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4063 [2/2] (3.25ns)   --->   "%MemBank_B_load_711 = load i16* %MemBank_B_addr_711, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4063 'load' 'MemBank_B_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 396 <SV = 395> <Delay = 6.50>
ST_396 : Operation 4064 [1/2] (3.25ns)   --->   "%MemBank_B_load_710 = load i16* %MemBank_B_addr_710, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4064 'load' 'MemBank_B_load_710' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4065 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_710 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 710" [mnist_AXI_Stream.cpp:136]   --->   Operation 4065 'getelementptr' 'MemBank_Out_addr_710' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4066 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_710, i16* %MemBank_Out_addr_710, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4066 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4067 [1/2] (3.25ns)   --->   "%MemBank_B_load_711 = load i16* %MemBank_B_addr_711, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4067 'load' 'MemBank_B_load_711' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4068 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_711 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 711" [mnist_AXI_Stream.cpp:136]   --->   Operation 4068 'getelementptr' 'MemBank_Out_addr_711' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4069 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_711, i16* %MemBank_Out_addr_711, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4069 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4070 [1/1] (0.00ns)   --->   "%MemBank_B_addr_712 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 712" [mnist_AXI_Stream.cpp:136]   --->   Operation 4070 'getelementptr' 'MemBank_B_addr_712' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4071 [2/2] (3.25ns)   --->   "%MemBank_B_load_712 = load i16* %MemBank_B_addr_712, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4071 'load' 'MemBank_B_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_396 : Operation 4072 [1/1] (0.00ns)   --->   "%MemBank_B_addr_713 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 713" [mnist_AXI_Stream.cpp:136]   --->   Operation 4072 'getelementptr' 'MemBank_B_addr_713' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4073 [2/2] (3.25ns)   --->   "%MemBank_B_load_713 = load i16* %MemBank_B_addr_713, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4073 'load' 'MemBank_B_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 397 <SV = 396> <Delay = 6.50>
ST_397 : Operation 4074 [1/2] (3.25ns)   --->   "%MemBank_B_load_712 = load i16* %MemBank_B_addr_712, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4074 'load' 'MemBank_B_load_712' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4075 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_712 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 712" [mnist_AXI_Stream.cpp:136]   --->   Operation 4075 'getelementptr' 'MemBank_Out_addr_712' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4076 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_712, i16* %MemBank_Out_addr_712, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4077 [1/2] (3.25ns)   --->   "%MemBank_B_load_713 = load i16* %MemBank_B_addr_713, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4077 'load' 'MemBank_B_load_713' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4078 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_713 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 713" [mnist_AXI_Stream.cpp:136]   --->   Operation 4078 'getelementptr' 'MemBank_Out_addr_713' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4079 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_713, i16* %MemBank_Out_addr_713, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4079 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4080 [1/1] (0.00ns)   --->   "%MemBank_B_addr_714 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 714" [mnist_AXI_Stream.cpp:136]   --->   Operation 4080 'getelementptr' 'MemBank_B_addr_714' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4081 [2/2] (3.25ns)   --->   "%MemBank_B_load_714 = load i16* %MemBank_B_addr_714, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4081 'load' 'MemBank_B_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_397 : Operation 4082 [1/1] (0.00ns)   --->   "%MemBank_B_addr_715 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 715" [mnist_AXI_Stream.cpp:136]   --->   Operation 4082 'getelementptr' 'MemBank_B_addr_715' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 4083 [2/2] (3.25ns)   --->   "%MemBank_B_load_715 = load i16* %MemBank_B_addr_715, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4083 'load' 'MemBank_B_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 398 <SV = 397> <Delay = 6.50>
ST_398 : Operation 4084 [1/2] (3.25ns)   --->   "%MemBank_B_load_714 = load i16* %MemBank_B_addr_714, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4084 'load' 'MemBank_B_load_714' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4085 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_714 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 714" [mnist_AXI_Stream.cpp:136]   --->   Operation 4085 'getelementptr' 'MemBank_Out_addr_714' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4086 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_714, i16* %MemBank_Out_addr_714, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4087 [1/2] (3.25ns)   --->   "%MemBank_B_load_715 = load i16* %MemBank_B_addr_715, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4087 'load' 'MemBank_B_load_715' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4088 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_715 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 715" [mnist_AXI_Stream.cpp:136]   --->   Operation 4088 'getelementptr' 'MemBank_Out_addr_715' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4089 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_715, i16* %MemBank_Out_addr_715, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4089 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4090 [1/1] (0.00ns)   --->   "%MemBank_B_addr_716 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 716" [mnist_AXI_Stream.cpp:136]   --->   Operation 4090 'getelementptr' 'MemBank_B_addr_716' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4091 [2/2] (3.25ns)   --->   "%MemBank_B_load_716 = load i16* %MemBank_B_addr_716, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4091 'load' 'MemBank_B_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_398 : Operation 4092 [1/1] (0.00ns)   --->   "%MemBank_B_addr_717 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 717" [mnist_AXI_Stream.cpp:136]   --->   Operation 4092 'getelementptr' 'MemBank_B_addr_717' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 4093 [2/2] (3.25ns)   --->   "%MemBank_B_load_717 = load i16* %MemBank_B_addr_717, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4093 'load' 'MemBank_B_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 399 <SV = 398> <Delay = 6.50>
ST_399 : Operation 4094 [1/2] (3.25ns)   --->   "%MemBank_B_load_716 = load i16* %MemBank_B_addr_716, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4094 'load' 'MemBank_B_load_716' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4095 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_716 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 716" [mnist_AXI_Stream.cpp:136]   --->   Operation 4095 'getelementptr' 'MemBank_Out_addr_716' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4096 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_716, i16* %MemBank_Out_addr_716, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4096 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4097 [1/2] (3.25ns)   --->   "%MemBank_B_load_717 = load i16* %MemBank_B_addr_717, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4097 'load' 'MemBank_B_load_717' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4098 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_717 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 717" [mnist_AXI_Stream.cpp:136]   --->   Operation 4098 'getelementptr' 'MemBank_Out_addr_717' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4099 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_717, i16* %MemBank_Out_addr_717, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4099 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4100 [1/1] (0.00ns)   --->   "%MemBank_B_addr_718 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 718" [mnist_AXI_Stream.cpp:136]   --->   Operation 4100 'getelementptr' 'MemBank_B_addr_718' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4101 [2/2] (3.25ns)   --->   "%MemBank_B_load_718 = load i16* %MemBank_B_addr_718, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4101 'load' 'MemBank_B_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_399 : Operation 4102 [1/1] (0.00ns)   --->   "%MemBank_B_addr_719 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 719" [mnist_AXI_Stream.cpp:136]   --->   Operation 4102 'getelementptr' 'MemBank_B_addr_719' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4103 [2/2] (3.25ns)   --->   "%MemBank_B_load_719 = load i16* %MemBank_B_addr_719, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4103 'load' 'MemBank_B_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 400 <SV = 399> <Delay = 6.50>
ST_400 : Operation 4104 [1/2] (3.25ns)   --->   "%MemBank_B_load_718 = load i16* %MemBank_B_addr_718, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4104 'load' 'MemBank_B_load_718' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4105 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_718 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 718" [mnist_AXI_Stream.cpp:136]   --->   Operation 4105 'getelementptr' 'MemBank_Out_addr_718' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4106 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_718, i16* %MemBank_Out_addr_718, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4107 [1/2] (3.25ns)   --->   "%MemBank_B_load_719 = load i16* %MemBank_B_addr_719, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4107 'load' 'MemBank_B_load_719' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4108 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_719 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 719" [mnist_AXI_Stream.cpp:136]   --->   Operation 4108 'getelementptr' 'MemBank_Out_addr_719' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4109 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_719, i16* %MemBank_Out_addr_719, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4110 [1/1] (0.00ns)   --->   "%MemBank_B_addr_720 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 720" [mnist_AXI_Stream.cpp:136]   --->   Operation 4110 'getelementptr' 'MemBank_B_addr_720' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4111 [2/2] (3.25ns)   --->   "%MemBank_B_load_720 = load i16* %MemBank_B_addr_720, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4111 'load' 'MemBank_B_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_400 : Operation 4112 [1/1] (0.00ns)   --->   "%MemBank_B_addr_721 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 721" [mnist_AXI_Stream.cpp:136]   --->   Operation 4112 'getelementptr' 'MemBank_B_addr_721' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4113 [2/2] (3.25ns)   --->   "%MemBank_B_load_721 = load i16* %MemBank_B_addr_721, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4113 'load' 'MemBank_B_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 401 <SV = 400> <Delay = 6.50>
ST_401 : Operation 4114 [1/2] (3.25ns)   --->   "%MemBank_B_load_720 = load i16* %MemBank_B_addr_720, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4114 'load' 'MemBank_B_load_720' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4115 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_720 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 720" [mnist_AXI_Stream.cpp:136]   --->   Operation 4115 'getelementptr' 'MemBank_Out_addr_720' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4116 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_720, i16* %MemBank_Out_addr_720, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4116 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4117 [1/2] (3.25ns)   --->   "%MemBank_B_load_721 = load i16* %MemBank_B_addr_721, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4117 'load' 'MemBank_B_load_721' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4118 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_721 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 721" [mnist_AXI_Stream.cpp:136]   --->   Operation 4118 'getelementptr' 'MemBank_Out_addr_721' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4119 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_721, i16* %MemBank_Out_addr_721, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4120 [1/1] (0.00ns)   --->   "%MemBank_B_addr_722 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 722" [mnist_AXI_Stream.cpp:136]   --->   Operation 4120 'getelementptr' 'MemBank_B_addr_722' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4121 [2/2] (3.25ns)   --->   "%MemBank_B_load_722 = load i16* %MemBank_B_addr_722, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4121 'load' 'MemBank_B_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_401 : Operation 4122 [1/1] (0.00ns)   --->   "%MemBank_B_addr_723 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 723" [mnist_AXI_Stream.cpp:136]   --->   Operation 4122 'getelementptr' 'MemBank_B_addr_723' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4123 [2/2] (3.25ns)   --->   "%MemBank_B_load_723 = load i16* %MemBank_B_addr_723, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4123 'load' 'MemBank_B_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 402 <SV = 401> <Delay = 6.50>
ST_402 : Operation 4124 [1/2] (3.25ns)   --->   "%MemBank_B_load_722 = load i16* %MemBank_B_addr_722, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4124 'load' 'MemBank_B_load_722' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4125 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_722 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 722" [mnist_AXI_Stream.cpp:136]   --->   Operation 4125 'getelementptr' 'MemBank_Out_addr_722' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4126 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_722, i16* %MemBank_Out_addr_722, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4127 [1/2] (3.25ns)   --->   "%MemBank_B_load_723 = load i16* %MemBank_B_addr_723, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4127 'load' 'MemBank_B_load_723' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4128 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_723 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 723" [mnist_AXI_Stream.cpp:136]   --->   Operation 4128 'getelementptr' 'MemBank_Out_addr_723' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4129 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_723, i16* %MemBank_Out_addr_723, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4130 [1/1] (0.00ns)   --->   "%MemBank_B_addr_724 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 724" [mnist_AXI_Stream.cpp:136]   --->   Operation 4130 'getelementptr' 'MemBank_B_addr_724' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4131 [2/2] (3.25ns)   --->   "%MemBank_B_load_724 = load i16* %MemBank_B_addr_724, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4131 'load' 'MemBank_B_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_402 : Operation 4132 [1/1] (0.00ns)   --->   "%MemBank_B_addr_725 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 725" [mnist_AXI_Stream.cpp:136]   --->   Operation 4132 'getelementptr' 'MemBank_B_addr_725' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4133 [2/2] (3.25ns)   --->   "%MemBank_B_load_725 = load i16* %MemBank_B_addr_725, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4133 'load' 'MemBank_B_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 403 <SV = 402> <Delay = 6.50>
ST_403 : Operation 4134 [1/2] (3.25ns)   --->   "%MemBank_B_load_724 = load i16* %MemBank_B_addr_724, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4134 'load' 'MemBank_B_load_724' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4135 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_724 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 724" [mnist_AXI_Stream.cpp:136]   --->   Operation 4135 'getelementptr' 'MemBank_Out_addr_724' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4136 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_724, i16* %MemBank_Out_addr_724, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4137 [1/2] (3.25ns)   --->   "%MemBank_B_load_725 = load i16* %MemBank_B_addr_725, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4137 'load' 'MemBank_B_load_725' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4138 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_725 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 725" [mnist_AXI_Stream.cpp:136]   --->   Operation 4138 'getelementptr' 'MemBank_Out_addr_725' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4139 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_725, i16* %MemBank_Out_addr_725, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4140 [1/1] (0.00ns)   --->   "%MemBank_B_addr_726 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 726" [mnist_AXI_Stream.cpp:136]   --->   Operation 4140 'getelementptr' 'MemBank_B_addr_726' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4141 [2/2] (3.25ns)   --->   "%MemBank_B_load_726 = load i16* %MemBank_B_addr_726, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4141 'load' 'MemBank_B_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_403 : Operation 4142 [1/1] (0.00ns)   --->   "%MemBank_B_addr_727 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 727" [mnist_AXI_Stream.cpp:136]   --->   Operation 4142 'getelementptr' 'MemBank_B_addr_727' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 4143 [2/2] (3.25ns)   --->   "%MemBank_B_load_727 = load i16* %MemBank_B_addr_727, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4143 'load' 'MemBank_B_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 404 <SV = 403> <Delay = 6.50>
ST_404 : Operation 4144 [1/2] (3.25ns)   --->   "%MemBank_B_load_726 = load i16* %MemBank_B_addr_726, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4144 'load' 'MemBank_B_load_726' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4145 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_726 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 726" [mnist_AXI_Stream.cpp:136]   --->   Operation 4145 'getelementptr' 'MemBank_Out_addr_726' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4146 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_726, i16* %MemBank_Out_addr_726, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4147 [1/2] (3.25ns)   --->   "%MemBank_B_load_727 = load i16* %MemBank_B_addr_727, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4147 'load' 'MemBank_B_load_727' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4148 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_727 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 727" [mnist_AXI_Stream.cpp:136]   --->   Operation 4148 'getelementptr' 'MemBank_Out_addr_727' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4149 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_727, i16* %MemBank_Out_addr_727, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4150 [1/1] (0.00ns)   --->   "%MemBank_B_addr_728 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 728" [mnist_AXI_Stream.cpp:136]   --->   Operation 4150 'getelementptr' 'MemBank_B_addr_728' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4151 [2/2] (3.25ns)   --->   "%MemBank_B_load_728 = load i16* %MemBank_B_addr_728, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4151 'load' 'MemBank_B_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_404 : Operation 4152 [1/1] (0.00ns)   --->   "%MemBank_B_addr_729 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 729" [mnist_AXI_Stream.cpp:136]   --->   Operation 4152 'getelementptr' 'MemBank_B_addr_729' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 4153 [2/2] (3.25ns)   --->   "%MemBank_B_load_729 = load i16* %MemBank_B_addr_729, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4153 'load' 'MemBank_B_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 405 <SV = 404> <Delay = 6.50>
ST_405 : Operation 4154 [1/2] (3.25ns)   --->   "%MemBank_B_load_728 = load i16* %MemBank_B_addr_728, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4154 'load' 'MemBank_B_load_728' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4155 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_728 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 728" [mnist_AXI_Stream.cpp:136]   --->   Operation 4155 'getelementptr' 'MemBank_Out_addr_728' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4156 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_728, i16* %MemBank_Out_addr_728, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4157 [1/2] (3.25ns)   --->   "%MemBank_B_load_729 = load i16* %MemBank_B_addr_729, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4157 'load' 'MemBank_B_load_729' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4158 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_729 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 729" [mnist_AXI_Stream.cpp:136]   --->   Operation 4158 'getelementptr' 'MemBank_Out_addr_729' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4159 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_729, i16* %MemBank_Out_addr_729, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4160 [1/1] (0.00ns)   --->   "%MemBank_B_addr_730 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 730" [mnist_AXI_Stream.cpp:136]   --->   Operation 4160 'getelementptr' 'MemBank_B_addr_730' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4161 [2/2] (3.25ns)   --->   "%MemBank_B_load_730 = load i16* %MemBank_B_addr_730, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4161 'load' 'MemBank_B_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_405 : Operation 4162 [1/1] (0.00ns)   --->   "%MemBank_B_addr_731 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 731" [mnist_AXI_Stream.cpp:136]   --->   Operation 4162 'getelementptr' 'MemBank_B_addr_731' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 4163 [2/2] (3.25ns)   --->   "%MemBank_B_load_731 = load i16* %MemBank_B_addr_731, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4163 'load' 'MemBank_B_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 406 <SV = 405> <Delay = 6.50>
ST_406 : Operation 4164 [1/2] (3.25ns)   --->   "%MemBank_B_load_730 = load i16* %MemBank_B_addr_730, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4164 'load' 'MemBank_B_load_730' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4165 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_730 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 730" [mnist_AXI_Stream.cpp:136]   --->   Operation 4165 'getelementptr' 'MemBank_Out_addr_730' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4166 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_730, i16* %MemBank_Out_addr_730, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4167 [1/2] (3.25ns)   --->   "%MemBank_B_load_731 = load i16* %MemBank_B_addr_731, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4167 'load' 'MemBank_B_load_731' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4168 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_731 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 731" [mnist_AXI_Stream.cpp:136]   --->   Operation 4168 'getelementptr' 'MemBank_Out_addr_731' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4169 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_731, i16* %MemBank_Out_addr_731, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4170 [1/1] (0.00ns)   --->   "%MemBank_B_addr_732 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 732" [mnist_AXI_Stream.cpp:136]   --->   Operation 4170 'getelementptr' 'MemBank_B_addr_732' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4171 [2/2] (3.25ns)   --->   "%MemBank_B_load_732 = load i16* %MemBank_B_addr_732, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4171 'load' 'MemBank_B_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_406 : Operation 4172 [1/1] (0.00ns)   --->   "%MemBank_B_addr_733 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 733" [mnist_AXI_Stream.cpp:136]   --->   Operation 4172 'getelementptr' 'MemBank_B_addr_733' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4173 [2/2] (3.25ns)   --->   "%MemBank_B_load_733 = load i16* %MemBank_B_addr_733, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4173 'load' 'MemBank_B_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 407 <SV = 406> <Delay = 6.50>
ST_407 : Operation 4174 [1/2] (3.25ns)   --->   "%MemBank_B_load_732 = load i16* %MemBank_B_addr_732, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4174 'load' 'MemBank_B_load_732' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4175 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_732 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 732" [mnist_AXI_Stream.cpp:136]   --->   Operation 4175 'getelementptr' 'MemBank_Out_addr_732' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4176 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_732, i16* %MemBank_Out_addr_732, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4177 [1/2] (3.25ns)   --->   "%MemBank_B_load_733 = load i16* %MemBank_B_addr_733, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4177 'load' 'MemBank_B_load_733' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4178 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_733 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 733" [mnist_AXI_Stream.cpp:136]   --->   Operation 4178 'getelementptr' 'MemBank_Out_addr_733' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4179 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_733, i16* %MemBank_Out_addr_733, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4180 [1/1] (0.00ns)   --->   "%MemBank_B_addr_734 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 734" [mnist_AXI_Stream.cpp:136]   --->   Operation 4180 'getelementptr' 'MemBank_B_addr_734' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4181 [2/2] (3.25ns)   --->   "%MemBank_B_load_734 = load i16* %MemBank_B_addr_734, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4181 'load' 'MemBank_B_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_407 : Operation 4182 [1/1] (0.00ns)   --->   "%MemBank_B_addr_735 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 735" [mnist_AXI_Stream.cpp:136]   --->   Operation 4182 'getelementptr' 'MemBank_B_addr_735' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 4183 [2/2] (3.25ns)   --->   "%MemBank_B_load_735 = load i16* %MemBank_B_addr_735, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4183 'load' 'MemBank_B_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 408 <SV = 407> <Delay = 6.50>
ST_408 : Operation 4184 [1/2] (3.25ns)   --->   "%MemBank_B_load_734 = load i16* %MemBank_B_addr_734, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4184 'load' 'MemBank_B_load_734' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4185 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_734 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 734" [mnist_AXI_Stream.cpp:136]   --->   Operation 4185 'getelementptr' 'MemBank_Out_addr_734' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4186 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_734, i16* %MemBank_Out_addr_734, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4187 [1/2] (3.25ns)   --->   "%MemBank_B_load_735 = load i16* %MemBank_B_addr_735, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4187 'load' 'MemBank_B_load_735' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4188 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_735 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 735" [mnist_AXI_Stream.cpp:136]   --->   Operation 4188 'getelementptr' 'MemBank_Out_addr_735' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4189 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_735, i16* %MemBank_Out_addr_735, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4189 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4190 [1/1] (0.00ns)   --->   "%MemBank_B_addr_736 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 736" [mnist_AXI_Stream.cpp:136]   --->   Operation 4190 'getelementptr' 'MemBank_B_addr_736' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4191 [2/2] (3.25ns)   --->   "%MemBank_B_load_736 = load i16* %MemBank_B_addr_736, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4191 'load' 'MemBank_B_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_408 : Operation 4192 [1/1] (0.00ns)   --->   "%MemBank_B_addr_737 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 737" [mnist_AXI_Stream.cpp:136]   --->   Operation 4192 'getelementptr' 'MemBank_B_addr_737' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 4193 [2/2] (3.25ns)   --->   "%MemBank_B_load_737 = load i16* %MemBank_B_addr_737, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4193 'load' 'MemBank_B_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 409 <SV = 408> <Delay = 6.50>
ST_409 : Operation 4194 [1/2] (3.25ns)   --->   "%MemBank_B_load_736 = load i16* %MemBank_B_addr_736, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4194 'load' 'MemBank_B_load_736' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4195 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_736 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 736" [mnist_AXI_Stream.cpp:136]   --->   Operation 4195 'getelementptr' 'MemBank_Out_addr_736' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4196 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_736, i16* %MemBank_Out_addr_736, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4197 [1/2] (3.25ns)   --->   "%MemBank_B_load_737 = load i16* %MemBank_B_addr_737, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4197 'load' 'MemBank_B_load_737' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4198 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_737 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 737" [mnist_AXI_Stream.cpp:136]   --->   Operation 4198 'getelementptr' 'MemBank_Out_addr_737' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4199 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_737, i16* %MemBank_Out_addr_737, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4199 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4200 [1/1] (0.00ns)   --->   "%MemBank_B_addr_738 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 738" [mnist_AXI_Stream.cpp:136]   --->   Operation 4200 'getelementptr' 'MemBank_B_addr_738' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4201 [2/2] (3.25ns)   --->   "%MemBank_B_load_738 = load i16* %MemBank_B_addr_738, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4201 'load' 'MemBank_B_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_409 : Operation 4202 [1/1] (0.00ns)   --->   "%MemBank_B_addr_739 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 739" [mnist_AXI_Stream.cpp:136]   --->   Operation 4202 'getelementptr' 'MemBank_B_addr_739' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 4203 [2/2] (3.25ns)   --->   "%MemBank_B_load_739 = load i16* %MemBank_B_addr_739, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4203 'load' 'MemBank_B_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 410 <SV = 409> <Delay = 6.50>
ST_410 : Operation 4204 [1/2] (3.25ns)   --->   "%MemBank_B_load_738 = load i16* %MemBank_B_addr_738, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4204 'load' 'MemBank_B_load_738' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4205 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_738 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 738" [mnist_AXI_Stream.cpp:136]   --->   Operation 4205 'getelementptr' 'MemBank_Out_addr_738' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4206 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_738, i16* %MemBank_Out_addr_738, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4207 [1/2] (3.25ns)   --->   "%MemBank_B_load_739 = load i16* %MemBank_B_addr_739, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4207 'load' 'MemBank_B_load_739' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4208 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_739 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 739" [mnist_AXI_Stream.cpp:136]   --->   Operation 4208 'getelementptr' 'MemBank_Out_addr_739' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4209 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_739, i16* %MemBank_Out_addr_739, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4210 [1/1] (0.00ns)   --->   "%MemBank_B_addr_740 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 740" [mnist_AXI_Stream.cpp:136]   --->   Operation 4210 'getelementptr' 'MemBank_B_addr_740' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4211 [2/2] (3.25ns)   --->   "%MemBank_B_load_740 = load i16* %MemBank_B_addr_740, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4211 'load' 'MemBank_B_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_410 : Operation 4212 [1/1] (0.00ns)   --->   "%MemBank_B_addr_741 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 741" [mnist_AXI_Stream.cpp:136]   --->   Operation 4212 'getelementptr' 'MemBank_B_addr_741' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4213 [2/2] (3.25ns)   --->   "%MemBank_B_load_741 = load i16* %MemBank_B_addr_741, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4213 'load' 'MemBank_B_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 411 <SV = 410> <Delay = 6.50>
ST_411 : Operation 4214 [1/2] (3.25ns)   --->   "%MemBank_B_load_740 = load i16* %MemBank_B_addr_740, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4214 'load' 'MemBank_B_load_740' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4215 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_740 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 740" [mnist_AXI_Stream.cpp:136]   --->   Operation 4215 'getelementptr' 'MemBank_Out_addr_740' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4216 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_740, i16* %MemBank_Out_addr_740, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4217 [1/2] (3.25ns)   --->   "%MemBank_B_load_741 = load i16* %MemBank_B_addr_741, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4217 'load' 'MemBank_B_load_741' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4218 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_741 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 741" [mnist_AXI_Stream.cpp:136]   --->   Operation 4218 'getelementptr' 'MemBank_Out_addr_741' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4219 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_741, i16* %MemBank_Out_addr_741, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4220 [1/1] (0.00ns)   --->   "%MemBank_B_addr_742 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 742" [mnist_AXI_Stream.cpp:136]   --->   Operation 4220 'getelementptr' 'MemBank_B_addr_742' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4221 [2/2] (3.25ns)   --->   "%MemBank_B_load_742 = load i16* %MemBank_B_addr_742, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4221 'load' 'MemBank_B_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_411 : Operation 4222 [1/1] (0.00ns)   --->   "%MemBank_B_addr_743 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 743" [mnist_AXI_Stream.cpp:136]   --->   Operation 4222 'getelementptr' 'MemBank_B_addr_743' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 4223 [2/2] (3.25ns)   --->   "%MemBank_B_load_743 = load i16* %MemBank_B_addr_743, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4223 'load' 'MemBank_B_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 412 <SV = 411> <Delay = 6.50>
ST_412 : Operation 4224 [1/2] (3.25ns)   --->   "%MemBank_B_load_742 = load i16* %MemBank_B_addr_742, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4224 'load' 'MemBank_B_load_742' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4225 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_742 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 742" [mnist_AXI_Stream.cpp:136]   --->   Operation 4225 'getelementptr' 'MemBank_Out_addr_742' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4226 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_742, i16* %MemBank_Out_addr_742, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4227 [1/2] (3.25ns)   --->   "%MemBank_B_load_743 = load i16* %MemBank_B_addr_743, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4227 'load' 'MemBank_B_load_743' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4228 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_743 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 743" [mnist_AXI_Stream.cpp:136]   --->   Operation 4228 'getelementptr' 'MemBank_Out_addr_743' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4229 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_743, i16* %MemBank_Out_addr_743, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4230 [1/1] (0.00ns)   --->   "%MemBank_B_addr_744 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 744" [mnist_AXI_Stream.cpp:136]   --->   Operation 4230 'getelementptr' 'MemBank_B_addr_744' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4231 [2/2] (3.25ns)   --->   "%MemBank_B_load_744 = load i16* %MemBank_B_addr_744, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4231 'load' 'MemBank_B_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_412 : Operation 4232 [1/1] (0.00ns)   --->   "%MemBank_B_addr_745 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 745" [mnist_AXI_Stream.cpp:136]   --->   Operation 4232 'getelementptr' 'MemBank_B_addr_745' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 4233 [2/2] (3.25ns)   --->   "%MemBank_B_load_745 = load i16* %MemBank_B_addr_745, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4233 'load' 'MemBank_B_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 413 <SV = 412> <Delay = 6.50>
ST_413 : Operation 4234 [1/2] (3.25ns)   --->   "%MemBank_B_load_744 = load i16* %MemBank_B_addr_744, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4234 'load' 'MemBank_B_load_744' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4235 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_744 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 744" [mnist_AXI_Stream.cpp:136]   --->   Operation 4235 'getelementptr' 'MemBank_Out_addr_744' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4236 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_744, i16* %MemBank_Out_addr_744, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4237 [1/2] (3.25ns)   --->   "%MemBank_B_load_745 = load i16* %MemBank_B_addr_745, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4237 'load' 'MemBank_B_load_745' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4238 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_745 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 745" [mnist_AXI_Stream.cpp:136]   --->   Operation 4238 'getelementptr' 'MemBank_Out_addr_745' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4239 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_745, i16* %MemBank_Out_addr_745, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4239 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4240 [1/1] (0.00ns)   --->   "%MemBank_B_addr_746 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 746" [mnist_AXI_Stream.cpp:136]   --->   Operation 4240 'getelementptr' 'MemBank_B_addr_746' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4241 [2/2] (3.25ns)   --->   "%MemBank_B_load_746 = load i16* %MemBank_B_addr_746, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4241 'load' 'MemBank_B_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_413 : Operation 4242 [1/1] (0.00ns)   --->   "%MemBank_B_addr_747 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 747" [mnist_AXI_Stream.cpp:136]   --->   Operation 4242 'getelementptr' 'MemBank_B_addr_747' <Predicate = true> <Delay = 0.00>
ST_413 : Operation 4243 [2/2] (3.25ns)   --->   "%MemBank_B_load_747 = load i16* %MemBank_B_addr_747, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4243 'load' 'MemBank_B_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 414 <SV = 413> <Delay = 6.50>
ST_414 : Operation 4244 [1/2] (3.25ns)   --->   "%MemBank_B_load_746 = load i16* %MemBank_B_addr_746, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4244 'load' 'MemBank_B_load_746' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4245 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_746 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 746" [mnist_AXI_Stream.cpp:136]   --->   Operation 4245 'getelementptr' 'MemBank_Out_addr_746' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4246 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_746, i16* %MemBank_Out_addr_746, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4247 [1/2] (3.25ns)   --->   "%MemBank_B_load_747 = load i16* %MemBank_B_addr_747, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4247 'load' 'MemBank_B_load_747' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4248 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_747 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 747" [mnist_AXI_Stream.cpp:136]   --->   Operation 4248 'getelementptr' 'MemBank_Out_addr_747' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4249 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_747, i16* %MemBank_Out_addr_747, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4250 [1/1] (0.00ns)   --->   "%MemBank_B_addr_748 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 748" [mnist_AXI_Stream.cpp:136]   --->   Operation 4250 'getelementptr' 'MemBank_B_addr_748' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4251 [2/2] (3.25ns)   --->   "%MemBank_B_load_748 = load i16* %MemBank_B_addr_748, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4251 'load' 'MemBank_B_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_414 : Operation 4252 [1/1] (0.00ns)   --->   "%MemBank_B_addr_749 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 749" [mnist_AXI_Stream.cpp:136]   --->   Operation 4252 'getelementptr' 'MemBank_B_addr_749' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4253 [2/2] (3.25ns)   --->   "%MemBank_B_load_749 = load i16* %MemBank_B_addr_749, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4253 'load' 'MemBank_B_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 415 <SV = 414> <Delay = 6.50>
ST_415 : Operation 4254 [1/2] (3.25ns)   --->   "%MemBank_B_load_748 = load i16* %MemBank_B_addr_748, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4254 'load' 'MemBank_B_load_748' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4255 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_748 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 748" [mnist_AXI_Stream.cpp:136]   --->   Operation 4255 'getelementptr' 'MemBank_Out_addr_748' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4256 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_748, i16* %MemBank_Out_addr_748, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4256 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4257 [1/2] (3.25ns)   --->   "%MemBank_B_load_749 = load i16* %MemBank_B_addr_749, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4257 'load' 'MemBank_B_load_749' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4258 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_749 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 749" [mnist_AXI_Stream.cpp:136]   --->   Operation 4258 'getelementptr' 'MemBank_Out_addr_749' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4259 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_749, i16* %MemBank_Out_addr_749, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4259 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4260 [1/1] (0.00ns)   --->   "%MemBank_B_addr_750 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 750" [mnist_AXI_Stream.cpp:136]   --->   Operation 4260 'getelementptr' 'MemBank_B_addr_750' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4261 [2/2] (3.25ns)   --->   "%MemBank_B_load_750 = load i16* %MemBank_B_addr_750, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4261 'load' 'MemBank_B_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_415 : Operation 4262 [1/1] (0.00ns)   --->   "%MemBank_B_addr_751 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 751" [mnist_AXI_Stream.cpp:136]   --->   Operation 4262 'getelementptr' 'MemBank_B_addr_751' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 4263 [2/2] (3.25ns)   --->   "%MemBank_B_load_751 = load i16* %MemBank_B_addr_751, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4263 'load' 'MemBank_B_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 416 <SV = 415> <Delay = 6.50>
ST_416 : Operation 4264 [1/2] (3.25ns)   --->   "%MemBank_B_load_750 = load i16* %MemBank_B_addr_750, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4264 'load' 'MemBank_B_load_750' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4265 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_750 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 750" [mnist_AXI_Stream.cpp:136]   --->   Operation 4265 'getelementptr' 'MemBank_Out_addr_750' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4266 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_750, i16* %MemBank_Out_addr_750, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4267 [1/2] (3.25ns)   --->   "%MemBank_B_load_751 = load i16* %MemBank_B_addr_751, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4267 'load' 'MemBank_B_load_751' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4268 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_751 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 751" [mnist_AXI_Stream.cpp:136]   --->   Operation 4268 'getelementptr' 'MemBank_Out_addr_751' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4269 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_751, i16* %MemBank_Out_addr_751, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4270 [1/1] (0.00ns)   --->   "%MemBank_B_addr_752 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 752" [mnist_AXI_Stream.cpp:136]   --->   Operation 4270 'getelementptr' 'MemBank_B_addr_752' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4271 [2/2] (3.25ns)   --->   "%MemBank_B_load_752 = load i16* %MemBank_B_addr_752, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4271 'load' 'MemBank_B_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_416 : Operation 4272 [1/1] (0.00ns)   --->   "%MemBank_B_addr_753 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 753" [mnist_AXI_Stream.cpp:136]   --->   Operation 4272 'getelementptr' 'MemBank_B_addr_753' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 4273 [2/2] (3.25ns)   --->   "%MemBank_B_load_753 = load i16* %MemBank_B_addr_753, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4273 'load' 'MemBank_B_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 417 <SV = 416> <Delay = 6.50>
ST_417 : Operation 4274 [1/2] (3.25ns)   --->   "%MemBank_B_load_752 = load i16* %MemBank_B_addr_752, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4274 'load' 'MemBank_B_load_752' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4275 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_752 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 752" [mnist_AXI_Stream.cpp:136]   --->   Operation 4275 'getelementptr' 'MemBank_Out_addr_752' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4276 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_752, i16* %MemBank_Out_addr_752, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4276 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4277 [1/2] (3.25ns)   --->   "%MemBank_B_load_753 = load i16* %MemBank_B_addr_753, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4277 'load' 'MemBank_B_load_753' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4278 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_753 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 753" [mnist_AXI_Stream.cpp:136]   --->   Operation 4278 'getelementptr' 'MemBank_Out_addr_753' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4279 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_753, i16* %MemBank_Out_addr_753, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4280 [1/1] (0.00ns)   --->   "%MemBank_B_addr_754 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 754" [mnist_AXI_Stream.cpp:136]   --->   Operation 4280 'getelementptr' 'MemBank_B_addr_754' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4281 [2/2] (3.25ns)   --->   "%MemBank_B_load_754 = load i16* %MemBank_B_addr_754, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4281 'load' 'MemBank_B_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_417 : Operation 4282 [1/1] (0.00ns)   --->   "%MemBank_B_addr_755 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 755" [mnist_AXI_Stream.cpp:136]   --->   Operation 4282 'getelementptr' 'MemBank_B_addr_755' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 4283 [2/2] (3.25ns)   --->   "%MemBank_B_load_755 = load i16* %MemBank_B_addr_755, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4283 'load' 'MemBank_B_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 418 <SV = 417> <Delay = 6.50>
ST_418 : Operation 4284 [1/2] (3.25ns)   --->   "%MemBank_B_load_754 = load i16* %MemBank_B_addr_754, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4284 'load' 'MemBank_B_load_754' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4285 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_754 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 754" [mnist_AXI_Stream.cpp:136]   --->   Operation 4285 'getelementptr' 'MemBank_Out_addr_754' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4286 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_754, i16* %MemBank_Out_addr_754, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4287 [1/2] (3.25ns)   --->   "%MemBank_B_load_755 = load i16* %MemBank_B_addr_755, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4287 'load' 'MemBank_B_load_755' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4288 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_755 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 755" [mnist_AXI_Stream.cpp:136]   --->   Operation 4288 'getelementptr' 'MemBank_Out_addr_755' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4289 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_755, i16* %MemBank_Out_addr_755, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4290 [1/1] (0.00ns)   --->   "%MemBank_B_addr_756 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 756" [mnist_AXI_Stream.cpp:136]   --->   Operation 4290 'getelementptr' 'MemBank_B_addr_756' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4291 [2/2] (3.25ns)   --->   "%MemBank_B_load_756 = load i16* %MemBank_B_addr_756, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4291 'load' 'MemBank_B_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_418 : Operation 4292 [1/1] (0.00ns)   --->   "%MemBank_B_addr_757 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 757" [mnist_AXI_Stream.cpp:136]   --->   Operation 4292 'getelementptr' 'MemBank_B_addr_757' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4293 [2/2] (3.25ns)   --->   "%MemBank_B_load_757 = load i16* %MemBank_B_addr_757, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4293 'load' 'MemBank_B_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 419 <SV = 418> <Delay = 6.50>
ST_419 : Operation 4294 [1/2] (3.25ns)   --->   "%MemBank_B_load_756 = load i16* %MemBank_B_addr_756, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4294 'load' 'MemBank_B_load_756' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4295 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_756 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 756" [mnist_AXI_Stream.cpp:136]   --->   Operation 4295 'getelementptr' 'MemBank_Out_addr_756' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4296 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_756, i16* %MemBank_Out_addr_756, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4297 [1/2] (3.25ns)   --->   "%MemBank_B_load_757 = load i16* %MemBank_B_addr_757, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4297 'load' 'MemBank_B_load_757' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4298 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_757 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 757" [mnist_AXI_Stream.cpp:136]   --->   Operation 4298 'getelementptr' 'MemBank_Out_addr_757' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4299 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_757, i16* %MemBank_Out_addr_757, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4299 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4300 [1/1] (0.00ns)   --->   "%MemBank_B_addr_758 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 758" [mnist_AXI_Stream.cpp:136]   --->   Operation 4300 'getelementptr' 'MemBank_B_addr_758' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4301 [2/2] (3.25ns)   --->   "%MemBank_B_load_758 = load i16* %MemBank_B_addr_758, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4301 'load' 'MemBank_B_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_419 : Operation 4302 [1/1] (0.00ns)   --->   "%MemBank_B_addr_759 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 759" [mnist_AXI_Stream.cpp:136]   --->   Operation 4302 'getelementptr' 'MemBank_B_addr_759' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 4303 [2/2] (3.25ns)   --->   "%MemBank_B_load_759 = load i16* %MemBank_B_addr_759, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4303 'load' 'MemBank_B_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 420 <SV = 419> <Delay = 6.50>
ST_420 : Operation 4304 [1/2] (3.25ns)   --->   "%MemBank_B_load_758 = load i16* %MemBank_B_addr_758, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4304 'load' 'MemBank_B_load_758' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4305 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_758 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 758" [mnist_AXI_Stream.cpp:136]   --->   Operation 4305 'getelementptr' 'MemBank_Out_addr_758' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4306 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_758, i16* %MemBank_Out_addr_758, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4306 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4307 [1/2] (3.25ns)   --->   "%MemBank_B_load_759 = load i16* %MemBank_B_addr_759, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4307 'load' 'MemBank_B_load_759' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4308 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_759 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 759" [mnist_AXI_Stream.cpp:136]   --->   Operation 4308 'getelementptr' 'MemBank_Out_addr_759' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4309 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_759, i16* %MemBank_Out_addr_759, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4309 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4310 [1/1] (0.00ns)   --->   "%MemBank_B_addr_760 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 760" [mnist_AXI_Stream.cpp:136]   --->   Operation 4310 'getelementptr' 'MemBank_B_addr_760' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4311 [2/2] (3.25ns)   --->   "%MemBank_B_load_760 = load i16* %MemBank_B_addr_760, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4311 'load' 'MemBank_B_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_420 : Operation 4312 [1/1] (0.00ns)   --->   "%MemBank_B_addr_761 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 761" [mnist_AXI_Stream.cpp:136]   --->   Operation 4312 'getelementptr' 'MemBank_B_addr_761' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 4313 [2/2] (3.25ns)   --->   "%MemBank_B_load_761 = load i16* %MemBank_B_addr_761, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4313 'load' 'MemBank_B_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 421 <SV = 420> <Delay = 6.50>
ST_421 : Operation 4314 [1/2] (3.25ns)   --->   "%MemBank_B_load_760 = load i16* %MemBank_B_addr_760, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4314 'load' 'MemBank_B_load_760' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4315 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_760 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 760" [mnist_AXI_Stream.cpp:136]   --->   Operation 4315 'getelementptr' 'MemBank_Out_addr_760' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4316 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_760, i16* %MemBank_Out_addr_760, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4317 [1/2] (3.25ns)   --->   "%MemBank_B_load_761 = load i16* %MemBank_B_addr_761, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4317 'load' 'MemBank_B_load_761' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4318 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_761 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 761" [mnist_AXI_Stream.cpp:136]   --->   Operation 4318 'getelementptr' 'MemBank_Out_addr_761' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4319 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_761, i16* %MemBank_Out_addr_761, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4319 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4320 [1/1] (0.00ns)   --->   "%MemBank_B_addr_762 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 762" [mnist_AXI_Stream.cpp:136]   --->   Operation 4320 'getelementptr' 'MemBank_B_addr_762' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4321 [2/2] (3.25ns)   --->   "%MemBank_B_load_762 = load i16* %MemBank_B_addr_762, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4321 'load' 'MemBank_B_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_421 : Operation 4322 [1/1] (0.00ns)   --->   "%MemBank_B_addr_763 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 763" [mnist_AXI_Stream.cpp:136]   --->   Operation 4322 'getelementptr' 'MemBank_B_addr_763' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 4323 [2/2] (3.25ns)   --->   "%MemBank_B_load_763 = load i16* %MemBank_B_addr_763, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4323 'load' 'MemBank_B_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 422 <SV = 421> <Delay = 6.50>
ST_422 : Operation 4324 [1/2] (3.25ns)   --->   "%MemBank_B_load_762 = load i16* %MemBank_B_addr_762, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4324 'load' 'MemBank_B_load_762' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4325 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_762 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 762" [mnist_AXI_Stream.cpp:136]   --->   Operation 4325 'getelementptr' 'MemBank_Out_addr_762' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4326 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_762, i16* %MemBank_Out_addr_762, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4327 [1/2] (3.25ns)   --->   "%MemBank_B_load_763 = load i16* %MemBank_B_addr_763, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4327 'load' 'MemBank_B_load_763' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4328 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_763 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 763" [mnist_AXI_Stream.cpp:136]   --->   Operation 4328 'getelementptr' 'MemBank_Out_addr_763' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4329 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_763, i16* %MemBank_Out_addr_763, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4330 [1/1] (0.00ns)   --->   "%MemBank_B_addr_764 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 764" [mnist_AXI_Stream.cpp:136]   --->   Operation 4330 'getelementptr' 'MemBank_B_addr_764' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4331 [2/2] (3.25ns)   --->   "%MemBank_B_load_764 = load i16* %MemBank_B_addr_764, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4331 'load' 'MemBank_B_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_422 : Operation 4332 [1/1] (0.00ns)   --->   "%MemBank_B_addr_765 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 765" [mnist_AXI_Stream.cpp:136]   --->   Operation 4332 'getelementptr' 'MemBank_B_addr_765' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4333 [2/2] (3.25ns)   --->   "%MemBank_B_load_765 = load i16* %MemBank_B_addr_765, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4333 'load' 'MemBank_B_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 423 <SV = 422> <Delay = 6.50>
ST_423 : Operation 4334 [1/2] (3.25ns)   --->   "%MemBank_B_load_764 = load i16* %MemBank_B_addr_764, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4334 'load' 'MemBank_B_load_764' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4335 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_764 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 764" [mnist_AXI_Stream.cpp:136]   --->   Operation 4335 'getelementptr' 'MemBank_Out_addr_764' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4336 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_764, i16* %MemBank_Out_addr_764, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4336 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4337 [1/2] (3.25ns)   --->   "%MemBank_B_load_765 = load i16* %MemBank_B_addr_765, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4337 'load' 'MemBank_B_load_765' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4338 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_765 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 765" [mnist_AXI_Stream.cpp:136]   --->   Operation 4338 'getelementptr' 'MemBank_Out_addr_765' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4339 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_765, i16* %MemBank_Out_addr_765, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4339 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4340 [1/1] (0.00ns)   --->   "%MemBank_B_addr_766 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 766" [mnist_AXI_Stream.cpp:136]   --->   Operation 4340 'getelementptr' 'MemBank_B_addr_766' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4341 [2/2] (3.25ns)   --->   "%MemBank_B_load_766 = load i16* %MemBank_B_addr_766, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4341 'load' 'MemBank_B_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_423 : Operation 4342 [1/1] (0.00ns)   --->   "%MemBank_B_addr_767 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 767" [mnist_AXI_Stream.cpp:136]   --->   Operation 4342 'getelementptr' 'MemBank_B_addr_767' <Predicate = true> <Delay = 0.00>
ST_423 : Operation 4343 [2/2] (3.25ns)   --->   "%MemBank_B_load_767 = load i16* %MemBank_B_addr_767, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4343 'load' 'MemBank_B_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 424 <SV = 423> <Delay = 6.50>
ST_424 : Operation 4344 [1/2] (3.25ns)   --->   "%MemBank_B_load_766 = load i16* %MemBank_B_addr_766, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4344 'load' 'MemBank_B_load_766' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4345 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_766 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 766" [mnist_AXI_Stream.cpp:136]   --->   Operation 4345 'getelementptr' 'MemBank_Out_addr_766' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4346 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_766, i16* %MemBank_Out_addr_766, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4347 [1/2] (3.25ns)   --->   "%MemBank_B_load_767 = load i16* %MemBank_B_addr_767, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4347 'load' 'MemBank_B_load_767' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4348 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_767 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 767" [mnist_AXI_Stream.cpp:136]   --->   Operation 4348 'getelementptr' 'MemBank_Out_addr_767' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4349 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_767, i16* %MemBank_Out_addr_767, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4349 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4350 [1/1] (0.00ns)   --->   "%MemBank_B_addr_768 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 768" [mnist_AXI_Stream.cpp:136]   --->   Operation 4350 'getelementptr' 'MemBank_B_addr_768' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4351 [2/2] (3.25ns)   --->   "%MemBank_B_load_768 = load i16* %MemBank_B_addr_768, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4351 'load' 'MemBank_B_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_424 : Operation 4352 [1/1] (0.00ns)   --->   "%MemBank_B_addr_769 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 769" [mnist_AXI_Stream.cpp:136]   --->   Operation 4352 'getelementptr' 'MemBank_B_addr_769' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 4353 [2/2] (3.25ns)   --->   "%MemBank_B_load_769 = load i16* %MemBank_B_addr_769, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4353 'load' 'MemBank_B_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 425 <SV = 424> <Delay = 6.50>
ST_425 : Operation 4354 [1/2] (3.25ns)   --->   "%MemBank_B_load_768 = load i16* %MemBank_B_addr_768, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4354 'load' 'MemBank_B_load_768' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4355 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_768 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 768" [mnist_AXI_Stream.cpp:136]   --->   Operation 4355 'getelementptr' 'MemBank_Out_addr_768' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4356 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_768, i16* %MemBank_Out_addr_768, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4356 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4357 [1/2] (3.25ns)   --->   "%MemBank_B_load_769 = load i16* %MemBank_B_addr_769, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4357 'load' 'MemBank_B_load_769' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4358 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_769 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 769" [mnist_AXI_Stream.cpp:136]   --->   Operation 4358 'getelementptr' 'MemBank_Out_addr_769' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4359 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_769, i16* %MemBank_Out_addr_769, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4360 [1/1] (0.00ns)   --->   "%MemBank_B_addr_770 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 770" [mnist_AXI_Stream.cpp:136]   --->   Operation 4360 'getelementptr' 'MemBank_B_addr_770' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4361 [2/2] (3.25ns)   --->   "%MemBank_B_load_770 = load i16* %MemBank_B_addr_770, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4361 'load' 'MemBank_B_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_425 : Operation 4362 [1/1] (0.00ns)   --->   "%MemBank_B_addr_771 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 771" [mnist_AXI_Stream.cpp:136]   --->   Operation 4362 'getelementptr' 'MemBank_B_addr_771' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 4363 [2/2] (3.25ns)   --->   "%MemBank_B_load_771 = load i16* %MemBank_B_addr_771, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4363 'load' 'MemBank_B_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 426 <SV = 425> <Delay = 6.50>
ST_426 : Operation 4364 [1/2] (3.25ns)   --->   "%MemBank_B_load_770 = load i16* %MemBank_B_addr_770, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4364 'load' 'MemBank_B_load_770' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4365 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_770 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 770" [mnist_AXI_Stream.cpp:136]   --->   Operation 4365 'getelementptr' 'MemBank_Out_addr_770' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4366 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_770, i16* %MemBank_Out_addr_770, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4367 [1/2] (3.25ns)   --->   "%MemBank_B_load_771 = load i16* %MemBank_B_addr_771, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4367 'load' 'MemBank_B_load_771' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4368 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_771 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 771" [mnist_AXI_Stream.cpp:136]   --->   Operation 4368 'getelementptr' 'MemBank_Out_addr_771' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4369 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_771, i16* %MemBank_Out_addr_771, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4370 [1/1] (0.00ns)   --->   "%MemBank_B_addr_772 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 772" [mnist_AXI_Stream.cpp:136]   --->   Operation 4370 'getelementptr' 'MemBank_B_addr_772' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4371 [2/2] (3.25ns)   --->   "%MemBank_B_load_772 = load i16* %MemBank_B_addr_772, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4371 'load' 'MemBank_B_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_426 : Operation 4372 [1/1] (0.00ns)   --->   "%MemBank_B_addr_773 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 773" [mnist_AXI_Stream.cpp:136]   --->   Operation 4372 'getelementptr' 'MemBank_B_addr_773' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4373 [2/2] (3.25ns)   --->   "%MemBank_B_load_773 = load i16* %MemBank_B_addr_773, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4373 'load' 'MemBank_B_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 427 <SV = 426> <Delay = 6.50>
ST_427 : Operation 4374 [1/2] (3.25ns)   --->   "%MemBank_B_load_772 = load i16* %MemBank_B_addr_772, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4374 'load' 'MemBank_B_load_772' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4375 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_772 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 772" [mnist_AXI_Stream.cpp:136]   --->   Operation 4375 'getelementptr' 'MemBank_Out_addr_772' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4376 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_772, i16* %MemBank_Out_addr_772, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4376 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4377 [1/2] (3.25ns)   --->   "%MemBank_B_load_773 = load i16* %MemBank_B_addr_773, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4377 'load' 'MemBank_B_load_773' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4378 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_773 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 773" [mnist_AXI_Stream.cpp:136]   --->   Operation 4378 'getelementptr' 'MemBank_Out_addr_773' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4379 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_773, i16* %MemBank_Out_addr_773, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4379 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4380 [1/1] (0.00ns)   --->   "%MemBank_B_addr_774 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 774" [mnist_AXI_Stream.cpp:136]   --->   Operation 4380 'getelementptr' 'MemBank_B_addr_774' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4381 [2/2] (3.25ns)   --->   "%MemBank_B_load_774 = load i16* %MemBank_B_addr_774, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4381 'load' 'MemBank_B_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_427 : Operation 4382 [1/1] (0.00ns)   --->   "%MemBank_B_addr_775 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 775" [mnist_AXI_Stream.cpp:136]   --->   Operation 4382 'getelementptr' 'MemBank_B_addr_775' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 4383 [2/2] (3.25ns)   --->   "%MemBank_B_load_775 = load i16* %MemBank_B_addr_775, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4383 'load' 'MemBank_B_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 428 <SV = 427> <Delay = 6.50>
ST_428 : Operation 4384 [1/2] (3.25ns)   --->   "%MemBank_B_load_774 = load i16* %MemBank_B_addr_774, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4384 'load' 'MemBank_B_load_774' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4385 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_774 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 774" [mnist_AXI_Stream.cpp:136]   --->   Operation 4385 'getelementptr' 'MemBank_Out_addr_774' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4386 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_774, i16* %MemBank_Out_addr_774, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4387 [1/2] (3.25ns)   --->   "%MemBank_B_load_775 = load i16* %MemBank_B_addr_775, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4387 'load' 'MemBank_B_load_775' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4388 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_775 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 775" [mnist_AXI_Stream.cpp:136]   --->   Operation 4388 'getelementptr' 'MemBank_Out_addr_775' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4389 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_775, i16* %MemBank_Out_addr_775, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4389 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4390 [1/1] (0.00ns)   --->   "%MemBank_B_addr_776 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 776" [mnist_AXI_Stream.cpp:136]   --->   Operation 4390 'getelementptr' 'MemBank_B_addr_776' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4391 [2/2] (3.25ns)   --->   "%MemBank_B_load_776 = load i16* %MemBank_B_addr_776, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4391 'load' 'MemBank_B_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_428 : Operation 4392 [1/1] (0.00ns)   --->   "%MemBank_B_addr_777 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 777" [mnist_AXI_Stream.cpp:136]   --->   Operation 4392 'getelementptr' 'MemBank_B_addr_777' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 4393 [2/2] (3.25ns)   --->   "%MemBank_B_load_777 = load i16* %MemBank_B_addr_777, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4393 'load' 'MemBank_B_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 429 <SV = 428> <Delay = 6.50>
ST_429 : Operation 4394 [1/2] (3.25ns)   --->   "%MemBank_B_load_776 = load i16* %MemBank_B_addr_776, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4394 'load' 'MemBank_B_load_776' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4395 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_776 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 776" [mnist_AXI_Stream.cpp:136]   --->   Operation 4395 'getelementptr' 'MemBank_Out_addr_776' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4396 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_776, i16* %MemBank_Out_addr_776, align 16" [mnist_AXI_Stream.cpp:136]   --->   Operation 4396 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4397 [1/2] (3.25ns)   --->   "%MemBank_B_load_777 = load i16* %MemBank_B_addr_777, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4397 'load' 'MemBank_B_load_777' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4398 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_777 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 777" [mnist_AXI_Stream.cpp:136]   --->   Operation 4398 'getelementptr' 'MemBank_Out_addr_777' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4399 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_777, i16* %MemBank_Out_addr_777, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4400 [1/1] (0.00ns)   --->   "%MemBank_B_addr_778 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 778" [mnist_AXI_Stream.cpp:136]   --->   Operation 4400 'getelementptr' 'MemBank_B_addr_778' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4401 [2/2] (3.25ns)   --->   "%MemBank_B_load_778 = load i16* %MemBank_B_addr_778, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4401 'load' 'MemBank_B_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_429 : Operation 4402 [1/1] (0.00ns)   --->   "%MemBank_B_addr_779 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 779" [mnist_AXI_Stream.cpp:136]   --->   Operation 4402 'getelementptr' 'MemBank_B_addr_779' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 4403 [2/2] (3.25ns)   --->   "%MemBank_B_load_779 = load i16* %MemBank_B_addr_779, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4403 'load' 'MemBank_B_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 430 <SV = 429> <Delay = 6.50>
ST_430 : Operation 4404 [1/2] (3.25ns)   --->   "%MemBank_B_load_778 = load i16* %MemBank_B_addr_778, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4404 'load' 'MemBank_B_load_778' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4405 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_778 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 778" [mnist_AXI_Stream.cpp:136]   --->   Operation 4405 'getelementptr' 'MemBank_Out_addr_778' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4406 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_778, i16* %MemBank_Out_addr_778, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4406 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4407 [1/2] (3.25ns)   --->   "%MemBank_B_load_779 = load i16* %MemBank_B_addr_779, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4407 'load' 'MemBank_B_load_779' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4408 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_779 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 779" [mnist_AXI_Stream.cpp:136]   --->   Operation 4408 'getelementptr' 'MemBank_Out_addr_779' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4409 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_779, i16* %MemBank_Out_addr_779, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4410 [1/1] (0.00ns)   --->   "%MemBank_B_addr_780 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 780" [mnist_AXI_Stream.cpp:136]   --->   Operation 4410 'getelementptr' 'MemBank_B_addr_780' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4411 [2/2] (3.25ns)   --->   "%MemBank_B_load_780 = load i16* %MemBank_B_addr_780, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4411 'load' 'MemBank_B_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_430 : Operation 4412 [1/1] (0.00ns)   --->   "%MemBank_B_addr_781 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 781" [mnist_AXI_Stream.cpp:136]   --->   Operation 4412 'getelementptr' 'MemBank_B_addr_781' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 4413 [2/2] (3.25ns)   --->   "%MemBank_B_load_781 = load i16* %MemBank_B_addr_781, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4413 'load' 'MemBank_B_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 431 <SV = 430> <Delay = 6.50>
ST_431 : Operation 4414 [1/2] (3.25ns)   --->   "%MemBank_B_load_780 = load i16* %MemBank_B_addr_780, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4414 'load' 'MemBank_B_load_780' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4415 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_780 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 780" [mnist_AXI_Stream.cpp:136]   --->   Operation 4415 'getelementptr' 'MemBank_Out_addr_780' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4416 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_780, i16* %MemBank_Out_addr_780, align 8" [mnist_AXI_Stream.cpp:136]   --->   Operation 4416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4417 [1/2] (3.25ns)   --->   "%MemBank_B_load_781 = load i16* %MemBank_B_addr_781, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4417 'load' 'MemBank_B_load_781' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4418 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_781 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 781" [mnist_AXI_Stream.cpp:136]   --->   Operation 4418 'getelementptr' 'MemBank_Out_addr_781' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4419 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_781, i16* %MemBank_Out_addr_781, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4420 [1/1] (0.00ns)   --->   "%MemBank_B_addr_782 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 782" [mnist_AXI_Stream.cpp:136]   --->   Operation 4420 'getelementptr' 'MemBank_B_addr_782' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4421 [2/2] (3.25ns)   --->   "%MemBank_B_load_782 = load i16* %MemBank_B_addr_782, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4421 'load' 'MemBank_B_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_431 : Operation 4422 [1/1] (0.00ns)   --->   "%MemBank_B_addr_783 = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 783" [mnist_AXI_Stream.cpp:136]   --->   Operation 4422 'getelementptr' 'MemBank_B_addr_783' <Predicate = true> <Delay = 0.00>
ST_431 : Operation 4423 [2/2] (3.25ns)   --->   "%MemBank_B_load_783 = load i16* %MemBank_B_addr_783, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4423 'load' 'MemBank_B_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 432 <SV = 431> <Delay = 6.50>
ST_432 : Operation 4424 [1/2] (3.25ns)   --->   "%MemBank_B_load_782 = load i16* %MemBank_B_addr_782, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4424 'load' 'MemBank_B_load_782' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4425 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_782 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 782" [mnist_AXI_Stream.cpp:136]   --->   Operation 4425 'getelementptr' 'MemBank_Out_addr_782' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 4426 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_782, i16* %MemBank_Out_addr_782, align 4" [mnist_AXI_Stream.cpp:136]   --->   Operation 4426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4427 [1/2] (3.25ns)   --->   "%MemBank_B_load_783 = load i16* %MemBank_B_addr_783, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4427 'load' 'MemBank_B_load_783' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4428 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_783 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 783" [mnist_AXI_Stream.cpp:136]   --->   Operation 4428 'getelementptr' 'MemBank_Out_addr_783' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 4429 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load_783, i16* %MemBank_Out_addr_783, align 2" [mnist_AXI_Stream.cpp:136]   --->   Operation 4429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_432 : Operation 4430 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:139]   --->   Operation 4430 'br' <Predicate = true> <Delay = 1.76>

State 433 <SV = 432> <Delay = 3.25>
ST_433 : Operation 4431 [1/1] (0.00ns)   --->   "%i2 = phi i10 [ %i_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 4431 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4432 [1/1] (0.00ns)   --->   "%i2_cast1 = zext i10 %i2 to i64" [mnist_AXI_Stream.cpp:139]   --->   Operation 4432 'zext' 'i2_cast1' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4433 [1/1] (1.77ns)   --->   "%tmp_50 = icmp eq i10 %i2, -240" [mnist_AXI_Stream.cpp:139]   --->   Operation 4433 'icmp' 'tmp_50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4434 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4434 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4435 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i2, 1" [mnist_AXI_Stream.cpp:139]   --->   Operation 4435 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4436 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %4, label %3" [mnist_AXI_Stream.cpp:139]   --->   Operation 4436 'br' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 4437 [1/1] (1.77ns)   --->   "%tmp_user_V = icmp eq i10 %i2, 0" [mnist_AXI_Stream.cpp:148]   --->   Operation 4437 'icmp' 'tmp_user_V' <Predicate = (!tmp_50)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4438 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %i2, -241" [mnist_AXI_Stream.cpp:151]   --->   Operation 4438 'icmp' 'tmp_last_V' <Predicate = (!tmp_50)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 4439 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %i2_cast1" [mnist_AXI_Stream.cpp:154]   --->   Operation 4439 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!tmp_50)> <Delay = 0.00>
ST_433 : Operation 4440 [2/2] (3.25ns)   --->   "%MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 4440 'load' 'MemBank_Out_load' <Predicate = (!tmp_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_433 : Operation 4441 [2/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:157]   --->   Operation 4441 'ret' <Predicate = (tmp_50)> <Delay = 0.00>

State 434 <SV = 433> <Delay = 3.25>
ST_434 : Operation 4442 [1/2] (3.25ns)   --->   "%MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 4442 'load' 'MemBank_Out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_434 : Operation 4443 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = sext i16 %MemBank_Out_load to i32" [mnist_AXI_Stream.cpp:154]   --->   Operation 4443 'sext' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 4444 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %output_data_V_data_V, i4* %output_data_V_keep_V, i4* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i32 %tmp_data_V_1, i4 0, i4 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:155]   --->   Operation 4444 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 435 <SV = 434> <Delay = 0.00>
ST_435 : Operation 4445 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %output_data_V_data_V, i4* %output_data_V_keep_V, i4* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i32 %tmp_data_V_1, i4 0, i4 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:155]   --->   Operation 4445 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_435 : Operation 4446 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:139]   --->   Operation 4446 'br' <Predicate = true> <Delay = 0.00>

State 436 <SV = 433> <Delay = 0.00>
ST_436 : Operation 4447 [1/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:157]   --->   Operation 4447 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mnist_AXI_Stream.cpp:43) [57]  (1.77 ns)

 <State 2>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:48) to 'padding2d_fix16' [71]  (7.43 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:62) to 'max_pooling2d_fix16' [74]  (1.77 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:66) to 'padding2d_fix16' [75]  (7.43 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:70) to 'depthwise_conv2d_fix.2' [76]  (1.77 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:80) to 'max_pooling2d_fix16' [78]  (1.77 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:84) to 'padding2d_fix16' [79]  (7.43 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:88) to 'depthwise_conv2d_fix.1' [80]  (1.77 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:98) to 'up_sampling2d_fix16' [82]  (1.77 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:102) to 'padding2d_fix16' [83]  (7.43 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:106) to 'depthwise_conv2d_fix.1' [84]  (1.77 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:116) to 'up_sampling2d_fix16' [86]  (1.77 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 7.43ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:120) to 'padding2d_fix16' [87]  (7.43 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.77ns
The critical path consists of the following:
	'call' operation (mnist_AXI_Stream.cpp:124) to 'depthwise_conv2d_fix.2' [88]  (1.77 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('MemBank_B_addr', mnist_AXI_Stream.cpp:136) [90]  (0 ns)
	'load' operation ('MemBank_B_load', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [91]  (3.25 ns)

 <State 41>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [91]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [93]  (3.25 ns)

 <State 42>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_2', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [99]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_2', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [101]  (3.25 ns)

 <State 43>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_4', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [107]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_4', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [109]  (3.25 ns)

 <State 44>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_6', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [115]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_6', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [117]  (3.25 ns)

 <State 45>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_8', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [123]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_8', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [125]  (3.25 ns)

 <State 46>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_10', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [131]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_10', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [133]  (3.25 ns)

 <State 47>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_12', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [139]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_12', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [141]  (3.25 ns)

 <State 48>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_14', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [147]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_14', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [149]  (3.25 ns)

 <State 49>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_16', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [155]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_16', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [157]  (3.25 ns)

 <State 50>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_18', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [163]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_18', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [165]  (3.25 ns)

 <State 51>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_20', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [171]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_20', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [173]  (3.25 ns)

 <State 52>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_22', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [179]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_22', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [181]  (3.25 ns)

 <State 53>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_24', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [187]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_24', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [189]  (3.25 ns)

 <State 54>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_26', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [195]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_26', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [197]  (3.25 ns)

 <State 55>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_28', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [203]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_28', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [205]  (3.25 ns)

 <State 56>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_30', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [211]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_30', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [213]  (3.25 ns)

 <State 57>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_32', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [219]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_32', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [221]  (3.25 ns)

 <State 58>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_34', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [227]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_34', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [229]  (3.25 ns)

 <State 59>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_36', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [235]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_36', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [237]  (3.25 ns)

 <State 60>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_38', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [243]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_38', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [245]  (3.25 ns)

 <State 61>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_40', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [251]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_40', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [253]  (3.25 ns)

 <State 62>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_42', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [259]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_42', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [261]  (3.25 ns)

 <State 63>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_44', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [267]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_44', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [269]  (3.25 ns)

 <State 64>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_46', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [275]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_46', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [277]  (3.25 ns)

 <State 65>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_48', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [283]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_48', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [285]  (3.25 ns)

 <State 66>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_50', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [291]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_50', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [293]  (3.25 ns)

 <State 67>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_52', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [299]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_52', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [301]  (3.25 ns)

 <State 68>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_54', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [307]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_54', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [309]  (3.25 ns)

 <State 69>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_56', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [315]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_56', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [317]  (3.25 ns)

 <State 70>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_58', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [323]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_58', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [325]  (3.25 ns)

 <State 71>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_60', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [331]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_60', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [333]  (3.25 ns)

 <State 72>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_62', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [339]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_62', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [341]  (3.25 ns)

 <State 73>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_64', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [347]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_64', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [349]  (3.25 ns)

 <State 74>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_66', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [355]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_66', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [357]  (3.25 ns)

 <State 75>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_68', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [363]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_68', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [365]  (3.25 ns)

 <State 76>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_70', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [371]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_70', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [373]  (3.25 ns)

 <State 77>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_72', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [379]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_72', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [381]  (3.25 ns)

 <State 78>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_74', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [387]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_74', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [389]  (3.25 ns)

 <State 79>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_76', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [395]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_76', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [397]  (3.25 ns)

 <State 80>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_78', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [403]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_78', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [405]  (3.25 ns)

 <State 81>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_80', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [411]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_80', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [413]  (3.25 ns)

 <State 82>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_82', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [419]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_82', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [421]  (3.25 ns)

 <State 83>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_84', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [427]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_84', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [429]  (3.25 ns)

 <State 84>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_86', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [435]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_86', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [437]  (3.25 ns)

 <State 85>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_88', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [443]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_88', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [445]  (3.25 ns)

 <State 86>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_90', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [451]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_90', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [453]  (3.25 ns)

 <State 87>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_92', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [459]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_92', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [461]  (3.25 ns)

 <State 88>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_94', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [467]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_94', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [469]  (3.25 ns)

 <State 89>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_96', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [475]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_96', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [477]  (3.25 ns)

 <State 90>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_98', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [483]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_98', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [485]  (3.25 ns)

 <State 91>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_100', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [491]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_100', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [493]  (3.25 ns)

 <State 92>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_102', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [499]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_102', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [501]  (3.25 ns)

 <State 93>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_104', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [507]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_104', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [509]  (3.25 ns)

 <State 94>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_106', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [515]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_106', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [517]  (3.25 ns)

 <State 95>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_108', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [523]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_108', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [525]  (3.25 ns)

 <State 96>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_110', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [531]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_110', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [533]  (3.25 ns)

 <State 97>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_112', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [539]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_112', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [541]  (3.25 ns)

 <State 98>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_114', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [547]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_114', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [549]  (3.25 ns)

 <State 99>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_116', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [555]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_116', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [557]  (3.25 ns)

 <State 100>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_118', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [563]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_118', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [565]  (3.25 ns)

 <State 101>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_120', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [571]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_120', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [573]  (3.25 ns)

 <State 102>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_122', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [579]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_122', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [581]  (3.25 ns)

 <State 103>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_124', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [587]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_124', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [589]  (3.25 ns)

 <State 104>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_126', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [595]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_126', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [597]  (3.25 ns)

 <State 105>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_128', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [603]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_128', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [605]  (3.25 ns)

 <State 106>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_130', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [611]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_130', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [613]  (3.25 ns)

 <State 107>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_132', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [619]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_132', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [621]  (3.25 ns)

 <State 108>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_134', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [627]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_134', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [629]  (3.25 ns)

 <State 109>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_136', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [635]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_136', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [637]  (3.25 ns)

 <State 110>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_138', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [643]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_138', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [645]  (3.25 ns)

 <State 111>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_140', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [651]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_140', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [653]  (3.25 ns)

 <State 112>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_142', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [659]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_142', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [661]  (3.25 ns)

 <State 113>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_144', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [667]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_144', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [669]  (3.25 ns)

 <State 114>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_146', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [675]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_146', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [677]  (3.25 ns)

 <State 115>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_148', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [683]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_148', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [685]  (3.25 ns)

 <State 116>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_150', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [691]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_150', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [693]  (3.25 ns)

 <State 117>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_152', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [699]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_152', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [701]  (3.25 ns)

 <State 118>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_154', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [707]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_154', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [709]  (3.25 ns)

 <State 119>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_156', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [715]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_156', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [717]  (3.25 ns)

 <State 120>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_158', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [723]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_158', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [725]  (3.25 ns)

 <State 121>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_160', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [731]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_160', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [733]  (3.25 ns)

 <State 122>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_162', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [739]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_162', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [741]  (3.25 ns)

 <State 123>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_164', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [747]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_164', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [749]  (3.25 ns)

 <State 124>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_166', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [755]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_166', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [757]  (3.25 ns)

 <State 125>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_168', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [763]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_168', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [765]  (3.25 ns)

 <State 126>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_170', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [771]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_170', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [773]  (3.25 ns)

 <State 127>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_172', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [779]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_172', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [781]  (3.25 ns)

 <State 128>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_174', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [787]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_174', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [789]  (3.25 ns)

 <State 129>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_176', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [795]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_176', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [797]  (3.25 ns)

 <State 130>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_178', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [803]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_178', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [805]  (3.25 ns)

 <State 131>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_180', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [811]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_180', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [813]  (3.25 ns)

 <State 132>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_182', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [819]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_182', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [821]  (3.25 ns)

 <State 133>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_184', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [827]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_184', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [829]  (3.25 ns)

 <State 134>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_186', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [835]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_186', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [837]  (3.25 ns)

 <State 135>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_188', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [843]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_188', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [845]  (3.25 ns)

 <State 136>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_190', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [851]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_190', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [853]  (3.25 ns)

 <State 137>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_192', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [859]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_192', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [861]  (3.25 ns)

 <State 138>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_194', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [867]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_194', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [869]  (3.25 ns)

 <State 139>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_196', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [875]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_196', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [877]  (3.25 ns)

 <State 140>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_198', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [883]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_198', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [885]  (3.25 ns)

 <State 141>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_200', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [891]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_200', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [893]  (3.25 ns)

 <State 142>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_202', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [899]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_202', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [901]  (3.25 ns)

 <State 143>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_204', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [907]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_204', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [909]  (3.25 ns)

 <State 144>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_206', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [915]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_206', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [917]  (3.25 ns)

 <State 145>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_208', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [923]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_208', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [925]  (3.25 ns)

 <State 146>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_210', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [931]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_210', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [933]  (3.25 ns)

 <State 147>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_212', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [939]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_212', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [941]  (3.25 ns)

 <State 148>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_214', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [947]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_214', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [949]  (3.25 ns)

 <State 149>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_216', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [955]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_216', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [957]  (3.25 ns)

 <State 150>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_218', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [963]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_218', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [965]  (3.25 ns)

 <State 151>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_220', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [971]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_220', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [973]  (3.25 ns)

 <State 152>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_222', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [979]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_222', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [981]  (3.25 ns)

 <State 153>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_224', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [987]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_224', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [989]  (3.25 ns)

 <State 154>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_226', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [995]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_226', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [997]  (3.25 ns)

 <State 155>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_228', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1003]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_228', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1005]  (3.25 ns)

 <State 156>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_230', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1011]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_230', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1013]  (3.25 ns)

 <State 157>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_232', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1019]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_232', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1021]  (3.25 ns)

 <State 158>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_234', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1027]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_234', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1029]  (3.25 ns)

 <State 159>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_236', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1035]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_236', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1037]  (3.25 ns)

 <State 160>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_238', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1043]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_238', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1045]  (3.25 ns)

 <State 161>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_240', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1051]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_240', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1053]  (3.25 ns)

 <State 162>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_242', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1059]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_242', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1061]  (3.25 ns)

 <State 163>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_244', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1067]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_244', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1069]  (3.25 ns)

 <State 164>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_246', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1075]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_246', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1077]  (3.25 ns)

 <State 165>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_248', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1083]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_248', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1085]  (3.25 ns)

 <State 166>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_250', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1091]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_250', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1093]  (3.25 ns)

 <State 167>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_252', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1099]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_252', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1101]  (3.25 ns)

 <State 168>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_254', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1107]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_254', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1109]  (3.25 ns)

 <State 169>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_256', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1115]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_256', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1117]  (3.25 ns)

 <State 170>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_258', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1123]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_258', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1125]  (3.25 ns)

 <State 171>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_260', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1131]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_260', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1133]  (3.25 ns)

 <State 172>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_262', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1139]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_262', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1141]  (3.25 ns)

 <State 173>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_264', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1147]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_264', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1149]  (3.25 ns)

 <State 174>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_266', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1155]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_266', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1157]  (3.25 ns)

 <State 175>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_268', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1163]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_268', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1165]  (3.25 ns)

 <State 176>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_270', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1171]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_270', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1173]  (3.25 ns)

 <State 177>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_272', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1179]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_272', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1181]  (3.25 ns)

 <State 178>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_274', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1187]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_274', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1189]  (3.25 ns)

 <State 179>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_276', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1195]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_276', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1197]  (3.25 ns)

 <State 180>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_278', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1203]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_278', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1205]  (3.25 ns)

 <State 181>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_280', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1211]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_280', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1213]  (3.25 ns)

 <State 182>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_282', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1219]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_282', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1221]  (3.25 ns)

 <State 183>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_284', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1227]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_284', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1229]  (3.25 ns)

 <State 184>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_286', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1235]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_286', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1237]  (3.25 ns)

 <State 185>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_288', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1243]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_288', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1245]  (3.25 ns)

 <State 186>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_290', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1251]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_290', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1253]  (3.25 ns)

 <State 187>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_292', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1259]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_292', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1261]  (3.25 ns)

 <State 188>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_294', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1267]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_294', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1269]  (3.25 ns)

 <State 189>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_296', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1275]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_296', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1277]  (3.25 ns)

 <State 190>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_298', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1283]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_298', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1285]  (3.25 ns)

 <State 191>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_300', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1291]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_300', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1293]  (3.25 ns)

 <State 192>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_302', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1299]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_302', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1301]  (3.25 ns)

 <State 193>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_304', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1307]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_304', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1309]  (3.25 ns)

 <State 194>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_306', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1315]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_306', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1317]  (3.25 ns)

 <State 195>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_308', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1323]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_308', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1325]  (3.25 ns)

 <State 196>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_310', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1331]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_310', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1333]  (3.25 ns)

 <State 197>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_312', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1339]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_312', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1341]  (3.25 ns)

 <State 198>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_314', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1347]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_314', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1349]  (3.25 ns)

 <State 199>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_316', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1355]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_316', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1357]  (3.25 ns)

 <State 200>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_318', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1363]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_318', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1365]  (3.25 ns)

 <State 201>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_320', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1371]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_320', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1373]  (3.25 ns)

 <State 202>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_322', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1379]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_322', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1381]  (3.25 ns)

 <State 203>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_324', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1387]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_324', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1389]  (3.25 ns)

 <State 204>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_326', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1395]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_326', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1397]  (3.25 ns)

 <State 205>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_328', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1403]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_328', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1405]  (3.25 ns)

 <State 206>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_330', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1411]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_330', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1413]  (3.25 ns)

 <State 207>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_332', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1419]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_332', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1421]  (3.25 ns)

 <State 208>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_334', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1427]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_334', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1429]  (3.25 ns)

 <State 209>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_336', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1435]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_336', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1437]  (3.25 ns)

 <State 210>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_338', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1443]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_338', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1445]  (3.25 ns)

 <State 211>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_340', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1451]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_340', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1453]  (3.25 ns)

 <State 212>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_342', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1459]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_342', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1461]  (3.25 ns)

 <State 213>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_344', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1467]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_344', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1469]  (3.25 ns)

 <State 214>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_346', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1475]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_346', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1477]  (3.25 ns)

 <State 215>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_348', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1483]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_348', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1485]  (3.25 ns)

 <State 216>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_350', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1491]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_350', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1493]  (3.25 ns)

 <State 217>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_352', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1499]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_352', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1501]  (3.25 ns)

 <State 218>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_354', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1507]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_354', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1509]  (3.25 ns)

 <State 219>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_356', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1515]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_356', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1517]  (3.25 ns)

 <State 220>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_358', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1523]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_358', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1525]  (3.25 ns)

 <State 221>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_360', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1531]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_360', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1533]  (3.25 ns)

 <State 222>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_362', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1539]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_362', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1541]  (3.25 ns)

 <State 223>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_364', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1547]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_364', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1549]  (3.25 ns)

 <State 224>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_366', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1555]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_366', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1557]  (3.25 ns)

 <State 225>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_368', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1563]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_368', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1565]  (3.25 ns)

 <State 226>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_370', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1571]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_370', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1573]  (3.25 ns)

 <State 227>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_372', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1579]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_372', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1581]  (3.25 ns)

 <State 228>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_374', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1587]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_374', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1589]  (3.25 ns)

 <State 229>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_376', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1595]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_376', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1597]  (3.25 ns)

 <State 230>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_378', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1603]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_378', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1605]  (3.25 ns)

 <State 231>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_380', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1611]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_380', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1613]  (3.25 ns)

 <State 232>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_382', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1619]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_382', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1621]  (3.25 ns)

 <State 233>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_384', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1627]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_384', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1629]  (3.25 ns)

 <State 234>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_386', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1635]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_386', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1637]  (3.25 ns)

 <State 235>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_388', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1643]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_388', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1645]  (3.25 ns)

 <State 236>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_390', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1651]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_390', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1653]  (3.25 ns)

 <State 237>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_392', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1659]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_392', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1661]  (3.25 ns)

 <State 238>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_394', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1667]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_394', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1669]  (3.25 ns)

 <State 239>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_396', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1675]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_396', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1677]  (3.25 ns)

 <State 240>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_398', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1683]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_398', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1685]  (3.25 ns)

 <State 241>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_400', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1691]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_400', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1693]  (3.25 ns)

 <State 242>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_402', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1699]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_402', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1701]  (3.25 ns)

 <State 243>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_404', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1707]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_404', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1709]  (3.25 ns)

 <State 244>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_406', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1715]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_406', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1717]  (3.25 ns)

 <State 245>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_408', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1723]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_408', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1725]  (3.25 ns)

 <State 246>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_410', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1731]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_410', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1733]  (3.25 ns)

 <State 247>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_412', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1739]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_412', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1741]  (3.25 ns)

 <State 248>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_414', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1747]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_414', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1749]  (3.25 ns)

 <State 249>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_416', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1755]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_416', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1757]  (3.25 ns)

 <State 250>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_418', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1763]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_418', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1765]  (3.25 ns)

 <State 251>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_420', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1771]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_420', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1773]  (3.25 ns)

 <State 252>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_422', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1779]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_422', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1781]  (3.25 ns)

 <State 253>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_424', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1787]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_424', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1789]  (3.25 ns)

 <State 254>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_426', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1795]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_426', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1797]  (3.25 ns)

 <State 255>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_428', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1803]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_428', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1805]  (3.25 ns)

 <State 256>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_430', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1811]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_430', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1813]  (3.25 ns)

 <State 257>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_432', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1819]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_432', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1821]  (3.25 ns)

 <State 258>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_434', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1827]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_434', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1829]  (3.25 ns)

 <State 259>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_436', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1835]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_436', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1837]  (3.25 ns)

 <State 260>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_438', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1843]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_438', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1845]  (3.25 ns)

 <State 261>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_440', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1851]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_440', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1853]  (3.25 ns)

 <State 262>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_442', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1859]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_442', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1861]  (3.25 ns)

 <State 263>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_444', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1867]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_444', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1869]  (3.25 ns)

 <State 264>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_446', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1875]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_446', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1877]  (3.25 ns)

 <State 265>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_448', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1883]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_448', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1885]  (3.25 ns)

 <State 266>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_450', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1891]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_450', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1893]  (3.25 ns)

 <State 267>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_452', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1899]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_452', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1901]  (3.25 ns)

 <State 268>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_454', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1907]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_454', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1909]  (3.25 ns)

 <State 269>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_456', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1915]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_456', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1917]  (3.25 ns)

 <State 270>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_458', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1923]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_458', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1925]  (3.25 ns)

 <State 271>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_460', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1931]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_460', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1933]  (3.25 ns)

 <State 272>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_462', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1939]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_462', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1941]  (3.25 ns)

 <State 273>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_464', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1947]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_464', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1949]  (3.25 ns)

 <State 274>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_466', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1955]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_466', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1957]  (3.25 ns)

 <State 275>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_468', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1963]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_468', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1965]  (3.25 ns)

 <State 276>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_470', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1971]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_470', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1973]  (3.25 ns)

 <State 277>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_472', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1979]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_472', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1981]  (3.25 ns)

 <State 278>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_474', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1987]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_474', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1989]  (3.25 ns)

 <State 279>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_476', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [1995]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_476', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [1997]  (3.25 ns)

 <State 280>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_478', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2003]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_478', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2005]  (3.25 ns)

 <State 281>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_480', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2011]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_480', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2013]  (3.25 ns)

 <State 282>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_482', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2019]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_482', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2021]  (3.25 ns)

 <State 283>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_484', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2027]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_484', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2029]  (3.25 ns)

 <State 284>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_486', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2035]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_486', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2037]  (3.25 ns)

 <State 285>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_488', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2043]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_488', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2045]  (3.25 ns)

 <State 286>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_490', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2051]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_490', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2053]  (3.25 ns)

 <State 287>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_492', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2059]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_492', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2061]  (3.25 ns)

 <State 288>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_494', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2067]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_494', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2069]  (3.25 ns)

 <State 289>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_496', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2075]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_496', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2077]  (3.25 ns)

 <State 290>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_498', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2083]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_498', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2085]  (3.25 ns)

 <State 291>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_500', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2091]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_500', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2093]  (3.25 ns)

 <State 292>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_502', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2099]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_502', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2101]  (3.25 ns)

 <State 293>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_504', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2107]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_504', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2109]  (3.25 ns)

 <State 294>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_506', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2115]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_506', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2117]  (3.25 ns)

 <State 295>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_508', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2123]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_508', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2125]  (3.25 ns)

 <State 296>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_510', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2131]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_510', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2133]  (3.25 ns)

 <State 297>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_512', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2139]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_512', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2141]  (3.25 ns)

 <State 298>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_514', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2147]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_514', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2149]  (3.25 ns)

 <State 299>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_516', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2155]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_516', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2157]  (3.25 ns)

 <State 300>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_518', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2163]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_518', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2165]  (3.25 ns)

 <State 301>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_520', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2171]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_520', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2173]  (3.25 ns)

 <State 302>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_522', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2179]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_522', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2181]  (3.25 ns)

 <State 303>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_524', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2187]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_524', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2189]  (3.25 ns)

 <State 304>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_526', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2195]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_526', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2197]  (3.25 ns)

 <State 305>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_528', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2203]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_528', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2205]  (3.25 ns)

 <State 306>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_530', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2211]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_530', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2213]  (3.25 ns)

 <State 307>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_532', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2219]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_532', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2221]  (3.25 ns)

 <State 308>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_534', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2227]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_534', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2229]  (3.25 ns)

 <State 309>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_536', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2235]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_536', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2237]  (3.25 ns)

 <State 310>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_538', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2243]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_538', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2245]  (3.25 ns)

 <State 311>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_540', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2251]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_540', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2253]  (3.25 ns)

 <State 312>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_542', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2259]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_542', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2261]  (3.25 ns)

 <State 313>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_544', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2267]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_544', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2269]  (3.25 ns)

 <State 314>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_546', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2275]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_546', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2277]  (3.25 ns)

 <State 315>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_548', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2283]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_548', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2285]  (3.25 ns)

 <State 316>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_550', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2291]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_550', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2293]  (3.25 ns)

 <State 317>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_552', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2299]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_552', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2301]  (3.25 ns)

 <State 318>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_554', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2307]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_554', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2309]  (3.25 ns)

 <State 319>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_556', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2315]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_556', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2317]  (3.25 ns)

 <State 320>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_558', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2323]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_558', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2325]  (3.25 ns)

 <State 321>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_560', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2331]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_560', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2333]  (3.25 ns)

 <State 322>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_562', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2339]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_562', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2341]  (3.25 ns)

 <State 323>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_564', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2347]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_564', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2349]  (3.25 ns)

 <State 324>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_566', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2355]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_566', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2357]  (3.25 ns)

 <State 325>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_568', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2363]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_568', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2365]  (3.25 ns)

 <State 326>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_570', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2371]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_570', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2373]  (3.25 ns)

 <State 327>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_572', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2379]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_572', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2381]  (3.25 ns)

 <State 328>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_574', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2387]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_574', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2389]  (3.25 ns)

 <State 329>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_576', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2395]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_576', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2397]  (3.25 ns)

 <State 330>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_578', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2403]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_578', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2405]  (3.25 ns)

 <State 331>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_580', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2411]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_580', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2413]  (3.25 ns)

 <State 332>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_582', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2419]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_582', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2421]  (3.25 ns)

 <State 333>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_584', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2427]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_584', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2429]  (3.25 ns)

 <State 334>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_586', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2435]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_586', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2437]  (3.25 ns)

 <State 335>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_588', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2443]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_588', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2445]  (3.25 ns)

 <State 336>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_590', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2451]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_590', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2453]  (3.25 ns)

 <State 337>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_592', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2459]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_592', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2461]  (3.25 ns)

 <State 338>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_594', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2467]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_594', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2469]  (3.25 ns)

 <State 339>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_596', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2475]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_596', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2477]  (3.25 ns)

 <State 340>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_598', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2483]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_598', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2485]  (3.25 ns)

 <State 341>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_600', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2491]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_600', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2493]  (3.25 ns)

 <State 342>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_602', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2499]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_602', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2501]  (3.25 ns)

 <State 343>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_604', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2507]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_604', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2509]  (3.25 ns)

 <State 344>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_606', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2515]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_606', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2517]  (3.25 ns)

 <State 345>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_608', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2523]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_608', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2525]  (3.25 ns)

 <State 346>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_610', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2531]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_610', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2533]  (3.25 ns)

 <State 347>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_612', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2539]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_612', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2541]  (3.25 ns)

 <State 348>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_614', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2547]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_614', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2549]  (3.25 ns)

 <State 349>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_616', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2555]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_616', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2557]  (3.25 ns)

 <State 350>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_618', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2563]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_618', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2565]  (3.25 ns)

 <State 351>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_620', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2571]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_620', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2573]  (3.25 ns)

 <State 352>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_622', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2579]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_622', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2581]  (3.25 ns)

 <State 353>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_624', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2587]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_624', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2589]  (3.25 ns)

 <State 354>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_626', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2595]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_626', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2597]  (3.25 ns)

 <State 355>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_628', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2603]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_628', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2605]  (3.25 ns)

 <State 356>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_630', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2611]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_630', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2613]  (3.25 ns)

 <State 357>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_632', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2619]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_632', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2621]  (3.25 ns)

 <State 358>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_634', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2627]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_634', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2629]  (3.25 ns)

 <State 359>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_636', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2635]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_636', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2637]  (3.25 ns)

 <State 360>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_638', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2643]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_638', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2645]  (3.25 ns)

 <State 361>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_640', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2651]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_640', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2653]  (3.25 ns)

 <State 362>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_642', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2659]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_642', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2661]  (3.25 ns)

 <State 363>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_644', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2667]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_644', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2669]  (3.25 ns)

 <State 364>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_646', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2675]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_646', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2677]  (3.25 ns)

 <State 365>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_648', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2683]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_648', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2685]  (3.25 ns)

 <State 366>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_650', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2691]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_650', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2693]  (3.25 ns)

 <State 367>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_652', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2699]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_652', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2701]  (3.25 ns)

 <State 368>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_654', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2707]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_654', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2709]  (3.25 ns)

 <State 369>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_656', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2715]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_656', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2717]  (3.25 ns)

 <State 370>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_658', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2723]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_658', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2725]  (3.25 ns)

 <State 371>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_660', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2731]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_660', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2733]  (3.25 ns)

 <State 372>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_662', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2739]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_662', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2741]  (3.25 ns)

 <State 373>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_664', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2747]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_664', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2749]  (3.25 ns)

 <State 374>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_666', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2755]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_666', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2757]  (3.25 ns)

 <State 375>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_668', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2763]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_668', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2765]  (3.25 ns)

 <State 376>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_670', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2771]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_670', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2773]  (3.25 ns)

 <State 377>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_672', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2779]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_672', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2781]  (3.25 ns)

 <State 378>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_674', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2787]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_674', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2789]  (3.25 ns)

 <State 379>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_676', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2795]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_676', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2797]  (3.25 ns)

 <State 380>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_678', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2803]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_678', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2805]  (3.25 ns)

 <State 381>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_680', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2811]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_680', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2813]  (3.25 ns)

 <State 382>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_682', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2819]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_682', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2821]  (3.25 ns)

 <State 383>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_684', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2827]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_684', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2829]  (3.25 ns)

 <State 384>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_686', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2835]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_686', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2837]  (3.25 ns)

 <State 385>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_688', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2843]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_688', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2845]  (3.25 ns)

 <State 386>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_690', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2851]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_690', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2853]  (3.25 ns)

 <State 387>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_692', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2859]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_692', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2861]  (3.25 ns)

 <State 388>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_694', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2867]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_694', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2869]  (3.25 ns)

 <State 389>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_696', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2875]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_696', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2877]  (3.25 ns)

 <State 390>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_698', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2883]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_698', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2885]  (3.25 ns)

 <State 391>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_700', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2891]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_700', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2893]  (3.25 ns)

 <State 392>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_702', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2899]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_702', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2901]  (3.25 ns)

 <State 393>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_704', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2907]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_704', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2909]  (3.25 ns)

 <State 394>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_706', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2915]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_706', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2917]  (3.25 ns)

 <State 395>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_708', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2923]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_708', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2925]  (3.25 ns)

 <State 396>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_710', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2931]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_710', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2933]  (3.25 ns)

 <State 397>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_712', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2939]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_712', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2941]  (3.25 ns)

 <State 398>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_714', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2947]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_714', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2949]  (3.25 ns)

 <State 399>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_716', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2955]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_716', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2957]  (3.25 ns)

 <State 400>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_718', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2963]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_718', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2965]  (3.25 ns)

 <State 401>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_720', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2971]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_720', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2973]  (3.25 ns)

 <State 402>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_722', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2979]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_722', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2981]  (3.25 ns)

 <State 403>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_724', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2987]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_724', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2989]  (3.25 ns)

 <State 404>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_726', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [2995]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_726', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [2997]  (3.25 ns)

 <State 405>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_728', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3003]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_728', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3005]  (3.25 ns)

 <State 406>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_730', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3011]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_730', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3013]  (3.25 ns)

 <State 407>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_732', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3019]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_732', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3021]  (3.25 ns)

 <State 408>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_734', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3027]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_734', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3029]  (3.25 ns)

 <State 409>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_736', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3035]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_736', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3037]  (3.25 ns)

 <State 410>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_738', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3043]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_738', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3045]  (3.25 ns)

 <State 411>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_740', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3051]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_740', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3053]  (3.25 ns)

 <State 412>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_742', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3059]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_742', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3061]  (3.25 ns)

 <State 413>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_744', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3067]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_744', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3069]  (3.25 ns)

 <State 414>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_746', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3075]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_746', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3077]  (3.25 ns)

 <State 415>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_748', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3083]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_748', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3085]  (3.25 ns)

 <State 416>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_750', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3091]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_750', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3093]  (3.25 ns)

 <State 417>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_752', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3099]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_752', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3101]  (3.25 ns)

 <State 418>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_754', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3107]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_754', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3109]  (3.25 ns)

 <State 419>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_756', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3115]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_756', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3117]  (3.25 ns)

 <State 420>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_758', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3123]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_758', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3125]  (3.25 ns)

 <State 421>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_760', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3131]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_760', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3133]  (3.25 ns)

 <State 422>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_762', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3139]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_762', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3141]  (3.25 ns)

 <State 423>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_764', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3147]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_764', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3149]  (3.25 ns)

 <State 424>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_766', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3155]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_766', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3157]  (3.25 ns)

 <State 425>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_768', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3163]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_768', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3165]  (3.25 ns)

 <State 426>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_770', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3171]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_770', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3173]  (3.25 ns)

 <State 427>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_772', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3179]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_772', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3181]  (3.25 ns)

 <State 428>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_774', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3187]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_774', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3189]  (3.25 ns)

 <State 429>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_776', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3195]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_776', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3197]  (3.25 ns)

 <State 430>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_778', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3203]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_778', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3205]  (3.25 ns)

 <State 431>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_780', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3211]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_780', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3213]  (3.25 ns)

 <State 432>: 6.51ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load_782', mnist_AXI_Stream.cpp:136) on array 'MemBank_B', mnist_AXI_Stream.cpp:34 [3219]  (3.25 ns)
	'store' operation (mnist_AXI_Stream.cpp:136) of variable 'MemBank_B_load_782', mnist_AXI_Stream.cpp:136 on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3221]  (3.25 ns)

 <State 433>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mnist_AXI_Stream.cpp:139) [3228]  (0 ns)
	'getelementptr' operation ('MemBank_Out_addr_1', mnist_AXI_Stream.cpp:154) [3237]  (0 ns)
	'load' operation ('MemBank_Out_load', mnist_AXI_Stream.cpp:154) on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3238]  (3.25 ns)

 <State 434>: 3.25ns
The critical path consists of the following:
	'load' operation ('MemBank_Out_load', mnist_AXI_Stream.cpp:154) on array 'MemBank_Out', mnist_AXI_Stream.cpp:34 [3238]  (3.25 ns)

 <State 435>: 0ns
The critical path consists of the following:

 <State 436>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
