# compile vhdl design source files
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/new/subtractor.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/manSubtractor.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/countCheck.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/new/adder.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/storeChannel.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/loadChannel.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/dataMux.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/arbiterController.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/new/AMMux.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/adrMux.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/loadIDComparator.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/fullChannel.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/fifo.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/arbiterTop.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/twoChannelSetUpBuffered.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/DMAControllerSta.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/src/adapter.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/new/WISHBONE_DMA_SLAVE.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/new/WISHBONE_STANDARD_SC.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/imports/new/DMAToplevel.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sources_1/new/DMA_WISHBONE_Toplevel.vhd"
vhdl xil_defaultlib  "../../../DMA.srcs/sim_1/new/DMA_WISHBONE_TOPLEVEL_tb2.vhd"
