{
  "module_name": "smu_ucode_xfer_cz.h",
  "hash_id": "14cef7aa8f671f36b28cfe6e3668e414509ac753661c1ac73c578eb471737702",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu_ucode_xfer_cz.h",
  "human_readable_source": " \n\n#ifndef SMU_UCODE_XFER_CZ_H\n#define SMU_UCODE_XFER_CZ_H\n\n#define NUM_JOBLIST_ENTRIES      32\n\n#define TASK_TYPE_NO_ACTION      0\n#define TASK_TYPE_UCODE_LOAD     1\n#define TASK_TYPE_UCODE_SAVE     2\n#define TASK_TYPE_REG_LOAD       3\n#define TASK_TYPE_REG_SAVE       4\n#define TASK_TYPE_INITIALIZE     5\n\n#define TASK_ARG_REG_SMCIND      0\n#define TASK_ARG_REG_MMIO        1\n#define TASK_ARG_REG_FCH         2\n#define TASK_ARG_REG_UNB         3\n\n#define TASK_ARG_INIT_MM_PWR_LOG 0\n#define TASK_ARG_INIT_CLK_TABLE  1\n\n#define JOB_GFX_SAVE             0\n#define JOB_GFX_RESTORE          1\n#define JOB_FCH_SAVE             2\n#define JOB_FCH_RESTORE          3\n#define JOB_UNB_SAVE             4\n#define JOB_UNB_RESTORE          5\n#define JOB_GMC_SAVE             6\n#define JOB_GMC_RESTORE          7\n#define JOB_GNB_SAVE             8\n#define JOB_GNB_RESTORE          9\n\n#define IGNORE_JOB               0xff\n#define END_OF_TASK_LIST     (uint16_t)0xffff\n\n\n#define SMU_DRAM_REQ_MM_PWR_LOG 48 \n\n#define UCODE_ID_SDMA0           0\n#define UCODE_ID_SDMA1           1\n#define UCODE_ID_CP_CE           2\n#define UCODE_ID_CP_PFP          3\n#define UCODE_ID_CP_ME           4\n#define UCODE_ID_CP_MEC_JT1      5\n#define UCODE_ID_CP_MEC_JT2      6\n#define UCODE_ID_GMCON_RENG      7\n#define UCODE_ID_RLC_G           8\n#define UCODE_ID_RLC_SCRATCH     9\n#define UCODE_ID_RLC_SRM_ARAM    10\n#define UCODE_ID_RLC_SRM_DRAM    11\n#define UCODE_ID_DMCU_ERAM       12\n#define UCODE_ID_DMCU_IRAM       13\n\n#define UCODE_ID_SDMA0_MASK           0x00000001       \n#define UCODE_ID_SDMA1_MASK           0x00000002        \n#define UCODE_ID_CP_CE_MASK           0x00000004      \n#define UCODE_ID_CP_PFP_MASK          0x00000008         \n#define UCODE_ID_CP_ME_MASK           0x00000010          \n#define UCODE_ID_CP_MEC_JT1_MASK      0x00000020             \n#define UCODE_ID_CP_MEC_JT2_MASK      0x00000040          \n#define UCODE_ID_GMCON_RENG_MASK      0x00000080            \n#define UCODE_ID_RLC_G_MASK           0x00000100           \n#define UCODE_ID_RLC_SCRATCH_MASK     0x00000200         \n#define UCODE_ID_RLC_SRM_ARAM_MASK    0x00000400                \n#define UCODE_ID_RLC_SRM_DRAM_MASK    0x00000800                 \n#define UCODE_ID_DMCU_ERAM_MASK       0x00001000             \n#define UCODE_ID_DMCU_IRAM_MASK       0x00002000              \n\n#define UCODE_ID_SDMA0_SIZE_BYTE           10368        \n#define UCODE_ID_SDMA1_SIZE_BYTE           10368          \n#define UCODE_ID_CP_CE_SIZE_BYTE           8576        \n#define UCODE_ID_CP_PFP_SIZE_BYTE          16768           \n#define UCODE_ID_CP_ME_SIZE_BYTE           16768            \n#define UCODE_ID_CP_MEC_JT1_SIZE_BYTE      384               \n#define UCODE_ID_CP_MEC_JT2_SIZE_BYTE      384            \n#define UCODE_ID_GMCON_RENG_SIZE_BYTE      4096              \n#define UCODE_ID_RLC_G_SIZE_BYTE           2048             \n#define UCODE_ID_RLC_SCRATCH_SIZE_BYTE     132           \n#define UCODE_ID_RLC_SRM_ARAM_SIZE_BYTE    8192                  \n#define UCODE_ID_RLC_SRM_DRAM_SIZE_BYTE    4096                   \n#define UCODE_ID_DMCU_ERAM_SIZE_BYTE       24576               \n#define UCODE_ID_DMCU_IRAM_SIZE_BYTE       1024                 \n\n#define NUM_UCODES               14\n\ntypedef struct {\n\tuint32_t high;\n\tuint32_t low;\n} data_64_t;\n\nstruct SMU_Task {\n    uint8_t type;\n    uint8_t arg;\n    uint16_t next;\n    data_64_t addr;\n    uint32_t size_bytes;\n};\ntypedef struct SMU_Task SMU_Task;\n\nstruct TOC {\n    uint8_t JobList[NUM_JOBLIST_ENTRIES];\n    SMU_Task tasks[];\n};\n\n\n#define METADATA_CMD_MODE0         0x00000103 \n#define METADATA_CMD_MODE1         0x00000113 \n#define METADATA_CMD_MODE2         0x00000123 \n#define METADATA_CMD_MODE3         0x00000133\n#define METADATA_CMD_DELAY         0x00000203\n#define METADATA_CMD_CHNG_REGSPACE 0x00000303\n#define METADATA_PERFORM_ON_SAVE   0x00001000\n#define METADATA_PERFORM_ON_LOAD   0x00002000\n#define METADATA_CMD_ARG_MASK      0xFFFF0000\n#define METADATA_CMD_ARG_SHIFT     16\n\n\nstruct SMU_MetaData_Mode0 {\n    uint32_t register_address;\n    uint32_t register_data;\n};\ntypedef struct SMU_MetaData_Mode0 SMU_MetaData_Mode0;\n\n\nstruct SMU_MetaData_Mode1 {\n    uint32_t register_address;\n    uint32_t register_mask;\n    uint32_t register_data;\n};\ntypedef struct SMU_MetaData_Mode1 SMU_MetaData_Mode1;\n\nstruct SMU_MetaData_Mode2 {\n    uint32_t register_address;\n    uint32_t register_mask;\n    uint32_t target_value;\n};\ntypedef struct SMU_MetaData_Mode2 SMU_MetaData_Mode2;\n\n\nstruct SMU_MetaData_Mode3 {\n    uint32_t register_address;\n    uint32_t register_mask;\n    uint32_t register_data;\n};\ntypedef struct SMU_MetaData_Mode3 SMU_MetaData_Mode3;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}