

================================================================
== Vitis HLS Report for 'float_to_int8_1'
================================================================
* Date:           Wed Sep  6 10:23:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225|  92.250 us|  92.250 us|  9225|  9225|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_scale_outp_i_l_j  |     9223|     9223|         9|          1|          1|  9216|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10"   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9"   --->   Operation 17 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8"   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7"   --->   Operation 19 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 20 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 21 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 22 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 23 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 24 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 25 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 26 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %p_read12"   --->   Operation 27 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_115 = bitcast i32 %p_read_11"   --->   Operation 28 'bitcast' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_116 = bitcast i32 %p_read_10"   --->   Operation 29 'bitcast' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_117 = bitcast i32 %p_read_9"   --->   Operation 30 'bitcast' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_118 = bitcast i32 %p_read_8"   --->   Operation 31 'bitcast' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_119 = bitcast i32 %p_read_7"   --->   Operation 32 'bitcast' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_120 = bitcast i32 %p_read_6"   --->   Operation 33 'bitcast' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_121 = bitcast i32 %p_read_5"   --->   Operation 34 'bitcast' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_122 = bitcast i32 %p_read_4"   --->   Operation 35 'bitcast' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_123 = bitcast i32 %p_read_3"   --->   Operation 36 'bitcast' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_124 = bitcast i32 %p_read_2"   --->   Operation 37 'bitcast' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_125 = bitcast i32 %p_read_1"   --->   Operation 38 'bitcast' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln21 = store i14 0, i14 %indvar_flatten" [kernel.cpp:21]   --->   Operation 39 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln21 = store i4 0, i4 %i" [kernel.cpp:21]   --->   Operation 40 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln21 = store i10 0, i10 %j" [kernel.cpp:21]   --->   Operation 41 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [kernel.cpp:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [kernel.cpp:21]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.20ns)   --->   "%icmp_ln21 = icmp_eq  i14 %indvar_flatten_load, i14 9216" [kernel.cpp:21]   --->   Operation 44 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.81ns)   --->   "%add_ln21_1 = add i14 %indvar_flatten_load, i14 1" [kernel.cpp:21]   --->   Operation 45 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc13, void %for.end15" [kernel.cpp:21]   --->   Operation 46 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel.cpp:22]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [kernel.cpp:21]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln21 = add i4 %i_load, i4 1" [kernel.cpp:21]   --->   Operation 49 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln22 = icmp_eq  i10 %j_load, i10 768" [kernel.cpp:22]   --->   Operation 50 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.68ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i10 0, i10 %j_load" [kernel.cpp:21]   --->   Operation 51 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.78ns)   --->   "%v6_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %empty, i32 %empty_115, i32 %empty_116, i32 %empty_117, i32 %empty_118, i32 %empty_119, i32 %empty_120, i32 %empty_121, i32 %empty_122, i32 %empty_123, i32 %empty_124, i32 %empty_125, i4 %add_ln21" [kernel.cpp:21]   --->   Operation 52 'mux' 'v6_mid1' <Predicate = (!icmp_ln21)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.78ns)   --->   "%v = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %empty, i32 %empty_115, i32 %empty_116, i32 %empty_117, i32 %empty_118, i32 %empty_119, i32 %empty_120, i32 %empty_121, i32 %empty_122, i32 %empty_123, i32 %empty_124, i32 %empty_125, i4 %i_load" [kernel.cpp:21]   --->   Operation 53 'mux' 'v' <Predicate = (!icmp_ln21)> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i32 %v6_mid1, i32 %v" [kernel.cpp:21]   --->   Operation 54 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln21_2 = select i1 %icmp_ln22, i4 %add_ln21, i4 %i_load" [kernel.cpp:21]   --->   Operation 55 'select' 'select_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %select_ln21" [kernel.cpp:22]   --->   Operation 56 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr i32 %v0_0, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 57 'getelementptr' 'v0_0_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr i32 %v0_1, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 58 'getelementptr' 'v0_1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v0_2_addr = getelementptr i32 %v0_2, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 59 'getelementptr' 'v0_2_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v0_3_addr = getelementptr i32 %v0_3, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 60 'getelementptr' 'v0_3_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v0_4_addr = getelementptr i32 %v0_4, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 61 'getelementptr' 'v0_4_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v0_5_addr = getelementptr i32 %v0_5, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 62 'getelementptr' 'v0_5_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v0_6_addr = getelementptr i32 %v0_6, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 63 'getelementptr' 'v0_6_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v0_7_addr = getelementptr i32 %v0_7, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 64 'getelementptr' 'v0_7_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%v0_8_addr = getelementptr i32 %v0_8, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 65 'getelementptr' 'v0_8_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%v0_9_addr = getelementptr i32 %v0_9, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 66 'getelementptr' 'v0_9_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%v0_10_addr = getelementptr i32 %v0_10, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 67 'getelementptr' 'v0_10_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%v0_11_addr = getelementptr i32 %v0_11, i64 0, i64 %zext_ln22" [kernel.cpp:24]   --->   Operation 68 'getelementptr' 'v0_11_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%v0_0_load = load i10 %v0_0_addr" [kernel.cpp:24]   --->   Operation 69 'load' 'v0_0_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%v0_1_load = load i10 %v0_1_addr" [kernel.cpp:24]   --->   Operation 70 'load' 'v0_1_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%v0_2_load = load i10 %v0_2_addr" [kernel.cpp:24]   --->   Operation 71 'load' 'v0_2_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%v0_3_load = load i10 %v0_3_addr" [kernel.cpp:24]   --->   Operation 72 'load' 'v0_3_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%v0_4_load = load i10 %v0_4_addr" [kernel.cpp:24]   --->   Operation 73 'load' 'v0_4_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%v0_5_load = load i10 %v0_5_addr" [kernel.cpp:24]   --->   Operation 74 'load' 'v0_5_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%v0_6_load = load i10 %v0_6_addr" [kernel.cpp:24]   --->   Operation 75 'load' 'v0_6_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%v0_7_load = load i10 %v0_7_addr" [kernel.cpp:24]   --->   Operation 76 'load' 'v0_7_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%v0_8_load = load i10 %v0_8_addr" [kernel.cpp:24]   --->   Operation 77 'load' 'v0_8_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%v0_9_load = load i10 %v0_9_addr" [kernel.cpp:24]   --->   Operation 78 'load' 'v0_9_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%v0_10_load = load i10 %v0_10_addr" [kernel.cpp:24]   --->   Operation 79 'load' 'v0_10_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%v0_11_load = load i10 %v0_11_addr" [kernel.cpp:24]   --->   Operation 80 'load' 'v0_11_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 81 [1/1] (0.95ns)   --->   "%switch_ln28 = switch i4 %select_ln21_2, void %arrayidx1227.case.11, i4 0, void %arrayidx1227.case.0, i4 1, void %arrayidx1227.case.1, i4 2, void %arrayidx1227.case.2, i4 3, void %arrayidx1227.case.3, i4 4, void %arrayidx1227.case.4, i4 5, void %arrayidx1227.case.5, i4 6, void %arrayidx1227.case.6, i4 7, void %arrayidx1227.case.7, i4 8, void %arrayidx1227.case.8, i4 9, void %arrayidx1227.case.9, i4 10, void %arrayidx1227.case.10" [kernel.cpp:28]   --->   Operation 81 'switch' 'switch_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.95>
ST_1 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln22 = add i10 %select_ln21, i10 1" [kernel.cpp:22]   --->   Operation 82 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln22 = store i14 %add_ln21_1, i14 %indvar_flatten" [kernel.cpp:22]   --->   Operation 83 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln22 = store i4 %select_ln21_2, i4 %i" [kernel.cpp:22]   --->   Operation 84 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln22 = store i10 %add_ln22, i10 %j" [kernel.cpp:22]   --->   Operation 85 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [kernel.cpp:22]   --->   Operation 86 'br' 'br_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%v0_0_load = load i10 %v0_0_addr" [kernel.cpp:24]   --->   Operation 87 'load' 'v0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%v0_1_load = load i10 %v0_1_addr" [kernel.cpp:24]   --->   Operation 88 'load' 'v0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%v0_2_load = load i10 %v0_2_addr" [kernel.cpp:24]   --->   Operation 89 'load' 'v0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%v0_3_load = load i10 %v0_3_addr" [kernel.cpp:24]   --->   Operation 90 'load' 'v0_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%v0_4_load = load i10 %v0_4_addr" [kernel.cpp:24]   --->   Operation 91 'load' 'v0_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%v0_5_load = load i10 %v0_5_addr" [kernel.cpp:24]   --->   Operation 92 'load' 'v0_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%v0_6_load = load i10 %v0_6_addr" [kernel.cpp:24]   --->   Operation 93 'load' 'v0_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%v0_7_load = load i10 %v0_7_addr" [kernel.cpp:24]   --->   Operation 94 'load' 'v0_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%v0_8_load = load i10 %v0_8_addr" [kernel.cpp:24]   --->   Operation 95 'load' 'v0_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%v0_9_load = load i10 %v0_9_addr" [kernel.cpp:24]   --->   Operation 96 'load' 'v0_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%v0_10_load = load i10 %v0_10_addr" [kernel.cpp:24]   --->   Operation 97 'load' 'v0_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%v0_11_load = load i10 %v0_11_addr" [kernel.cpp:24]   --->   Operation 98 'load' 'v0_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 99 [1/1] (2.78ns)   --->   "%v5 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v0_0_load, i32 %v0_1_load, i32 %v0_2_load, i32 %v0_3_load, i32 %v0_4_load, i32 %v0_5_load, i32 %v0_6_load, i32 %v0_7_load, i32 %v0_8_load, i32 %v0_9_load, i32 %v0_10_load, i32 %v0_11_load, i4 %select_ln21_2" [kernel.cpp:24]   --->   Operation 99 'mux' 'v5' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 100 [4/4] (5.70ns)   --->   "%v7 = fmul i32 %v5, i32 %select_ln21_1" [kernel.cpp:26]   --->   Operation 100 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 101 [3/4] (5.70ns)   --->   "%v7 = fmul i32 %v5, i32 %select_ln21_1" [kernel.cpp:26]   --->   Operation 101 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 102 [2/4] (5.70ns)   --->   "%v7 = fmul i32 %v5, i32 %select_ln21_1" [kernel.cpp:26]   --->   Operation 102 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 103 [1/4] (5.70ns)   --->   "%v7 = fmul i32 %v5, i32 %select_ln21_1" [kernel.cpp:26]   --->   Operation 103 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.88>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %v7" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 104 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 105 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 106 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_22 = trunc i32 %data_V"   --->   Operation 107 'trunc' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 108 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 109 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 110 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 111 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 112 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 113 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_22, i1 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 114 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 115 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 116 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 117 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 118 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_33 = shl i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 119 'shl' 'r_V_33' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 120 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 121 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_33, i32 24, i32 31"   --->   Operation 122 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_s"   --->   Operation 123 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [kernel.cpp:31]   --->   Operation 166 'ret' 'ret_ln31' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i_l_j_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_126 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 125 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_32" [kernel.cpp:23]   --->   Operation 126 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [kernel.cpp:22]   --->   Operation 127 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 128 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 129 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%v2_0_addr = getelementptr i8 %v2_0, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 130 'getelementptr' 'v2_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%v2_1_addr = getelementptr i8 %v2_1, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 131 'getelementptr' 'v2_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%v2_2_addr = getelementptr i8 %v2_2, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 132 'getelementptr' 'v2_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%v2_3_addr = getelementptr i8 %v2_3, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 133 'getelementptr' 'v2_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%v2_4_addr = getelementptr i8 %v2_4, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 134 'getelementptr' 'v2_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%v2_5_addr = getelementptr i8 %v2_5, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 135 'getelementptr' 'v2_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%v2_6_addr = getelementptr i8 %v2_6, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 136 'getelementptr' 'v2_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%v2_7_addr = getelementptr i8 %v2_7, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 137 'getelementptr' 'v2_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%v2_8_addr = getelementptr i8 %v2_8, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 138 'getelementptr' 'v2_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%v2_9_addr = getelementptr i8 %v2_9, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 139 'getelementptr' 'v2_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%v2_10_addr = getelementptr i8 %v2_10, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 140 'getelementptr' 'v2_10_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%v2_11_addr = getelementptr i8 %v2_11, i64 0, i64 %zext_ln22" [kernel.cpp:28]   --->   Operation 141 'getelementptr' 'v2_11_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_10_addr" [kernel.cpp:28]   --->   Operation 142 'store' 'store_ln28' <Predicate = (select_ln21_2 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 143 'br' 'br_ln28' <Predicate = (select_ln21_2 == 10)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_9_addr" [kernel.cpp:28]   --->   Operation 144 'store' 'store_ln28' <Predicate = (select_ln21_2 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 145 'br' 'br_ln28' <Predicate = (select_ln21_2 == 9)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_8_addr" [kernel.cpp:28]   --->   Operation 146 'store' 'store_ln28' <Predicate = (select_ln21_2 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 147 'br' 'br_ln28' <Predicate = (select_ln21_2 == 8)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_7_addr" [kernel.cpp:28]   --->   Operation 148 'store' 'store_ln28' <Predicate = (select_ln21_2 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 149 'br' 'br_ln28' <Predicate = (select_ln21_2 == 7)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_6_addr" [kernel.cpp:28]   --->   Operation 150 'store' 'store_ln28' <Predicate = (select_ln21_2 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 151 'br' 'br_ln28' <Predicate = (select_ln21_2 == 6)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_5_addr" [kernel.cpp:28]   --->   Operation 152 'store' 'store_ln28' <Predicate = (select_ln21_2 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 153 'br' 'br_ln28' <Predicate = (select_ln21_2 == 5)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_4_addr" [kernel.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = (select_ln21_2 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 155 'br' 'br_ln28' <Predicate = (select_ln21_2 == 4)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_3_addr" [kernel.cpp:28]   --->   Operation 156 'store' 'store_ln28' <Predicate = (select_ln21_2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 157 'br' 'br_ln28' <Predicate = (select_ln21_2 == 3)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_2_addr" [kernel.cpp:28]   --->   Operation 158 'store' 'store_ln28' <Predicate = (select_ln21_2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 159 'br' 'br_ln28' <Predicate = (select_ln21_2 == 2)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_1_addr" [kernel.cpp:28]   --->   Operation 160 'store' 'store_ln28' <Predicate = (select_ln21_2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 161 'br' 'br_ln28' <Predicate = (select_ln21_2 == 1)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_0_addr" [kernel.cpp:28]   --->   Operation 162 'store' 'store_ln28' <Predicate = (select_ln21_2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 163 'br' 'br_ln28' <Predicate = (select_ln21_2 == 0)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln28 = store i8 %result_V, i10 %v2_11_addr" [kernel.cpp:28]   --->   Operation 164 'store' 'store_ln28' <Predicate = (select_ln21_2 == 15) | (select_ln21_2 == 14) | (select_ln21_2 == 13) | (select_ln21_2 == 12) | (select_ln21_2 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx1227.exit" [kernel.cpp:28]   --->   Operation 165 'br' 'br_ln28' <Predicate = (select_ln21_2 == 15) | (select_ln21_2 == 14) | (select_ln21_2 == 13) | (select_ln21_2 == 12) | (select_ln21_2 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j') [37]  (0 ns)
	'load' operation ('j_load', kernel.cpp:22) on local variable 'j' [74]  (0 ns)
	'icmp' operation ('icmp_ln22', kernel.cpp:22) [79]  (1.77 ns)
	'select' operation ('select_ln21', kernel.cpp:21) [80]  (0.687 ns)
	'add' operation ('add_ln22', kernel.cpp:22) [186]  (1.73 ns)
	'store' operation ('store_ln22', kernel.cpp:22) of variable 'add_ln22', kernel.cpp:22 on local variable 'j' [189]  (1.59 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('v0_0_load', kernel.cpp:24) on array 'v0_0' [100]  (3.25 ns)
	'mux' operation ('v5', kernel.cpp:24) [112]  (2.78 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v7', kernel.cpp:26) [113]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v7', kernel.cpp:26) [113]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v7', kernel.cpp:26) [113]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v7', kernel.cpp:26) [113]  (5.7 ns)

 <State 7>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [123]  (1.92 ns)
	'select' operation ('ush') [125]  (0.968 ns)

 <State 8>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [128]  (0 ns)
	'select' operation ('val') [133]  (4.42 ns)

 <State 9>: 6.42ns
The critical path consists of the following:
	'sub' operation ('result.V') [134]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [135]  (1.25 ns)
	'store' operation ('store_ln28', kernel.cpp:28) of variable 'result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59 on array 'v2_11' [183]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
