set ::env(PROJECT_NAME) ps2_host_controller
set ::env(DESIGN_TOP) ps2_host
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ps2_host_controller/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ps2_host_controller/rtl/ps2_host.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
