// Seed: 149749428
module module_0 (
    output id_0,
    output id_1,
    output logic id_2
    , id_8,
    output id_3,
    output id_4,
    input logic id_5,
    output id_6,
    input id_7
);
  assign id_8 = id_7;
  reg id_9;
  assign id_4 = 1 ? id_9 : 1'b0;
  type_13(
      id_5, id_7
  );
  always @(*) begin
    id_4 <= #1 1'h0;
  end
  assign id_6 = 1;
  timeprecision 1ps;
endmodule
