Fitter report for week15HW
Wed Jan 03 19:57:03 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |task1_top|rom_harmony:uut3|altsyncram:altsyncram_component|altsyncram_ccd1:auto_generated|ALTSYNCRAM
 27. |task1_top|rom_base:uut2|altsyncram:altsyncram_component|altsyncram_91d1:auto_generated|ALTSYNCRAM
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jan 03 19:57:03 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; week15HW                                    ;
; Top-level Entity Name              ; task1_top                                   ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL006YE144C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,412 / 6,272 ( 23 % )                      ;
;     Total combinational functions  ; 982 / 6,272 ( 16 % )                        ;
;     Dedicated logic registers      ; 1,016 / 6,272 ( 16 % )                      ;
; Total registers                    ; 1016                                        ;
; Total pins                         ; 62 / 89 ( 70 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 71,680 / 276,480 ( 26 % )                   ;
; Embedded Multiplier 9-bit elements ; 6 / 30 ( 20 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL006YE144C8G                       ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   2.8%      ;
;     Processor 4            ;   2.8%      ;
;     Processor 5            ;   2.7%      ;
;     Processor 6            ;   2.7%      ;
;     Processor 7            ;   2.7%      ;
;     Processor 8            ;   2.7%      ;
;     Processors 9-16        ;   2.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                        ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                           ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------+------------------+-----------------------+
; uart_rx_Nbyte_controller:uut15|byte_data[1][0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][0]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][0]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][0]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][1]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][1]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][1]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][2]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][2]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][2]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][3]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][3]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][3]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][4]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][4]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][4]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][5]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][5]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][5]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][6]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][6]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][6]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][7]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[1][7]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[1][7]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][0]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][0]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][0]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][1]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][1]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][1]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][2]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][2]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][2]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][3]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][3]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][3]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][4]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][4]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][4]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][5]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][5]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][5]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][6]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][6]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][6]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][7]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; uart_rx_Nbyte_controller:uut15|byte_data[2][7]~_Duplicate_1                ; Q                ;                       ;
; uart_rx_Nbyte_controller:uut15|byte_data[2][7]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ; DATAB            ;                       ;
+-------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2249 ) ; 0.00 % ( 0 / 2249 )        ; 0.00 % ( 0 / 2249 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2249 ) ; 0.00 % ( 0 / 2249 )        ; 0.00 % ( 0 / 2249 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 852 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 213 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1171 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/software/FPGA/workplace/week15/output_files/week15HW.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,412 / 6,272 ( 23 % )    ;
;     -- Combinational with no register       ; 396                       ;
;     -- Register only                        ; 430                       ;
;     -- Combinational with a register        ; 586                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 401                       ;
;     -- 3 input functions                    ; 276                       ;
;     -- <=2 input functions                  ; 305                       ;
;     -- Register only                        ; 430                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 790                       ;
;     -- arithmetic mode                      ; 192                       ;
;                                             ;                           ;
; Total registers*                            ; 1,016 / 6,666 ( 15 % )    ;
;     -- Dedicated logic registers            ; 1,016 / 6,272 ( 16 % )    ;
;     -- I/O registers                        ; 0 / 394 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 119 / 392 ( 30 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 62 / 89 ( 70 % )          ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 10 / 30 ( 33 % )          ;
; Total block memory bits                     ; 71,680 / 276,480 ( 26 % ) ;
; Total block memory implementation bits      ; 92,160 / 276,480 ( 33 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 30 ( 20 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global signals                              ; 7                         ;
;     -- Global clocks                        ; 7 / 10 ( 70 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 3.4% / 3.4% / 3.3%        ;
; Peak interconnect usage (total/H/V)         ; 7.3% / 7.1% / 7.6%        ;
; Maximum fan-out                             ; 471                       ;
; Highest non-global fan-out                  ; 231                       ;
; Total fan-out                               ; 6978                      ;
; Average fan-out                             ; 2.82                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                             ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ; Low                            ;
;                                             ;                    ;                    ;                                ;                                ;
; Total logic elements                        ; 445 / 6272 ( 7 % ) ; 148 / 6272 ( 2 % ) ; 819 / 6272 ( 13 % )            ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 216                ; 58                 ; 122                            ; 0                              ;
;     -- Register only                        ; 32                 ; 25                 ; 373                            ; 0                              ;
;     -- Combinational with a register        ; 197                ; 65                 ; 324                            ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 170                ; 53                 ; 178                            ; 0                              ;
;     -- 3 input functions                    ; 103                ; 35                 ; 138                            ; 0                              ;
;     -- <=2 input functions                  ; 140                ; 35                 ; 130                            ; 0                              ;
;     -- Register only                        ; 32                 ; 25                 ; 373                            ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;                                ;
;     -- normal mode                          ; 312                ; 115                ; 363                            ; 0                              ;
;     -- arithmetic mode                      ; 101                ; 8                  ; 83                             ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Total registers                             ; 229                ; 90                 ; 697                            ; 0                              ;
;     -- Dedicated logic registers            ; 229 / 6272 ( 4 % ) ; 90 / 6272 ( 1 % )  ; 697 / 6272 ( 11 % )            ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                  ; 0                              ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 36 / 392 ( 9 % )   ; 14 / 392 ( 4 % )   ; 72 / 392 ( 18 % )              ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 62                 ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 30 ( 20 % )    ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 12288              ; 0                  ; 59392                          ; 0                              ;
; Total RAM block bits                        ; 18432              ; 0                  ; 73728                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 30 ( 6 % )     ; 0 / 30 ( 0 % )     ; 8 / 30 ( 26 % )                ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )    ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 2 / 12 ( 16 % )                ;
;                                             ;                    ;                    ;                                ;                                ;
; Connections                                 ;                    ;                    ;                                ;                                ;
;     -- Input Connections                    ; 135                ; 133                ; 955                            ; 1                              ;
;     -- Registered Input Connections         ; 132                ; 100                ; 751                            ; 0                              ;
;     -- Output Connections                   ; 899                ; 157                ; 34                             ; 134                            ;
;     -- Registered Output Connections        ; 10                 ; 157                ; 0                              ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;                                ;
;     -- Total Connections                    ; 3336               ; 847                ; 4010                           ; 143                            ;
;     -- Registered Connections               ; 1006               ; 607                ; 2096                           ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; External Connections                        ;                    ;                    ;                                ;                                ;
;     -- Top                                  ; 0                  ; 122                ; 777                            ; 135                            ;
;     -- sld_hub:auto_hub                     ; 122                ; 20                 ; 148                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 777                ; 148                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 135                ; 0                  ; 0                              ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;                                ;
;     -- Input Ports                          ; 7                  ; 45                 ; 156                            ; 1                              ;
;     -- Output Ports                         ; 86                 ; 62                 ; 73                             ; 2                              ;
;     -- Bidir Ports                          ; 0                  ; 0                  ; 0                              ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                  ; 4                  ; 29                             ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 29                 ; 59                             ; 0                              ;
;                                             ;                    ;                    ;                                ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                  ; 19                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 13                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 25                 ; 33                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 30                 ; 47                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 29                 ; 61                             ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk       ; 23    ; 1        ; 0            ; 11           ; 7            ; 472                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst       ; 58    ; 4        ; 21           ; 0            ; 7            ; 231                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sci_rx    ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sdout_adc ; 3     ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; buzz          ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dataL_adc[0]  ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[10] ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[11] ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[12] ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[13] ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[14] ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[15] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[16] ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[17] ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[18] ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[19] ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[1]  ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[20] ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[21] ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[22] ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[23] ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[2]  ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[3]  ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[4]  ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[5]  ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[6]  ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[7]  ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[8]  ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataL_adc[9]  ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[0]  ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[10] ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[11] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[12] ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[13] ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[14] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[15] ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[16] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[17] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[18] ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[19] ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[1]  ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[20] ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[21] ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[22] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[23] ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[2]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[3]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[4]  ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[5]  ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[6]  ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[7]  ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[8]  ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dataR_adc[9]  ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; lrck_adc      ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lrck_dac      ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mclk_adc      ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mclk_dac      ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sci_tx        ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sclk_adc      ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sclk_dac      ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdata_dac     ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; send_en       ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; dataL_adc[6]            ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; dataR_adc[8]            ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; dataR_adc[7]            ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; dataR_adc[13]           ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; dataL_adc[17]           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 8 / 12 ( 67 % )   ; 2.5V          ; --           ;
; 2        ; 4 / 7 ( 57 % )    ; 2.5V          ; --           ;
; 3        ; 8 / 11 ( 73 % )   ; 2.5V          ; --           ;
; 4        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 6        ; 7 / 9 ( 78 % )    ; 2.5V          ; --           ;
; 7        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 12 ( 33 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; sclk_adc                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; sdout_adc                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; dataL_adc[16]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; dataR_adc[23]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 36         ; 2        ; mclk_dac                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; dataR_adc[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 40         ; 2        ; lrck_dac                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sclk_dac                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdata_dac                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; dataL_adc[12]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; dataR_adc[11]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; dataR_adc[14]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sci_tx                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sci_rx                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; send_en                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; dataR_adc[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; dataR_adc[12]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; rst                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; dataR_adc[16]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; dataR_adc[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 90         ; 4        ; dataL_adc[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; dataR_adc[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; dataR_adc[19]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; dataL_adc[13]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; dataL_adc[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; dataR_adc[15]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; dataL_adc[8]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 100        ; 4        ; buzz                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; dataL_adc[23]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 103        ; 5        ; dataR_adc[18]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 104        ; 5        ; dataR_adc[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 76       ; 106        ; 5        ; dataR_adc[20]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; dataL_adc[18]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; dataL_adc[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; dataL_adc[20]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; dataL_adc[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; dataR_adc[21]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; dataL_adc[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; dataR_adc[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; dataR_adc[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; dataR_adc[13]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; dataL_adc[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; dataL_adc[17]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 142        ; 6        ; dataL_adc[4]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; dataL_adc[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ; 154        ; 7        ; dataL_adc[22]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; dataL_adc[14]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; dataR_adc[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; dataR_adc[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; dataL_adc[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; dataR_adc[9]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; dataL_adc[15]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; dataL_adc[9]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; dataL_adc[21]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; dataR_adc[22]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; dataR_adc[17]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; dataL_adc[19]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; dataL_adc[11]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; dataR_adc[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; mclk_adc                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; lrck_adc                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------+
; Name                          ; mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------+
; SDC pin name                  ; uut5|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                ;
; Compensate clock              ; clock0                                                                ;
; Compensated input/output pins ; --                                                                    ;
; Switchover type               ; --                                                                    ;
; Input frequency 0             ; 25.0 MHz                                                              ;
; Input frequency 1             ; --                                                                    ;
; Nominal PFD frequency         ; 5.0 MHz                                                               ;
; Nominal VCO frequency         ; 485.0 MHz                                                             ;
; VCO post scale K counter      ; 2                                                                     ;
; VCO frequency control         ; Auto                                                                  ;
; VCO phase shift step          ; 257 ps                                                                ;
; VCO multiply                  ; --                                                                    ;
; VCO divide                    ; --                                                                    ;
; Freq min lock                 ; 25.0 MHz                                                              ;
; Freq max lock                 ; 33.52 MHz                                                             ;
; M VCO Tap                     ; 0                                                                     ;
; M Initial                     ; 1                                                                     ;
; M value                       ; 97                                                                    ;
; N value                       ; 5                                                                     ;
; Charge pump current           ; setting 1                                                             ;
; Loop filter resistance        ; setting 8                                                             ;
; Loop filter capacitance       ; setting 0                                                             ;
; Bandwidth                     ; 300 kHz to 390 kHz                                                    ;
; Bandwidth type                ; Low                                                                   ;
; Real time reconfigurable      ; Off                                                                   ;
; Scan chain MIF file           ; --                                                                    ;
; Preserve PLL counter order    ; Off                                                                   ;
; PLL location                  ; PLL_1                                                                 ;
; Inclk0 signal                 ; clk                                                                   ;
; Inclk1 signal                 ; --                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                         ;
; Inclk1 signal type            ; --                                                                    ;
+-------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                                              ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low  ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+-----------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+--------------------------------------------------+
; mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 97   ; 370  ; 6.55 MHz         ; 0 (0 ps)    ; 0.61 (257 ps)    ; 50/50      ; C0      ; 74            ; 37/37 Even  ; --            ; 1       ; 0       ; uut5|altpll_component|auto_generated|pll1|clk[0] ;
; mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 97   ; 1895 ; 1.28 MHz         ; 0 (0 ps)    ; 0.12 (257 ps)    ; 50/50      ; C1      ; 379           ; 190/189 Odd ; --            ; 1       ; 0       ; uut5|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+--------------------------------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; lrck_dac      ; Incomplete set of assignments ;
; sclk_dac      ; Incomplete set of assignments ;
; mclk_dac      ; Incomplete set of assignments ;
; sdata_dac     ; Incomplete set of assignments ;
; mclk_adc      ; Incomplete set of assignments ;
; sclk_adc      ; Incomplete set of assignments ;
; lrck_adc      ; Incomplete set of assignments ;
; buzz          ; Incomplete set of assignments ;
; dataL_adc[0]  ; Incomplete set of assignments ;
; dataL_adc[1]  ; Incomplete set of assignments ;
; dataL_adc[2]  ; Incomplete set of assignments ;
; dataL_adc[3]  ; Incomplete set of assignments ;
; dataL_adc[4]  ; Incomplete set of assignments ;
; dataL_adc[5]  ; Incomplete set of assignments ;
; dataL_adc[6]  ; Incomplete set of assignments ;
; dataL_adc[7]  ; Incomplete set of assignments ;
; dataL_adc[8]  ; Incomplete set of assignments ;
; dataL_adc[9]  ; Incomplete set of assignments ;
; dataL_adc[10] ; Incomplete set of assignments ;
; dataL_adc[11] ; Incomplete set of assignments ;
; dataL_adc[12] ; Incomplete set of assignments ;
; dataL_adc[13] ; Incomplete set of assignments ;
; dataL_adc[14] ; Incomplete set of assignments ;
; dataL_adc[15] ; Incomplete set of assignments ;
; dataL_adc[16] ; Incomplete set of assignments ;
; dataL_adc[17] ; Incomplete set of assignments ;
; dataL_adc[18] ; Incomplete set of assignments ;
; dataL_adc[19] ; Incomplete set of assignments ;
; dataL_adc[20] ; Incomplete set of assignments ;
; dataL_adc[21] ; Incomplete set of assignments ;
; dataL_adc[22] ; Incomplete set of assignments ;
; dataL_adc[23] ; Incomplete set of assignments ;
; dataR_adc[0]  ; Incomplete set of assignments ;
; dataR_adc[1]  ; Incomplete set of assignments ;
; dataR_adc[2]  ; Incomplete set of assignments ;
; dataR_adc[3]  ; Incomplete set of assignments ;
; dataR_adc[4]  ; Incomplete set of assignments ;
; dataR_adc[5]  ; Incomplete set of assignments ;
; dataR_adc[6]  ; Incomplete set of assignments ;
; dataR_adc[7]  ; Incomplete set of assignments ;
; dataR_adc[8]  ; Incomplete set of assignments ;
; dataR_adc[9]  ; Incomplete set of assignments ;
; dataR_adc[10] ; Incomplete set of assignments ;
; dataR_adc[11] ; Incomplete set of assignments ;
; dataR_adc[12] ; Incomplete set of assignments ;
; dataR_adc[13] ; Incomplete set of assignments ;
; dataR_adc[14] ; Incomplete set of assignments ;
; dataR_adc[15] ; Incomplete set of assignments ;
; dataR_adc[16] ; Incomplete set of assignments ;
; dataR_adc[17] ; Incomplete set of assignments ;
; dataR_adc[18] ; Incomplete set of assignments ;
; dataR_adc[19] ; Incomplete set of assignments ;
; dataR_adc[20] ; Incomplete set of assignments ;
; dataR_adc[21] ; Incomplete set of assignments ;
; dataR_adc[22] ; Incomplete set of assignments ;
; dataR_adc[23] ; Incomplete set of assignments ;
; send_en       ; Incomplete set of assignments ;
; sci_tx        ; Incomplete set of assignments ;
; rst           ; Incomplete set of assignments ;
; clk           ; Incomplete set of assignments ;
; sdout_adc     ; Incomplete set of assignments ;
; sci_rx        ; Incomplete set of assignments ;
; dataL_adc[0]  ; Missing location assignment   ;
; dataL_adc[1]  ; Missing location assignment   ;
; dataL_adc[2]  ; Missing location assignment   ;
; dataL_adc[3]  ; Missing location assignment   ;
; dataL_adc[4]  ; Missing location assignment   ;
; dataL_adc[5]  ; Missing location assignment   ;
; dataL_adc[6]  ; Missing location assignment   ;
; dataL_adc[7]  ; Missing location assignment   ;
; dataL_adc[8]  ; Missing location assignment   ;
; dataL_adc[9]  ; Missing location assignment   ;
; dataL_adc[10] ; Missing location assignment   ;
; dataL_adc[11] ; Missing location assignment   ;
; dataL_adc[12] ; Missing location assignment   ;
; dataL_adc[13] ; Missing location assignment   ;
; dataL_adc[14] ; Missing location assignment   ;
; dataL_adc[15] ; Missing location assignment   ;
; dataL_adc[16] ; Missing location assignment   ;
; dataL_adc[17] ; Missing location assignment   ;
; dataL_adc[18] ; Missing location assignment   ;
; dataL_adc[19] ; Missing location assignment   ;
; dataL_adc[20] ; Missing location assignment   ;
; dataL_adc[21] ; Missing location assignment   ;
; dataL_adc[22] ; Missing location assignment   ;
; dataL_adc[23] ; Missing location assignment   ;
; dataR_adc[0]  ; Missing location assignment   ;
; dataR_adc[1]  ; Missing location assignment   ;
; dataR_adc[2]  ; Missing location assignment   ;
; dataR_adc[3]  ; Missing location assignment   ;
; dataR_adc[4]  ; Missing location assignment   ;
; dataR_adc[5]  ; Missing location assignment   ;
; dataR_adc[6]  ; Missing location assignment   ;
; dataR_adc[7]  ; Missing location assignment   ;
; dataR_adc[8]  ; Missing location assignment   ;
; dataR_adc[9]  ; Missing location assignment   ;
; dataR_adc[10] ; Missing location assignment   ;
; dataR_adc[11] ; Missing location assignment   ;
; dataR_adc[12] ; Missing location assignment   ;
; dataR_adc[13] ; Missing location assignment   ;
; dataR_adc[14] ; Missing location assignment   ;
; dataR_adc[15] ; Missing location assignment   ;
; dataR_adc[16] ; Missing location assignment   ;
; dataR_adc[17] ; Missing location assignment   ;
; dataR_adc[18] ; Missing location assignment   ;
; dataR_adc[19] ; Missing location assignment   ;
; dataR_adc[20] ; Missing location assignment   ;
; dataR_adc[21] ; Missing location assignment   ;
; dataR_adc[22] ; Missing location assignment   ;
; dataR_adc[23] ; Missing location assignment   ;
; send_en       ; Missing location assignment   ;
+---------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |task1_top                                                                                                                              ; 1412 (0)    ; 1016 (0)                  ; 0 (0)         ; 71680       ; 10   ; 6            ; 2       ; 2         ; 62   ; 0            ; 396 (0)      ; 430 (0)           ; 586 (0)          ; |task1_top                                                                                                                                                                                                                                                                                                                                            ; task1_top                           ; work         ;
;    |adc_controller_new_1213:uut6|                                                                                                       ; 141 (141)   ; 108 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 22 (22)           ; 86 (86)          ; |task1_top|adc_controller_new_1213:uut6                                                                                                                                                                                                                                                                                                               ; adc_controller_new_1213             ; work         ;
;    |adc_data_ready_tri:uut7|                                                                                                            ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |task1_top|adc_data_ready_tri:uut7                                                                                                                                                                                                                                                                                                                    ; adc_data_ready_tri                  ; work         ;
;    |dac_controller_new_1213:uut4|                                                                                                       ; 65 (65)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 3 (3)             ; 21 (21)          ; |task1_top|dac_controller_new_1213:uut4                                                                                                                                                                                                                                                                                                               ; dac_controller_new_1213             ; work         ;
;    |mux2:uut12|                                                                                                                         ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |task1_top|mux2:uut12                                                                                                                                                                                                                                                                                                                                 ; mux2                                ; work         ;
;    |mymult:uut13|                                                                                                                       ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |task1_top|mymult:uut13                                                                                                                                                                                                                                                                                                                               ; mymult                              ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                                                     ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |task1_top|mymult:uut13|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                   ; lpm_mult                            ; work         ;
;          |mult_v6n:auto_generated|                                                                                                      ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |task1_top|mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated                                                                                                                                                                                                                                                                           ; mult_v6n                            ; work         ;
;    |mymult:uut14|                                                                                                                       ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |task1_top|mymult:uut14                                                                                                                                                                                                                                                                                                                               ; mymult                              ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                                                     ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |task1_top|mymult:uut14|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                   ; lpm_mult                            ; work         ;
;          |mult_v6n:auto_generated|                                                                                                      ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |task1_top|mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated                                                                                                                                                                                                                                                                           ; mult_v6n                            ; work         ;
;    |mypll2:uut5|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|mypll2:uut5                                                                                                                                                                                                                                                                                                                                ; mypll2                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|mypll2:uut5|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                              ; work         ;
;          |mypll2_altpll:auto_generated|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated                                                                                                                                                                                                                                                                           ; mypll2_altpll                       ; work         ;
;    |rom_base:uut2|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|rom_base:uut2                                                                                                                                                                                                                                                                                                                              ; rom_base                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|rom_base:uut2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                          ; work         ;
;          |altsyncram_91d1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|rom_base:uut2|altsyncram:altsyncram_component|altsyncram_91d1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_91d1                     ; work         ;
;    |rom_data_tri:uut1|                                                                                                                  ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |task1_top|rom_data_tri:uut1                                                                                                                                                                                                                                                                                                                          ; rom_data_tri                        ; work         ;
;    |rom_harmony:uut3|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|rom_harmony:uut3                                                                                                                                                                                                                                                                                                                           ; rom_harmony                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|rom_harmony:uut3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; altsyncram                          ; work         ;
;          |altsyncram_ccd1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|rom_harmony:uut3|altsyncram:altsyncram_component|altsyncram_ccd1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_ccd1                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 25 (0)            ; 65 (0)           ; |task1_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 25 (0)            ; 65 (0)           ; |task1_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 25 (0)            ; 65 (0)           ; |task1_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 25 (4)            ; 65 (0)           ; |task1_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 142 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 21 (0)            ; 65 (0)           ; |task1_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 142 (101)   ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (43)      ; 21 (21)           ; 65 (39)          ; |task1_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |task1_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |task1_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 819 (60)    ; 697 (58)                  ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (2)      ; 373 (58)          ; 324 (0)          ; |task1_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 759 (0)     ; 639 (0)                   ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (0)      ; 315 (0)           ; 324 (0)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 759 (228)   ; 639 (198)                 ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (32)     ; 315 (139)         ; 324 (57)         ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                 ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                            ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                          ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                   ; decode_6vf                          ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                             ; work         ;
;                   |mux_ksc:auto_generated|                                                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ksc:auto_generated                                                                                                                              ; mux_ksc                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                          ; work         ;
;                |altsyncram_1b24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1b24:auto_generated                                                                                                                                                 ; altsyncram_1b24                     ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                        ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                       ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 103 (103)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 16 (16)           ; 52 (52)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                  ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 171 (1)     ; 161 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 101 (0)           ; 60 (1)           ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                     ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                        ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 145 (0)     ; 145 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 87 (0)            ; 58 (0)           ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger   ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 87 (87)     ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 85 (85)           ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                        ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 60 (0)      ; 58 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 58 (0)           ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 21 (11)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 10 (0)            ; 1 (1)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 116 (10)    ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (10)      ; 1 (0)             ; 96 (0)           ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr              ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                         ; work         ;
;                   |cntr_dgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                             ; cntr_dgi                            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                         ; work         ;
;                   |cntr_99j:auto_generated|                                                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_99j:auto_generated                                                                                      ; cntr_99j                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                         ; work         ;
;                   |cntr_8gi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8gi:auto_generated                                                                            ; cntr_8gi                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                         ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                               ; cntr_r2j                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 30 (30)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 28 (28)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                        ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |task1_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                          ; work         ;
;    |uart_NbyteTran_3byteData_controller:uut8|                                                                                           ; 80 (80)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 18 (18)          ; |task1_top|uart_NbyteTran_3byteData_controller:uut8                                                                                                                                                                                                                                                                                                   ; uart_NbyteTran_3byteData_controller ; work         ;
;    |uart_rx_Nbyte_controller:uut15|                                                                                                     ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 3 (3)            ; |task1_top|uart_rx_Nbyte_controller:uut15                                                                                                                                                                                                                                                                                                             ; uart_rx_Nbyte_controller            ; work         ;
;    |uart_rx_byte:uut10|                                                                                                                 ; 55 (55)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 3 (3)             ; 34 (34)          ; |task1_top|uart_rx_byte:uut10                                                                                                                                                                                                                                                                                                                         ; uart_rx_byte                        ; work         ;
;    |uart_tx_byte:uut9|                                                                                                                  ; 34 (34)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 20 (20)          ; |task1_top|uart_tx_byte:uut9                                                                                                                                                                                                                                                                                                                          ; uart_tx_byte                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; lrck_dac      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sclk_dac      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mclk_dac      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdata_dac     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mclk_adc      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sclk_adc      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lrck_adc      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; buzz          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataL_adc[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dataR_adc[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; send_en       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sci_tx        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sdout_adc     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sci_rx        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                              ;
+---------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------+-------------------+---------+
; rst                                                           ;                   ;         ;
;      - dac_controller_new_1213:uut4|sdata_dac                 ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|lrck_dac_buf              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|sclk_dac_buf_reg[2]       ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_flag                ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[0]              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[1]              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[2]              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[3]              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[4]              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[5]              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[6]              ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|delay_cnt[7]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[0]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[1]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[2]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[3]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[4]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[5]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[6]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[7]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[8]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[9]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[10]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[11]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[12]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[13]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[14]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[15]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[16]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[17]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[18]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[19]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[20]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[21]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[22]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc[23]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[0]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[1]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[2]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[3]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[4]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[5]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[6]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[7]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[8]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[9]              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[10]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[11]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[12]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[13]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[14]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[15]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[16]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[17]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[18]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[19]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[20]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[21]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[22]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc[23]             ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|lrck_adc                  ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|sclk_adc                  ; 0                 ; 6       ;
;      - adc_data_ready_tri:uut7|send_en                        ; 0                 ; 6       ;
;      - adc_data_ready_tri:uut7|pulse3                         ; 0                 ; 6       ;
;      - adc_data_ready_tri:uut7|pulse2                         ; 0                 ; 6       ;
;      - adc_data_ready_tri:uut7|pulse1                         ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|bit_cnt[1]                ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|bit_cnt[2]                ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|bit_cnt[5]                ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|bit_cnt[4]                ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|bit_cnt[3]                ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|bit_cnt[5]                ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|bit_cnt[1]                ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|bit_cnt[2]                ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|bit_cnt[3]                ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|bit_cnt[4]                ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[3]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[4]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[5]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[6]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[7]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[8]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[9]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[10]                          ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[11]                          ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[12]                          ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[0]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[1]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[2]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[3]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[4]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[5]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[6]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[7]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[8]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[9]  ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|frame_cnt[10] ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[0]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[1]                           ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|div_cnt[2]                           ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[0]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[1]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[2]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[3]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[4]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[5]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[6]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chR[7]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[0]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[1]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[2]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[3]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[4]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[5]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[6]                          ; 0                 ; 6       ;
;      - rom_data_tri:uut1|addr_chL[7]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[0]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[1]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[2]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[3]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[4]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[5]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[6]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[7]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[8]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[9]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[10]                         ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[11]                         ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|div_cnt[12]                         ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|sci_tx                               ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|sclk_dac_buf_reg[1]       ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|bit_cnt[0]                ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|cnt[2]                    ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|cnt[1]                    ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|cnt[0]                    ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|cnt[1]                    ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[0]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|bit_cnt[0]                ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|cnt[0]                    ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[1]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[2]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[3]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[4]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[5]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[6]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[7]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[8]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[9]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[10]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[11]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[12]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[13]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[14]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[15]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[16]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[17]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[18]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[19]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[20]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[21]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[22]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataL_adc_buf[23]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[0]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[1]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[2]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[3]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[4]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[5]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[6]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[7]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[8]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[9]          ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[10]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[11]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[12]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[13]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[14]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[15]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[16]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[17]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[18]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[19]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[20]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[21]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[22]         ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|dataR_adc_buf[23]         ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|tx_flag                              ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|tx_num[3]                            ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|tx_num[0]                            ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|tx_num[2]                            ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|tx_num[1]                            ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|sclk_dac_buf_reg[0]       ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|sdout_adc_buf[1]          ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|state[3]      ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|state[2]      ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|state[1]      ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|state[0]      ; 0                 ; 6       ;
;      - uart_NbyteTran_3byteData_controller:uut8|state[4]      ; 0                 ; 6       ;
;      - dac_controller_new_1213:uut4|sclk_dac_buf              ; 0                 ; 6       ;
;      - adc_controller_new_1213:uut6|sdout_adc_buf[0]          ; 0                 ; 6       ;
;      - uart_tx_byte:uut9|tx_done                              ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[0]                        ; 0                 ; 6       ;
;      - uart_rx_Nbyte_controller:uut15|rx_byte_cnt[1]          ; 0                 ; 6       ;
;      - uart_rx_Nbyte_controller:uut15|rx_done_buf[0]          ; 0                 ; 6       ;
;      - uart_rx_Nbyte_controller:uut15|rx_done_buf[1]          ; 0                 ; 6       ;
;      - uart_rx_Nbyte_controller:uut15|rx_byte_cnt[0]          ; 0                 ; 6       ;
;      - uart_rx_Nbyte_controller:uut15|Decoder0~0              ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[1]                        ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[2]                        ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[3]                        ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[4]                        ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[5]                        ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[6]                        ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|uart_data[7]                        ; 0                 ; 6       ;
;      - uart_rx_Nbyte_controller:uut15|Decoder0~1              ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[0]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_num[0]                           ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_num[3]                           ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_num[2]                           ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_num[1]                           ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_done                             ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[1]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[2]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[3]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[4]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[5]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[6]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_data[7]                          ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|sci_rx_buf[1]                       ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|rx_flag                             ; 0                 ; 6       ;
;      - uart_rx_byte:uut10|sci_rx_buf[0]                       ; 0                 ; 6       ;
; clk                                                           ;                   ;         ;
; sdout_adc                                                     ;                   ;         ;
;      - adc_controller_new_1213:uut6|sdout_adc_buf[0]          ; 0                 ; 6       ;
; sci_rx                                                        ;                   ;         ;
;      - uart_rx_byte:uut10|sci_rx_buf[0]~feeder                ; 0                 ; 6       ;
+---------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; adc_controller_new_1213:uut6|Equal0~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y11_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_controller_new_1213:uut6|always6~2                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y11_N26 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_controller_new_1213:uut6|dataR_adc[0]~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y10_N8  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; adc_data_ready_tri:uut7|send_en                                                                                                                                                                                                                                                                                                                             ; FF_X17_Y12_N9      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 419     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_23             ; 471     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_23             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; dac_controller_new_1213:uut4|Equal1~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y8_N10  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dac_controller_new_1213:uut4|lrck_dac                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X8_Y5_N0    ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                           ; PLL_1              ; 25      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                                           ; PLL_1              ; 109     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; rom_data_tri:uut1|LessThan0~2                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y9_N28  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst                                                                                                                                                                                                                                                                                                                                                         ; PIN_58             ; 231     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X13_Y16_N19     ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X13_Y15_N28 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X13_Y15_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X14_Y17_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X14_Y17_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X17_Y18_N12 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X17_Y18_N25     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X17_Y18_N31     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X16_Y18_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X13_Y15_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X12_Y15_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17      ; LCCOMB_X13_Y15_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X12_Y16_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X13_Y15_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X13_Y16_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X13_Y16_N23     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X14_Y16_N29     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X13_Y16_N27     ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X13_Y16_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X11_Y16_N17     ; 32      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X14_Y17_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X21_Y17_N24 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X21_Y17_N10 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X21_Y17_N5      ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X18_Y17_N16 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X14_Y18_N20 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X14_Y18_N30 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X17_Y19_N9      ; 243     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]~1                                                                                                                                                                                               ; LCCOMB_X11_Y18_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X18_Y17_N6  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X18_Y17_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X21_Y16_N20 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X17_Y16_N28 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated|counter_reg_bit[4]~0                                                         ; LCCOMB_X17_Y16_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8gi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X21_Y16_N24 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X19_Y16_N8  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X17_Y16_N24 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~8                                                                                                                                                                                                              ; LCCOMB_X12_Y18_N26 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~9                                                                                                                                                                                                              ; LCCOMB_X12_Y18_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                         ; LCCOMB_X12_Y18_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X17_Y17_N16 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~34                                                                                                                                                                                                                          ; LCCOMB_X11_Y18_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X16_Y18_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X14_Y18_N18 ; 112     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_NbyteTran_3byteData_controller:uut8|LessThan0~3                                                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y11_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_NbyteTran_3byteData_controller:uut8|Mux12~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y8_N4   ; 8       ; Latch enable               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; uart_NbyteTran_3byteData_controller:uut8|WideOr1~4                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y8_N14  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx_Nbyte_controller:uut15|Decoder0~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y12_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx_Nbyte_controller:uut15|Decoder0~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y12_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx_Nbyte_controller:uut15|rx_done_posedge                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y12_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx_byte:uut10|rx_num[3]~2                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y11_N4  ; 17      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; uart_tx_byte:uut9|tx_num[1]~1                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y8_N16  ; 17      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0   ; 419     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk                                                                                                                   ; PIN_23           ; 471     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; dac_controller_new_1213:uut4|lrck_dac                                                                                 ; LCCOMB_X8_Y5_N0  ; 16      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[0]                                     ; PLL_1            ; 25      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[1]                                     ; PLL_1            ; 109     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X17_Y19_N9    ; 243     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; uart_NbyteTran_3byteData_controller:uut8|Mux12~1                                                                      ; LCCOMB_X22_Y8_N4 ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                            ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; rom_base:uut2|altsyncram:altsyncram_component|altsyncram_91d1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 6144  ; 256                         ; 24                          ; --                          ; --                          ; 6144                ; 1    ; ./matlabworkplace/sin_phase0_24bit_base.mif    ; M9K_X27_Y11_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rom_harmony:uut3|altsyncram:altsyncram_component|altsyncram_ccd1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 6144  ; 256                         ; 24                          ; --                          ; --                          ; 6144                ; 1    ; ./matlabworkplace/sin_phase0_24bit_harmony.mif ; M9K_X15_Y9_N0                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 29           ; 2048         ; 29           ; yes                    ; no                      ; yes                    ; no                      ; 59392 ; 2048                        ; 29                          ; 2048                        ; 29                          ; 59392               ; 8    ; None                                           ; M9K_X15_Y16_N0, M9K_X15_Y14_N0, M9K_X27_Y16_N0, M9K_X15_Y15_N0, M9K_X27_Y14_N0, M9K_X27_Y13_N0, M9K_X27_Y15_N0, M9K_X27_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |task1_top|rom_harmony:uut3|altsyncram:altsyncram_component|altsyncram_ccd1:auto_generated|ALTSYNCRAM                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000000000) (0) (0) (00)    ;(000001000110010101000000) (1062500) (288064) (46540)   ;(000010001100011001010111) (2143127) (575063) (8C657)   ;(000011010001111100100010) (3217442) (859938) (D1F22)   ;(000100010110101110000110) (4265606) (1141638) (116B86)   ;(000101011010011101111100) (5323574) (1419132) (15A77C)   ;(000110011100111100010001) (6347421) (1691409) (19CF11)   ;(000111011101111001101100) (7357154) (1957484) (1DDE6C)   ;
;8;(001000011101000111010110) (10350726) (2216406) (21D1D6)    ;(001001011010010110111001) (11322671) (2467257) (25A5B9)   ;(001010010101011010101101) (12253255) (2709165) (2956AD)   ;(001011001110000101110101) (13160565) (2941301) (2CE175)   ;(001100000100001100000110) (14041406) (3162886) (304306)   ;(001100110111100010001011) (14674213) (3373195) (33788B)   ;(001101100111111101101010) (15477552) (3571562) (367F6A)   ;(001110010101010101000101) (16252505) (3757381) (395545)   ;
;16;(001110111111011111111100) (16773774) (3930108) (3BF7FC)    ;(001111100110010110110110) (17462666) (4089270) (3E65B6)   ;(010000001001110011011010) (20116332) (4234458) (409CDA)   ;(010000101001110000011010) (20516032) (4365338) (429C1A)   ;(010001000110001001101100) (21061154) (4481644) (44626C)   ;(010001011110111100010100) (21367424) (4583188) (45EF14)   ;(010001110100000110011100) (21640634) (4669852) (47419C)   ;(010010000101100111011110) (22054736) (4741598) (4859DE)   ;
;24;(010010010011011111111000) (22233770) (4798456) (4937F8)    ;(010010011101110001010111) (22356127) (4840535) (49DC57)   ;(010010100100011110101111) (22443657) (4868015) (4A47AF)   ;(010010100111101011111111) (22475377) (4881151) (4A7AFF)   ;(010010100111011110001000) (22473610) (4880264) (4A7788)   ;(010010100011111011010100) (22437324) (4865748) (4A3ED4)   ;(010010011101001010101011) (22351253) (4838059) (49D2AB)   ;(010010010011010100011000) (22232430) (4797720) (493518)   ;
;32;(010010000110100001100000) (22064140) (4745312) (486860)    ;(010001110110111100000011) (21667403) (4681475) (476F03)   ;(010001100100101110110011) (21445663) (4606899) (464BB3)   ;(010001010000000101011000) (21200530) (4522328) (450158)   ;(010000111001001100000100) (20711404) (4428548) (439304)   ;(010000100000001111110011) (20401763) (4326387) (4203F3)   ;(010000000101011110000010) (20053602) (4216706) (405782)   ;(001111101001000100110010) (17510462) (4100402) (3E9132)   ;
;40;(001111001011010010011011) (17132233) (3978395) (3CB49B)    ;(001110101100010101101100) (16542554) (3851628) (3AC56C)   ;(001110001100011101100000) (16143540) (3721056) (38C760)   ;(001101101011111000111111) (15537077) (3587647) (36BE3F)   ;(001101001010110111011000) (15126730) (3452376) (34ADD8)   ;(001100101001100111110101) (14514765) (3316213) (3299F5)   ;(001100001000011001011101) (14103135) (3180125) (30865D)   ;(001011100111011011001011) (13473313) (3045067) (2E76CB)   ;
;48;(001011000110111011101000) (13067350) (2911976) (2C6EE8)    ;(001010100111001001001010) (12471112) (2781770) (2A724A)   ;(001010001000010001101011) (12102153) (2655339) (28846B)   ;(001001101010100010100100) (11524244) (2533540) (26A8A4)   ;(001001001110001000101011) (11161053) (2417195) (24E22B)   ;(001000110011010000001011) (10632013) (2307083) (23340B)   ;(001000011010000100100100) (10320444) (2203940) (21A124)   ;(001000000010110000100011) (10026043) (2108451) (202C23)   ;
;56;(000111101101011110000001) (7553601) (2021249) (1ED781)    ;(000111011010010101111011) (7322573) (1942907) (1DA57B)   ;(000111001001100000010110) (7114026) (1873942) (1C9816)   ;(000110111011000100010111) (6730427) (1814807) (1BB117)   ;(000110101111000111111111) (6570777) (1765887) (1AF1FF)   ;(000110100101110000001111) (6456017) (1727503) (1A5C0F)   ;(000110011111000001000011) (6370103) (1699907) (19F043)   ;(000110011010111101001100) (6327514) (1683276) (19AF4C)   ;
;64;(000110011001100110011000) (6314630) (1677720) (199998)    ;(000110011010111101001100) (6327514) (1683276) (19AF4C)   ;(000110011111000001000011) (6370103) (1699907) (19F043)   ;(000110100101110000001111) (6456017) (1727503) (1A5C0F)   ;(000110101111000111111111) (6570777) (1765887) (1AF1FF)   ;(000110111011000100010111) (6730427) (1814807) (1BB117)   ;(000111001001100000010110) (7114026) (1873942) (1C9816)   ;(000111011010010101111011) (7322573) (1942907) (1DA57B)   ;
;72;(000111101101011110000001) (7553601) (2021249) (1ED781)    ;(001000000010110000100011) (10026043) (2108451) (202C23)   ;(001000011010000100100100) (10320444) (2203940) (21A124)   ;(001000110011010000001011) (10632013) (2307083) (23340B)   ;(001001001110001000101011) (11161053) (2417195) (24E22B)   ;(001001101010100010100100) (11524244) (2533540) (26A8A4)   ;(001010001000010001101011) (12102153) (2655339) (28846B)   ;(001010100111001001001010) (12471112) (2781770) (2A724A)   ;
;80;(001011000110111011101000) (13067350) (2911976) (2C6EE8)    ;(001011100111011011001011) (13473313) (3045067) (2E76CB)   ;(001100001000011001011101) (14103135) (3180125) (30865D)   ;(001100101001100111110101) (14514765) (3316213) (3299F5)   ;(001101001010110111011000) (15126730) (3452376) (34ADD8)   ;(001101101011111000111111) (15537077) (3587647) (36BE3F)   ;(001110001100011101100000) (16143540) (3721056) (38C760)   ;(001110101100010101101100) (16542554) (3851628) (3AC56C)   ;
;88;(001111001011010010011011) (17132233) (3978395) (3CB49B)    ;(001111101001000100110010) (17510462) (4100402) (3E9132)   ;(010000000101011110000010) (20053602) (4216706) (405782)   ;(010000100000001111110011) (20401763) (4326387) (4203F3)   ;(010000111001001100000100) (20711404) (4428548) (439304)   ;(010001010000000101011000) (21200530) (4522328) (450158)   ;(010001100100101110110011) (21445663) (4606899) (464BB3)   ;(010001110110111100000011) (21667403) (4681475) (476F03)   ;
;96;(010010000110100001100000) (22064140) (4745312) (486860)    ;(010010010011010100011000) (22232430) (4797720) (493518)   ;(010010011101001010101011) (22351253) (4838059) (49D2AB)   ;(010010100011111011010100) (22437324) (4865748) (4A3ED4)   ;(010010100111011110001000) (22473610) (4880264) (4A7788)   ;(010010100111101011111111) (22475377) (4881151) (4A7AFF)   ;(010010100100011110101111) (22443657) (4868015) (4A47AF)   ;(010010011101110001010111) (22356127) (4840535) (49DC57)   ;
;104;(010010010011011111111000) (22233770) (4798456) (4937F8)    ;(010010000101100111011110) (22054736) (4741598) (4859DE)   ;(010001110100000110011100) (21640634) (4669852) (47419C)   ;(010001011110111100010100) (21367424) (4583188) (45EF14)   ;(010001000110001001101100) (21061154) (4481644) (44626C)   ;(010000101001110000011010) (20516032) (4365338) (429C1A)   ;(010000001001110011011010) (20116332) (4234458) (409CDA)   ;(001111100110010110110110) (17462666) (4089270) (3E65B6)   ;
;112;(001110111111011111111100) (16773774) (3930108) (3BF7FC)    ;(001110010101010101000101) (16252505) (3757381) (395545)   ;(001101100111111101101010) (15477552) (3571562) (367F6A)   ;(001100110111100010001011) (14674213) (3373195) (33788B)   ;(001100000100001100000110) (14041406) (3162886) (304306)   ;(001011001110000101110101) (13160565) (2941301) (2CE175)   ;(001010010101011010101101) (12253255) (2709165) (2956AD)   ;(001001011010010110111001) (11322671) (2467257) (25A5B9)   ;
;120;(001000011101000111010110) (10350726) (2216406) (21D1D6)    ;(000111011101111001101100) (7357154) (1957484) (1DDE6C)   ;(000110011100111100010001) (6347421) (1691409) (19CF11)   ;(000101011010011101111100) (5323574) (1419132) (15A77C)   ;(000100010110101110000110) (4265606) (1141638) (116B86)   ;(000011010001111100100010) (3217442) (859938) (D1F22)   ;(000010001100011001010111) (2143127) (575063) (8C657)   ;(000001000110010101000000) (1062500) (288064) (46540)   ;
;128;(000000000000000000000000) (0) (0) (00)    ;(111110111001101010111110) (76715276) (16489150) (FB9ABE)   ;(111101110011100110100111) (75634647) (16202151) (F739A7)   ;(111100101110000011011100) (74560334) (15917276) (F2E0DC)   ;(111011101001010001111000) (73512170) (15635576) (EE9478)   ;(111010100101100010000010) (72454202) (15358082) (EA5882)   ;(111001100011000011101101) (71430355) (15085805) (E630ED)   ;(111000100010000110010010) (70420622) (14819730) (E22192)   ;
;136;(110111100010111000101000) (67427050) (14560808) (DE2E28)    ;(110110100101101001000101) (66455105) (14309957) (DA5A45)   ;(110101101010100101010001) (65524521) (14068049) (D6A951)   ;(110100110001111010001001) (64617211) (13835913) (D31E89)   ;(110011111011110011111000) (63736370) (13614328) (CFBCF8)   ;(110011001000011101110011) (63103563) (13404019) (CC8773)   ;(110010011000000010010100) (62300224) (13205652) (C98094)   ;(110001101010101010111001) (61525271) (13019833) (C6AAB9)   ;
;144;(110001000000100000000010) (61004002) (12847106) (C40802)    ;(110000011001101001001000) (60315110) (12687944) (C19A48)   ;(101111110110001100100100) (57661444) (12542756) (BF6324)   ;(101111010110001111100100) (57261744) (12411876) (BD63E4)   ;(101110111001110110010010) (56716622) (12295570) (BB9D92)   ;(101110100001000011101010) (56410352) (12194026) (BA10EA)   ;(101110001011111001100010) (56137142) (12107362) (B8BE62)   ;(101101111010011000100000) (55723040) (12035616) (B7A620)   ;
;152;(101101101100100000000110) (55544006) (11978758) (B6C806)    ;(101101100010001110100111) (55421647) (11936679) (B623A7)   ;(101101011011100001001111) (55334117) (11909199) (B5B84F)   ;(101101011000010011111111) (55302377) (11896063) (B584FF)   ;(101101011000100001110110) (55304166) (11896950) (B58876)   ;(101101011100000100101010) (55340452) (11911466) (B5C12A)   ;(101101100010110101010011) (55426523) (11939155) (B62D53)   ;(101101101100101011100110) (55545346) (11979494) (B6CAE6)   ;
;160;(101101111001011110011110) (55713636) (12031902) (B7979E)    ;(101110001001000011111011) (56110373) (12095739) (B890FB)   ;(101110011011010001001011) (56332113) (12170315) (B9B44B)   ;(101110101111111010100110) (56577246) (12254886) (BAFEA6)   ;(101111000110110011111010) (57066372) (12348666) (BC6CFA)   ;(101111011111110000001011) (57376013) (12450827) (BDFC0B)   ;(101111111010100001111100) (57724174) (12560508) (BFA87C)   ;(110000010110111011001100) (60267314) (12676812) (C16ECC)   ;
;168;(110000110100101101100011) (60645543) (12798819) (C34B63)    ;(110001010011101010010010) (61235222) (12925586) (C53A92)   ;(110001110011100010011110) (61634236) (13056158) (C7389E)   ;(110010010100000110111111) (62240677) (13189567) (C941BF)   ;(110010110101001000100110) (62651046) (13324838) (CB5226)   ;(110011010110011000001001) (63263011) (13461001) (CD6609)   ;(110011110111100110100001) (63674641) (13597089) (CF79A1)   ;(110100011000100100110011) (64304463) (13732147) (D18933)   ;
;176;(110100111001000100010110) (64710426) (13865238) (D39116)    ;(110101011000110110110100) (65306664) (13995444) (D58DB4)   ;(110101110111101110010011) (65675623) (14121875) (D77B93)   ;(110110010101011101011010) (66253532) (14243674) (D9575A)   ;(110110110001110111010011) (66616723) (14360019) (DB1DD3)   ;(110111001100101111110011) (67145763) (14470131) (DCCBF3)   ;(110111100101111011011010) (67457332) (14573274) (DE5EDA)   ;(110111111101001111011011) (67751733) (14668763) (DFD3DB)   ;
;184;(111000010010100001111101) (70224175) (14755965) (E1287D)    ;(111000100101101010000011) (70455203) (14834307) (E25A83)   ;(111000110110011111101000) (70663750) (14903272) (E367E8)   ;(111001000100111011100111) (71047347) (14962407) (E44EE7)   ;(111001010000110111111111) (71206777) (15011327) (E50DFF)   ;(111001011010001111101111) (71321757) (15049711) (E5A3EF)   ;(111001100000111110111011) (71407673) (15077307) (E60FBB)   ;(111001100101000010110010) (71450262) (15093938) (E650B2)   ;
;192;(111001100110011001100110) (71463146) (15099494) (E66666)    ;(111001100101000010110010) (71450262) (15093938) (E650B2)   ;(111001100000111110111011) (71407673) (15077307) (E60FBB)   ;(111001011010001111101111) (71321757) (15049711) (E5A3EF)   ;(111001010000110111111111) (71206777) (15011327) (E50DFF)   ;(111001000100111011100111) (71047347) (14962407) (E44EE7)   ;(111000110110011111101000) (70663750) (14903272) (E367E8)   ;(111000100101101010000011) (70455203) (14834307) (E25A83)   ;
;200;(111000010010100001111101) (70224175) (14755965) (E1287D)    ;(110111111101001111011011) (67751733) (14668763) (DFD3DB)   ;(110111100101111011011010) (67457332) (14573274) (DE5EDA)   ;(110111001100101111110011) (67145763) (14470131) (DCCBF3)   ;(110110110001110111010011) (66616723) (14360019) (DB1DD3)   ;(110110010101011101011010) (66253532) (14243674) (D9575A)   ;(110101110111101110010011) (65675623) (14121875) (D77B93)   ;(110101011000110110110100) (65306664) (13995444) (D58DB4)   ;
;208;(110100111001000100010110) (64710426) (13865238) (D39116)    ;(110100011000100100110011) (64304463) (13732147) (D18933)   ;(110011110111100110100001) (63674641) (13597089) (CF79A1)   ;(110011010110011000001001) (63263011) (13461001) (CD6609)   ;(110010110101001000100110) (62651046) (13324838) (CB5226)   ;(110010010100000110111111) (62240677) (13189567) (C941BF)   ;(110001110011100010011110) (61634236) (13056158) (C7389E)   ;(110001010011101010010010) (61235222) (12925586) (C53A92)   ;
;216;(110000110100101101100011) (60645543) (12798819) (C34B63)    ;(110000010110111011001100) (60267314) (12676812) (C16ECC)   ;(101111111010100001111100) (57724174) (12560508) (BFA87C)   ;(101111011111110000001011) (57376013) (12450827) (BDFC0B)   ;(101111000110110011111010) (57066372) (12348666) (BC6CFA)   ;(101110101111111010100110) (56577246) (12254886) (BAFEA6)   ;(101110011011010001001011) (56332113) (12170315) (B9B44B)   ;(101110001001000011111011) (56110373) (12095739) (B890FB)   ;
;224;(101101111001011110011110) (55713636) (12031902) (B7979E)    ;(101101101100101011100110) (55545346) (11979494) (B6CAE6)   ;(101101100010110101010011) (55426523) (11939155) (B62D53)   ;(101101011100000100101010) (55340452) (11911466) (B5C12A)   ;(101101011000100001110110) (55304166) (11896950) (B58876)   ;(101101011000010011111111) (55302377) (11896063) (B584FF)   ;(101101011011100001001111) (55334117) (11909199) (B5B84F)   ;(101101100010001110100111) (55421647) (11936679) (B623A7)   ;
;232;(101101101100100000000110) (55544006) (11978758) (B6C806)    ;(101101111010011000100000) (55723040) (12035616) (B7A620)   ;(101110001011111001100010) (56137142) (12107362) (B8BE62)   ;(101110100001000011101010) (56410352) (12194026) (BA10EA)   ;(101110111001110110010010) (56716622) (12295570) (BB9D92)   ;(101111010110001111100100) (57261744) (12411876) (BD63E4)   ;(101111110110001100100100) (57661444) (12542756) (BF6324)   ;(110000011001101001001000) (60315110) (12687944) (C19A48)   ;
;240;(110001000000100000000010) (61004002) (12847106) (C40802)    ;(110001101010101010111001) (61525271) (13019833) (C6AAB9)   ;(110010011000000010010100) (62300224) (13205652) (C98094)   ;(110011001000011101110011) (63103563) (13404019) (CC8773)   ;(110011111011110011111000) (63736370) (13614328) (CFBCF8)   ;(110100110001111010001001) (64617211) (13835913) (D31E89)   ;(110101101010100101010001) (65524521) (14068049) (D6A951)   ;(110110100101101001000101) (66455105) (14309957) (DA5A45)   ;
;248;(110111100010111000101000) (67427050) (14560808) (DE2E28)    ;(111000100010000110010010) (70420622) (14819730) (E22192)   ;(111001100011000011101101) (71430355) (15085805) (E630ED)   ;(111010100101100010000010) (72454202) (15358082) (EA5882)   ;(111011101001010001111000) (73512170) (15635576) (EE9478)   ;(111100101110000011011100) (74560334) (15917276) (F2E0DC)   ;(111101110011100110100111) (75634647) (16202151) (F739A7)   ;(111110111001101010111110) (76715276) (16489150) (FB9ABE)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |task1_top|rom_base:uut2|altsyncram:altsyncram_component|altsyncram_91d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000000000) (0) (0) (00)    ;(000000110010010000101010) (622052) (205866) (3242A)   ;(000001100100011111011001) (1443731) (411609) (647D9)   ;(000010010110101010010000) (2265220) (617104) (96A90)   ;(000011001000101111010011) (3105723) (822227) (C8BD3)   ;(000011111010101100100111) (3725447) (1026855) (FAB27)   ;(000100101100100000010000) (4544020) (1230864) (12C810)   ;(000101011110001000010100) (5361024) (1434132) (15E214)   ;
;8;(000110001111100010111000) (6174270) (1636536) (18F8B8)    ;(000111000000101110000010) (7005602) (1837954) (1C0B82)   ;(000111110001100111111001) (7614771) (2038265) (1F19F9)   ;(001000100010001110100100) (10421644) (2237348) (2223A4)   ;(001001010010100000001100) (11224014) (2435084) (25280C)   ;(001010000010011010111000) (12023270) (2631352) (2826B8)   ;(001010110001111100110100) (12617464) (2826036) (2B1F34)   ;(001011100001000100001010) (13410412) (3019018) (2E110A)   ;
;16;(001100001111101111000100) (14175704) (3210180) (30FBC4)    ;(001100111101111011110010) (14757362) (3399410) (33DEF2)   ;(001101101011101000011111) (15535037) (3586591) (36BA1F)   ;(001110011000110011011100) (16306334) (3771612) (398CDC)   ;(001111000101011010111001) (17053271) (3954361) (3C56B9)   ;(001111110001011101001001) (17613511) (4134729) (3F1749)   ;(010000011100111000011101) (20347035) (4312605) (41CE1D)   ;(010001000111101011001100) (21075314) (4487884) (447ACC)   ;
;24;(010001110001110011101100) (21616354) (4660460) (471CEC)    ;(010010011011010000010100) (22332024) (4830228) (49B414)   ;(010011000011111111011111) (23037737) (4997087) (4C3FDF)   ;(010011101011111111101000) (23537750) (5160936) (4EBFE8)   ;(010100010011001111001011) (24231713) (5321675) (5133CB)   ;(010100111001101100101010) (24715452) (5479210) (539B2A)   ;(010101011111010110100100) (25372644) (5633444) (55F5A4)   ;(010110000100001011011100) (26041334) (5784284) (5842DC)   ;
;32;(010110101000001001111000) (26501170) (5931640) (5A8278)    ;(010111001011010000100000) (27132040) (6075424) (5CB420)   ;(010111101101011101111011) (27553573) (6215547) (5ED77B)   ;(011000001110110000110111) (30166067) (6351927) (60EC37)   ;(011000101111001000000000) (30571000) (6484480) (62F200)   ;(011001001110100010001000) (31164210) (6613128) (64E888)   ;(011001101100111110000000) (31547600) (6737792) (66CF80)   ;(011010001010011010011101) (32123235) (6858397) (68A69D)   ;
;40;(011010100110110110010111) (32466627) (6974871) (6A6D97)    ;(011011000010010000101000) (33022050) (7087144) (6C2428)   ;(011011011100101000001100) (33345014) (7195148) (6DCA0C)   ;(011011110101111100000001) (33657401) (7298817) (6F5F01)   ;(011100001110001011001010) (34161312) (7398090) (70E2CA)   ;(011100100101010100101011) (34452453) (7492907) (72552B)   ;(011100111011010111101010) (34732752) (7583210) (73B5EA)   ;(011101010000010011010010) (35202322) (7668946) (7504D2)   ;
;48;(011101100100000110101110) (35440656) (7750062) (7641AE)    ;(011101110110110001001101) (35666115) (7826509) (776C4D)   ;(011110001000010010000011) (36102203) (7898243) (788483)   ;(011110011000101000100010) (36305042) (7965218) (798A22)   ;(011110100111110100000100) (36476404) (8027396) (7A7D04)   ;(011110110101110100000010) (36656402) (8084738) (7B5D02)   ;(011111000010100111111010) (37024772) (8137210) (7C29FA)   ;(011111001110001111001101) (37161715) (8184781) (7CE3CD)   ;
;56;(011111011000101001011110) (37305136) (8227422) (7D8A5E)    ;(011111100001110110010010) (37416622) (8265106) (7E1D92)   ;(011111101001110101010100) (37516524) (8297812) (7E9D54)   ;(011111110000100110010000) (37604620) (8325520) (7F0990)   ;(011111110110001000110101) (37661065) (8348213) (7F6235)   ;(011111111010011100110101) (37723465) (8365877) (7FA735)   ;(011111111101100010000110) (37754206) (8378502) (7FD886)   ;(011111111111011000100000) (37773040) (8386080) (7FF620)   ;
;64;(011111111111111111111111) (37777777) (8388607) (7FFFFF)    ;(011111111111011000100000) (37773040) (8386080) (7FF620)   ;(011111111101100010000110) (37754206) (8378502) (7FD886)   ;(011111111010011100110101) (37723465) (8365877) (7FA735)   ;(011111110110001000110101) (37661065) (8348213) (7F6235)   ;(011111110000100110010000) (37604620) (8325520) (7F0990)   ;(011111101001110101010100) (37516524) (8297812) (7E9D54)   ;(011111100001110110010010) (37416622) (8265106) (7E1D92)   ;
;72;(011111011000101001011110) (37305136) (8227422) (7D8A5E)    ;(011111001110001111001101) (37161715) (8184781) (7CE3CD)   ;(011111000010100111111010) (37024772) (8137210) (7C29FA)   ;(011110110101110100000010) (36656402) (8084738) (7B5D02)   ;(011110100111110100000100) (36476404) (8027396) (7A7D04)   ;(011110011000101000100010) (36305042) (7965218) (798A22)   ;(011110001000010010000011) (36102203) (7898243) (788483)   ;(011101110110110001001101) (35666115) (7826509) (776C4D)   ;
;80;(011101100100000110101110) (35440656) (7750062) (7641AE)    ;(011101010000010011010010) (35202322) (7668946) (7504D2)   ;(011100111011010111101010) (34732752) (7583210) (73B5EA)   ;(011100100101010100101011) (34452453) (7492907) (72552B)   ;(011100001110001011001010) (34161312) (7398090) (70E2CA)   ;(011011110101111100000001) (33657401) (7298817) (6F5F01)   ;(011011011100101000001100) (33345014) (7195148) (6DCA0C)   ;(011011000010010000101000) (33022050) (7087144) (6C2428)   ;
;88;(011010100110110110010111) (32466627) (6974871) (6A6D97)    ;(011010001010011010011101) (32123235) (6858397) (68A69D)   ;(011001101100111110000000) (31547600) (6737792) (66CF80)   ;(011001001110100010001000) (31164210) (6613128) (64E888)   ;(011000101111001000000000) (30571000) (6484480) (62F200)   ;(011000001110110000110111) (30166067) (6351927) (60EC37)   ;(010111101101011101111011) (27553573) (6215547) (5ED77B)   ;(010111001011010000100000) (27132040) (6075424) (5CB420)   ;
;96;(010110101000001001111000) (26501170) (5931640) (5A8278)    ;(010110000100001011011100) (26041334) (5784284) (5842DC)   ;(010101011111010110100100) (25372644) (5633444) (55F5A4)   ;(010100111001101100101010) (24715452) (5479210) (539B2A)   ;(010100010011001111001011) (24231713) (5321675) (5133CB)   ;(010011101011111111101000) (23537750) (5160936) (4EBFE8)   ;(010011000011111111011111) (23037737) (4997087) (4C3FDF)   ;(010010011011010000010100) (22332024) (4830228) (49B414)   ;
;104;(010001110001110011101100) (21616354) (4660460) (471CEC)    ;(010001000111101011001100) (21075314) (4487884) (447ACC)   ;(010000011100111000011101) (20347035) (4312605) (41CE1D)   ;(001111110001011101001001) (17613511) (4134729) (3F1749)   ;(001111000101011010111001) (17053271) (3954361) (3C56B9)   ;(001110011000110011011100) (16306334) (3771612) (398CDC)   ;(001101101011101000011111) (15535037) (3586591) (36BA1F)   ;(001100111101111011110010) (14757362) (3399410) (33DEF2)   ;
;112;(001100001111101111000100) (14175704) (3210180) (30FBC4)    ;(001011100001000100001010) (13410412) (3019018) (2E110A)   ;(001010110001111100110100) (12617464) (2826036) (2B1F34)   ;(001010000010011010111000) (12023270) (2631352) (2826B8)   ;(001001010010100000001100) (11224014) (2435084) (25280C)   ;(001000100010001110100100) (10421644) (2237348) (2223A4)   ;(000111110001100111111001) (7614771) (2038265) (1F19F9)   ;(000111000000101110000010) (7005602) (1837954) (1C0B82)   ;
;120;(000110001111100010111000) (6174270) (1636536) (18F8B8)    ;(000101011110001000010100) (5361024) (1434132) (15E214)   ;(000100101100100000010000) (4544020) (1230864) (12C810)   ;(000011111010101100100111) (3725447) (1026855) (FAB27)   ;(000011001000101111010011) (3105723) (822227) (C8BD3)   ;(000010010110101010010000) (2265220) (617104) (96A90)   ;(000001100100011111011001) (1443731) (411609) (647D9)   ;(000000110010010000101010) (622052) (205866) (3242A)   ;
;128;(000000000000000000000000) (0) (0) (00)    ;(111111001101101111010101) (77155725) (16571349) (FCDBD5)   ;(111110011011100000100110) (76334046) (16365606) (F9B826)   ;(111101101001010101101111) (75512557) (16160111) (F6956F)   ;(111100110111010000101100) (74672054) (15954988) (F3742C)   ;(111100000101010011011000) (74052330) (15750360) (F054D8)   ;(111011010011011111101111) (73233757) (15546351) (ED37EF)   ;(111010100001110111101011) (72416753) (15343083) (EA1DEB)   ;
;136;(111001110000011101000111) (71603507) (15140679) (E70747)    ;(111000111111010001111101) (70772175) (14939261) (E3F47D)   ;(111000001110011000000110) (70163006) (14738950) (E0E606)   ;(110111011101110001011011) (67356133) (14539867) (DDDC5B)   ;(110110101101011111110011) (66553763) (14342131) (DAD7F3)   ;(110101111101100101000111) (65754507) (14145863) (D7D947)   ;(110101001110000011001011) (65160313) (13951179) (D4E0CB)   ;(110100011110111011110101) (64367365) (13758197) (D1EEF5)   ;
;144;(110011110000010000111011) (63602073) (13567035) (CF043B)    ;(110011000010000100001101) (63020415) (13377805) (CC210D)   ;(110010010100010111100000) (62242740) (13190624) (C945E0)   ;(110001100111001100100011) (61471443) (13005603) (C67323)   ;(110000111010100101000110) (60724506) (12822854) (C3A946)   ;(110000001110100010110110) (60164266) (12642486) (C0E8B6)   ;(101111100011000111100010) (57430742) (12464610) (BE31E2)   ;(101110111000010100110011) (56702463) (12289331) (BB8533)   ;
;152;(101110001110001100010011) (56161423) (12116755) (B8E313)    ;(101101100100101111101011) (55445753) (11946987) (B64BEB)   ;(101100111100000000100000) (54740040) (11780128) (B3C020)   ;(101100010100000000010111) (54240027) (11616279) (B14017)   ;(101011101100110000110100) (53546064) (11455540) (AECC34)   ;(101011000110010011010101) (53062325) (11298005) (AC64D5)   ;(101010100000101001011011) (52405133) (11143771) (AA0A5B)   ;(101001111011110100100011) (51736443) (10992931) (A7BD23)   ;
;160;(101001010111110110000111) (51276607) (10845575) (A57D87)    ;(101000110100101111011111) (50645737) (10701791) (A34BDF)   ;(101000010010100010000100) (50224204) (10561668) (A12884)   ;(100111110001001111001000) (47611710) (10425288) (9F13C8)   ;(100111010000110111111111) (47206777) (10292735) (9D0DFF)   ;(100110110001011101110111) (46613567) (10164087) (9B1777)   ;(100110010011000001111111) (46230177) (10039423) (99307F)   ;(100101110101100101100010) (45654542) (9918818) (975962)   ;
;168;(100101011001001001101000) (45311150) (9802344) (959268)    ;(100100111101101111010111) (44755727) (9690071) (93DBD7)   ;(100100100011010111110011) (44432763) (9582067) (9235F3)   ;(100100001010000011111110) (44120376) (9478398) (90A0FE)   ;(100011110001110100110101) (43616465) (9379125) (8F1D35)   ;(100011011010101011010100) (43325324) (9284308) (8DAAD4)   ;(100011000100101000010101) (43045025) (9194005) (8C4A15)   ;(100010101111101100101101) (42575455) (9108269) (8AFB2D)   ;
;176;(100010011011111001010001) (42337121) (9027153) (89BE51)    ;(100010001001001110110010) (42111662) (8950706) (8893B2)   ;(100001110111101101111100) (41675574) (8878972) (877B7C)   ;(100001100111010111011101) (41472735) (8811997) (8675DD)   ;(100001011000001011111011) (41301373) (8749819) (8582FB)   ;(100001001010001011111101) (41121375) (8692477) (84A2FD)   ;(100000111101011000000101) (40753005) (8640005) (83D605)   ;(100000110001110000110010) (40616062) (8592434) (831C32)   ;
;184;(100000100111010110100001) (40472641) (8549793) (8275A1)    ;(100000011110001001101101) (40361155) (8512109) (81E26D)   ;(100000010110001010101011) (40261253) (8479403) (8162AB)   ;(100000001111011001101111) (40173157) (8451695) (80F66F)   ;(100000001001110111001010) (40116712) (8429002) (809DCA)   ;(100000000101100011001010) (40054312) (8411338) (8058CA)   ;(100000000010011101111001) (40023571) (8398713) (802779)   ;(100000000000100111011111) (40004737) (8391135) (8009DF)   ;
;192;(100000000000000000000001) (40000001) (8388609) (800001)    ;(100000000000100111011111) (40004737) (8391135) (8009DF)   ;(100000000010011101111001) (40023571) (8398713) (802779)   ;(100000000101100011001010) (40054312) (8411338) (8058CA)   ;(100000001001110111001010) (40116712) (8429002) (809DCA)   ;(100000001111011001101111) (40173157) (8451695) (80F66F)   ;(100000010110001010101011) (40261253) (8479403) (8162AB)   ;(100000011110001001101101) (40361155) (8512109) (81E26D)   ;
;200;(100000100111010110100001) (40472641) (8549793) (8275A1)    ;(100000110001110000110010) (40616062) (8592434) (831C32)   ;(100000111101011000000101) (40753005) (8640005) (83D605)   ;(100001001010001011111101) (41121375) (8692477) (84A2FD)   ;(100001011000001011111011) (41301373) (8749819) (8582FB)   ;(100001100111010111011101) (41472735) (8811997) (8675DD)   ;(100001110111101101111100) (41675574) (8878972) (877B7C)   ;(100010001001001110110010) (42111662) (8950706) (8893B2)   ;
;208;(100010011011111001010001) (42337121) (9027153) (89BE51)    ;(100010101111101100101101) (42575455) (9108269) (8AFB2D)   ;(100011000100101000010101) (43045025) (9194005) (8C4A15)   ;(100011011010101011010100) (43325324) (9284308) (8DAAD4)   ;(100011110001110100110101) (43616465) (9379125) (8F1D35)   ;(100100001010000011111110) (44120376) (9478398) (90A0FE)   ;(100100100011010111110011) (44432763) (9582067) (9235F3)   ;(100100111101101111010111) (44755727) (9690071) (93DBD7)   ;
;216;(100101011001001001101000) (45311150) (9802344) (959268)    ;(100101110101100101100010) (45654542) (9918818) (975962)   ;(100110010011000001111111) (46230177) (10039423) (99307F)   ;(100110110001011101110111) (46613567) (10164087) (9B1777)   ;(100111010000110111111111) (47206777) (10292735) (9D0DFF)   ;(100111110001001111001000) (47611710) (10425288) (9F13C8)   ;(101000010010100010000100) (50224204) (10561668) (A12884)   ;(101000110100101111011111) (50645737) (10701791) (A34BDF)   ;
;224;(101001010111110110000111) (51276607) (10845575) (A57D87)    ;(101001111011110100100011) (51736443) (10992931) (A7BD23)   ;(101010100000101001011011) (52405133) (11143771) (AA0A5B)   ;(101011000110010011010101) (53062325) (11298005) (AC64D5)   ;(101011101100110000110100) (53546064) (11455540) (AECC34)   ;(101100010100000000010111) (54240027) (11616279) (B14017)   ;(101100111100000000100000) (54740040) (11780128) (B3C020)   ;(101101100100101111101011) (55445753) (11946987) (B64BEB)   ;
;232;(101110001110001100010011) (56161423) (12116755) (B8E313)    ;(101110111000010100110011) (56702463) (12289331) (BB8533)   ;(101111100011000111100010) (57430742) (12464610) (BE31E2)   ;(110000001110100010110110) (60164266) (12642486) (C0E8B6)   ;(110000111010100101000110) (60724506) (12822854) (C3A946)   ;(110001100111001100100011) (61471443) (13005603) (C67323)   ;(110010010100010111100000) (62242740) (13190624) (C945E0)   ;(110011000010000100001101) (63020415) (13377805) (CC210D)   ;
;240;(110011110000010000111011) (63602073) (13567035) (CF043B)    ;(110100011110111011110101) (64367365) (13758197) (D1EEF5)   ;(110101001110000011001011) (65160313) (13951179) (D4E0CB)   ;(110101111101100101000111) (65754507) (14145863) (D7D947)   ;(110110101101011111110011) (66553763) (14342131) (DAD7F3)   ;(110111011101110001011011) (67356133) (14539867) (DDDC5B)   ;(111000001110011000000110) (70163006) (14738950) (E0E606)   ;(111000111111010001111101) (70772175) (14939261) (E3F47D)   ;
;248;(111001110000011101000111) (71603507) (15140679) (E70747)    ;(111010100001110111101011) (72416753) (15343083) (EA1DEB)   ;(111011010011011111101111) (73233757) (15546351) (ED37EF)   ;(111100000101010011011000) (74052330) (15750360) (F054D8)   ;(111100110111010000101100) (74672054) (15954988) (F3742C)   ;(111101101001010101101111) (75512557) (16160111) (F6956F)   ;(111110011011100000100110) (76334046) (16365606) (F9B826)   ;(111111001101101111010101) (77155725) (16571349) (FCDBD5)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 2           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|w182w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y9_N0  ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|w182w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y11_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_out4     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mymult:uut13|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y10_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_out4     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mymult:uut14|lpm_mult:lpm_mult_component|mult_v6n:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y8_N0  ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,601 / 32,401 ( 5 % ) ;
; C16 interconnects     ; 24 / 1,326 ( 2 % )     ;
; C4 interconnects      ; 702 / 21,816 ( 3 % )   ;
; Direct links          ; 381 / 32,401 ( 1 % )   ;
; Global clocks         ; 7 / 10 ( 70 % )        ;
; Local interconnects   ; 883 / 10,320 ( 9 % )   ;
; R24 interconnects     ; 27 / 1,289 ( 2 % )     ;
; R4 interconnects      ; 950 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.87) ; Number of LABs  (Total = 119) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 7                             ;
; 3                                           ; 3                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 5                             ;
; 9                                           ; 5                             ;
; 10                                          ; 5                             ;
; 11                                          ; 7                             ;
; 12                                          ; 3                             ;
; 13                                          ; 5                             ;
; 14                                          ; 12                            ;
; 15                                          ; 19                            ;
; 16                                          ; 37                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.92) ; Number of LABs  (Total = 119) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 64                            ;
; 1 Clock                            ; 86                            ;
; 1 Clock enable                     ; 43                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clock enables                    ; 9                             ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.33) ; Number of LABs  (Total = 119) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 5                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 5                             ;
; 16                                           ; 7                             ;
; 17                                           ; 6                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 6                             ;
; 21                                           ; 2                             ;
; 22                                           ; 6                             ;
; 23                                           ; 3                             ;
; 24                                           ; 6                             ;
; 25                                           ; 7                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 12                            ;
; 29                                           ; 7                             ;
; 30                                           ; 4                             ;
; 31                                           ; 4                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.10) ; Number of LABs  (Total = 119) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 14                            ;
; 2                                               ; 24                            ;
; 3                                               ; 14                            ;
; 4                                               ; 11                            ;
; 5                                               ; 2                             ;
; 6                                               ; 9                             ;
; 7                                               ; 5                             ;
; 8                                               ; 9                             ;
; 9                                               ; 1                             ;
; 10                                              ; 2                             ;
; 11                                              ; 7                             ;
; 12                                              ; 6                             ;
; 13                                              ; 2                             ;
; 14                                              ; 2                             ;
; 15                                              ; 1                             ;
; 16                                              ; 6                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.97) ; Number of LABs  (Total = 119) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 0                             ;
; 2                                           ; 8                             ;
; 3                                           ; 14                            ;
; 4                                           ; 13                            ;
; 5                                           ; 6                             ;
; 6                                           ; 5                             ;
; 7                                           ; 5                             ;
; 8                                           ; 6                             ;
; 9                                           ; 6                             ;
; 10                                          ; 6                             ;
; 11                                          ; 5                             ;
; 12                                          ; 6                             ;
; 13                                          ; 7                             ;
; 14                                          ; 3                             ;
; 15                                          ; 2                             ;
; 16                                          ; 3                             ;
; 17                                          ; 1                             ;
; 18                                          ; 3                             ;
; 19                                          ; 1                             ;
; 20                                          ; 3                             ;
; 21                                          ; 1                             ;
; 22                                          ; 5                             ;
; 23                                          ; 3                             ;
; 24                                          ; 1                             ;
; 25                                          ; 1                             ;
; 26                                          ; 1                             ;
; 27                                          ; 1                             ;
; 28                                          ; 0                             ;
; 29                                          ; 0                             ;
; 30                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 13           ; 0            ; 13           ; 0            ; 0            ; 66        ; 13           ; 0            ; 66        ; 66        ; 0            ; 58           ; 0            ; 0            ; 4            ; 0            ; 58           ; 4            ; 0            ; 0            ; 0            ; 58           ; 0            ; 0            ; 0            ; 0            ; 0            ; 66        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 53           ; 66           ; 53           ; 66           ; 66           ; 0         ; 53           ; 66           ; 0         ; 0         ; 66           ; 8            ; 66           ; 66           ; 62           ; 66           ; 8            ; 62           ; 66           ; 66           ; 66           ; 8            ; 66           ; 66           ; 66           ; 66           ; 66           ; 0         ; 66           ; 66           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; lrck_dac            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sclk_dac            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mclk_dac            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdata_dac           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mclk_adc            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sclk_adc            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lrck_adc            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; buzz                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataL_adc[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dataR_adc[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; send_en             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sci_tx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdout_adc           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sci_rx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 10CL006YE144C8G for design "week15HW"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: G:/software/FPGA/workplace/week15/db/mypll2_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 97, clock division of 370, and phase shift of 0 degrees (0 ps) for mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[0] port File: G:/software/FPGA/workplace/week15/db/mypll2_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 97, clock division of 1895, and phase shift of 0 degrees (0 ps) for mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[1] port File: G:/software/FPGA/workplace/week15/db/mypll2_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL010YE144C8G is compatible
    Info (176445): Device 10CL016YE144C8G is compatible
    Info (176445): Device 10CL025YE144C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 49 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'week15HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register uart_rx_Nbyte_controller:uut15|byte_data[2][7] is being clocked by clk
Warning (332060): Node: dac_controller_new_1213:uut4|delay_flag was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rom_data_tri:uut1|addr_chR[7] is being clocked by dac_controller_new_1213:uut4|delay_flag
Warning (332060): Node: uart_NbyteTran_3byteData_controller:uut8|state[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch uart_NbyteTran_3byteData_controller:uut8|tx_en is being clocked by uart_NbyteTran_3byteData_controller:uut8|state[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: uut5|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: uut5|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: G:/software/FPGA/workplace/week15/task1/task1_top.v Line: 17
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: G:/software/FPGA/workplace/week15/db/mypll2_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: G:/software/FPGA/workplace/week15/db/mypll2_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node dac_controller_new_1213:uut4|lrck_dac  File: G:/software/FPGA/workplace/week15/task1/dac_controller_new_1213.v Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lrck_dac~output File: G:/software/FPGA/workplace/week15/task1/task1_top.v Line: 21
Info (176353): Automatically promoted node uart_NbyteTran_3byteData_controller:uut8|Mux12~1  File: G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: g:/software/fpga/tools/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: g:/software/fpga/tools/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: g:/software/fpga/tools/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: g:/software/fpga/tools/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 16 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 0 input, 49 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  10 pins available
Warning (15064): PLL "mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|pll1" output port clk[0] feeds output pin "mclk_dac~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: G:/software/FPGA/workplace/week15/db/mypll2_altpll.v Line: 44
Warning (15064): PLL "mypll2:uut5|altpll:altpll_component|mypll2_altpll:auto_generated|pll1" output port clk[1] feeds output pin "mclk_adc~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: G:/software/FPGA/workplace/week15/db/mypll2_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.20 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file G:/software/FPGA/workplace/week15/output_files/week15HW.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 6513 megabytes
    Info: Processing ended: Wed Jan 03 19:57:04 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/software/FPGA/workplace/week15/output_files/week15HW.fit.smsg.


