

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sun Nov 23 22:53:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Cascade_v2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.025 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      42|    -|
|Register         |        -|     -|     341|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     341|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_13s_29_1_0_U1  |mul_16s_13s_29_1_0  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_13s_29s_29_4_0_U2   |mac_muladd_16s_13s_29s_29_4_0   |  i0 + i1 * i2|
    |mac_muladd_16s_15ns_30s_32_4_0_U3  |mac_muladd_16s_15ns_30s_32_4_0  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  42|          9|   48|        144|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |FIR_coe_0_0_val_int_reg                     |  13|   0|   13|          0|
    |FIR_coe_0_2_val_int_reg                     |  13|   0|   13|          0|
    |FIR_coe_0_2_val_read_reg_148                |  13|   0|   13|          0|
    |FIR_coe_0_2_val_read_reg_148_pp0_iter1_reg  |  13|   0|   13|          0|
    |FIR_delays_read_25_reg_153                  |  16|   0|   16|          0|
    |FIR_delays_read_26_reg_159                  |  16|   0|   16|          0|
    |FIR_delays_read_26_reg_159_pp0_iter1_reg    |  16|   0|   16|          0|
    |FIR_delays_read_28_int_reg                  |  16|   0|   16|          0|
    |FIR_delays_read_int_reg                     |  16|   0|   16|          0|
    |FIR_delays_write_int_reg                    |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_143               |  16|   0|   16|          0|
    |ap_ce_reg                                   |   1|   0|    1|          0|
    |ap_return_0_int_reg                         |  16|   0|   16|          0|
    |ap_return_1_int_reg                         |  16|   0|   16|          0|
    |ap_return_2_int_reg                         |  16|   0|   16|          0|
    |FIR_delays_read_25_reg_153                  |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_143               |  64|  32|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 341|  64|  245|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_return_1         |  out|   16|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_return_2         |  out|   16|  ap_ctrl_hs|          FIR_filter|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|          FIR_filter|  return value|
|FIR_delays_read     |   in|   16|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_28  |   in|   16|     ap_none|  FIR_delays_read_28|        scalar|
|FIR_coe_0_0_val     |   in|   13|     ap_none|     FIR_coe_0_0_val|        scalar|
|FIR_coe_0_2_val     |   in|   13|     ap_none|     FIR_coe_0_2_val|        scalar|
|FIR_delays_write    |   in|   16|     ap_none|    FIR_delays_write|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:58]   --->   Operation 6 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_coe_0_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_0_2_val" [FIR_HLS.cpp:58]   --->   Operation 7 'read' 'FIR_coe_0_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_coe_0_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_0_0_val" [FIR_HLS.cpp:58]   --->   Operation 8 'read' 'FIR_coe_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_28" [FIR_HLS.cpp:58]   --->   Operation 9 'read' 'FIR_delays_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:58]   --->   Operation 10 'read' 'FIR_delays_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_delays_write_cast = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:58]   --->   Operation 11 'sext' 'FIR_delays_write_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_coe_0_0_val_cast = sext i13 %FIR_coe_0_0_val_read" [FIR_HLS.cpp:58]   --->   Operation 12 'sext' 'FIR_coe_0_0_val_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [3/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%FIR_accu32 = mul i29 %FIR_delays_write_cast, i29 %FIR_coe_0_0_val_cast" [FIR_HLS.cpp:58]   --->   Operation 13 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 14 [2/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%FIR_accu32 = mul i29 %FIR_delays_write_cast, i29 %FIR_coe_0_0_val_cast" [FIR_HLS.cpp:58]   --->   Operation 14 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_read_25" [FIR_HLS.cpp:66]   --->   Operation 15 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32_2)   --->   "%mul_ln66 = mul i32 %sext_ln66, i32 30446" [FIR_HLS.cpp:66]   --->   Operation 16 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 17 [1/3] (0.00ns) (grouped into DSP with root node tmp)   --->   "%FIR_accu32 = mul i29 %FIR_delays_write_cast, i29 %FIR_coe_0_0_val_cast" [FIR_HLS.cpp:58]   --->   Operation 17 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i13 %FIR_coe_0_2_val_read" [FIR_HLS.cpp:61]   --->   Operation 18 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32_2)   --->   "%mul_ln66 = mul i32 %sext_ln66, i32 30446" [FIR_HLS.cpp:66]   --->   Operation 19 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%FIR_delays_read_cast = sext i16 %FIR_delays_read_26" [FIR_HLS.cpp:58]   --->   Operation 20 'sext' 'FIR_delays_read_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.38ns)   --->   "%mul_ln66_1 = mul i29 %FIR_delays_read_cast, i29 %sext_ln61" [FIR_HLS.cpp:58]   --->   Operation 21 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i29 %mul_ln66_1, i29 %FIR_accu32" [FIR_HLS.cpp:58]   --->   Operation 22 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 23 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32_2)   --->   "%mul_ln66 = mul i32 %sext_ln66, i32 30446" [FIR_HLS.cpp:66]   --->   Operation 23 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 24 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i29 %mul_ln66_1, i29 %FIR_accu32" [FIR_HLS.cpp:58]   --->   Operation 24 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp, i1 0" [FIR_HLS.cpp:58]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1 = sext i30 %tmp_1" [FIR_HLS.cpp:58]   --->   Operation 26 'sext' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_2 = add i32 %tmp1, i32 %mul_ln66" [FIR_HLS.cpp:66]   --->   Operation 27 'add' 'FIR_accu32_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:58]   --->   Operation 28 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_2 = add i32 %tmp1, i32 %mul_ln66" [FIR_HLS.cpp:66]   --->   Operation 29 'add' 'FIR_accu32_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32_2, i32 16, i32 31" [FIR_HLS.cpp:68]   --->   Operation 30 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%newret = insertvalue i48 <undef>, i16 %y" [FIR_HLS.cpp:68]   --->   Operation 31 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i48 %newret, i16 %FIR_delays_read_25" [FIR_HLS.cpp:68]   --->   Operation 32 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i48 %newret2, i16 %FIR_delays_write_read" [FIR_HLS.cpp:68]   --->   Operation 33 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %newret4" [FIR_HLS.cpp:68]   --->   Operation 34 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_coe_0_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_delays_write_read (read          ) [ 011111]
FIR_coe_0_2_val_read  (read          ) [ 011100]
FIR_coe_0_0_val_read  (read          ) [ 000000]
FIR_delays_read_25    (read          ) [ 011111]
FIR_delays_read_26    (read          ) [ 011100]
FIR_delays_write_cast (sext          ) [ 011100]
FIR_coe_0_0_val_cast  (sext          ) [ 011100]
sext_ln66             (sext          ) [ 010110]
FIR_accu32            (mul           ) [ 010010]
sext_ln61             (sext          ) [ 000000]
FIR_delays_read_cast  (sext          ) [ 000000]
mul_ln66_1            (mul           ) [ 010010]
mul_ln66              (mul           ) [ 010001]
tmp                   (add           ) [ 000000]
tmp_1                 (bitconcatenate) [ 000000]
tmp1                  (sext          ) [ 010001]
specpipeline_ln58     (specpipeline  ) [ 000000]
FIR_accu32_2          (add           ) [ 000000]
y                     (partselect    ) [ 000000]
newret                (insertvalue   ) [ 000000]
newret2               (insertvalue   ) [ 000000]
newret4               (insertvalue   ) [ 000000]
ret_ln68              (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_28">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_28"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_coe_0_0_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_coe_0_2_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe_0_2_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_delays_write">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_write"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="FIR_delays_write_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_write_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="FIR_coe_0_2_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="13" slack="0"/>
<pin id="44" dir="0" index="1" bw="13" slack="0"/>
<pin id="45" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_0_2_val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="FIR_coe_0_0_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="13" slack="0"/>
<pin id="50" dir="0" index="1" bw="13" slack="0"/>
<pin id="51" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_coe_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="FIR_delays_read_25_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_25/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="FIR_delays_read_26_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_26/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="FIR_delays_write_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="FIR_delays_write_cast/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="FIR_coe_0_0_val_cast_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="13" slack="0"/>
<pin id="72" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="FIR_coe_0_0_val_cast/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln66_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sext_ln61_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="13" slack="2"/>
<pin id="79" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="FIR_delays_read_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="2"/>
<pin id="82" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="FIR_delays_read_cast/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="mul_ln66_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="13" slack="0"/>
<pin id="86" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66_1/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="30" slack="0"/>
<pin id="91" dir="0" index="1" bw="29" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="30" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="y_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="0" index="3" bw="6" slack="0"/>
<pin id="105" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="newret_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="48" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="newret2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="48" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="4"/>
<pin id="118" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="newret4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="48" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="4"/>
<pin id="123" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/5 "/>
</bind>
</comp>

<comp id="125" class="1007" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="13" slack="0"/>
<pin id="128" dir="0" index="2" bw="29" slack="0"/>
<pin id="129" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="FIR_accu32/1 tmp/3 "/>
</bind>
</comp>

<comp id="134" class="1007" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="15" slack="0"/>
<pin id="137" dir="0" index="2" bw="30" slack="0"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln66/2 FIR_accu32_2/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="FIR_delays_write_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="4"/>
<pin id="145" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="FIR_delays_write_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="FIR_coe_0_2_val_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="2"/>
<pin id="150" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="FIR_coe_0_2_val_read "/>
</bind>
</comp>

<comp id="153" class="1005" name="FIR_delays_read_25_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read_25 "/>
</bind>
</comp>

<comp id="159" class="1005" name="FIR_delays_read_26_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="2"/>
<pin id="161" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_26 "/>
</bind>
</comp>

<comp id="164" class="1005" name="FIR_delays_write_cast_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="29" slack="1"/>
<pin id="166" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_write_cast "/>
</bind>
</comp>

<comp id="169" class="1005" name="FIR_coe_0_0_val_cast_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="29" slack="1"/>
<pin id="171" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="FIR_coe_0_0_val_cast "/>
</bind>
</comp>

<comp id="174" class="1005" name="sext_ln66_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66 "/>
</bind>
</comp>

<comp id="179" class="1005" name="mul_ln66_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="29" slack="1"/>
<pin id="181" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln66_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="36" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="48" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="77" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="99"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="100" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="66" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="70" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="83" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="139"><net_src comp="74" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="96" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="146"><net_src comp="36" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="151"><net_src comp="42" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="156"><net_src comp="54" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="162"><net_src comp="60" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="167"><net_src comp="66" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="172"><net_src comp="70" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="177"><net_src comp="74" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="182"><net_src comp="83" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="187"><net_src comp="96" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays_read | {}
	Port: FIR_delays_read_28 | {}
	Port: FIR_delays_write | {}
 - Input state : 
	Port: FIR_filter : FIR_delays_read | {1 }
	Port: FIR_filter : FIR_delays_read_28 | {1 }
	Port: FIR_filter : FIR_coe_0_0_val | {1 }
	Port: FIR_filter : FIR_coe_0_2_val | {1 }
	Port: FIR_filter : FIR_delays_write | {1 }
  - Chain level:
	State 1
		FIR_accu32 : 1
	State 2
		mul_ln66 : 1
	State 3
		mul_ln66_1 : 1
		tmp : 2
	State 4
		tmp_1 : 1
		tmp1 : 2
		FIR_accu32_2 : 3
	State 5
		y : 1
		newret : 2
		newret2 : 3
		newret4 : 4
		ret_ln68 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln66_1_fu_83         |    1    |    0    |    5    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_125            |    1    |    0    |    0    |
|          |            grp_fu_134            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | FIR_delays_write_read_read_fu_36 |    0    |    0    |    0    |
|          |  FIR_coe_0_2_val_read_read_fu_42 |    0    |    0    |    0    |
|   read   |  FIR_coe_0_0_val_read_read_fu_48 |    0    |    0    |    0    |
|          |   FIR_delays_read_25_read_fu_54  |    0    |    0    |    0    |
|          |   FIR_delays_read_26_read_fu_60  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |    FIR_delays_write_cast_fu_66   |    0    |    0    |    0    |
|          |    FIR_coe_0_0_val_cast_fu_70    |    0    |    0    |    0    |
|   sext   |          sext_ln66_fu_74         |    0    |    0    |    0    |
|          |          sext_ln61_fu_77         |    0    |    0    |    0    |
|          |    FIR_delays_read_cast_fu_80    |    0    |    0    |    0    |
|          |            tmp1_fu_96            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_1_fu_89           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|             y_fu_100             |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           newret_fu_109          |    0    |    0    |    0    |
|insertvalue|          newret2_fu_115          |    0    |    0    |    0    |
|          |          newret4_fu_120          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |    0    |    5    |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| FIR_coe_0_0_val_cast_reg_169|   29   |
| FIR_coe_0_2_val_read_reg_148|   13   |
|  FIR_delays_read_25_reg_153 |   16   |
|  FIR_delays_read_26_reg_159 |   16   |
|FIR_delays_write_cast_reg_164|   29   |
|FIR_delays_write_read_reg_143|   16   |
|      mul_ln66_1_reg_179     |   29   |
|      sext_ln66_reg_174      |   32   |
|         tmp1_reg_184        |   32   |
+-----------------------------+--------+
|            Total            |   212  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_125 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_125 |  p1  |   2  |  13  |   26   ||    0    ||    9    |
| grp_fu_134 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   122  ||  1.379  ||    0    ||    37   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |    5   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   37   |
|  Register |    -   |    -   |   212  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   212  |   42   |
+-----------+--------+--------+--------+--------+
