
---------- Begin Simulation Statistics ----------
final_tick                               13973738039568                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233756                       # Simulator instruction rate (inst/s)
host_mem_usage                               17156228                       # Number of bytes of host memory used
host_op_rate                                   277843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4277.94                       # Real time elapsed on the host
host_tick_rate                                6680676                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999995202                       # Number of instructions simulated
sim_ops                                    1188598367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028580                       # Number of seconds simulated
sim_ticks                                 28579555836                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1280611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         5073                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2549357                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         5073                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         4                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1280598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         5141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2549338                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         5141                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu1.num_fp_insts                           10                       # number of float instructions
system.cpu1.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu1.num_int_insts                          19                       # number of integer instructions
system.cpu1.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         4                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1280552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2549283                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4989                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu2.num_int_insts                          19                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1280543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         4908                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2549273                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         4908                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       580472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        1169525                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       305155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        683606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45137868                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54345860                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343298                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343298                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        404200978                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       198343493                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  20359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153363                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2765501                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.496146                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98353187                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23618224                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12180202                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75347272                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        66301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23699270                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    303151355                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74734963                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245273                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    300054876                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        211172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       478180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153419                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       757339                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4103                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        455434682                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299934821                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525719                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        239430458                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.494748                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             300006099                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       312024471                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73202515                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.912923                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.912923                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53211      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86557165     28.82%     28.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187442      0.06%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55718252     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3366023      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55939129     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10869572      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4012473      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63950918     21.30%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19615086      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     300300150                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      233477690                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    453628645                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219944519                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    224541808                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13904091                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046301                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          76689      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           621      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2967516     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           32      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6644374     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        285554      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168278      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3705996     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55031      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80673340                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246816827                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79990302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84613862                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         303151355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        300300150                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6000279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       136980                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9331425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85804102                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.499834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.822063                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21981440     25.62%     25.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5882741      6.86%     32.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7759451      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6917567      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9654558     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8691513     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8850494     10.31%     81.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5563659      6.48%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10502679     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85804102                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.499004                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5169047                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1877054                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75347272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23699270                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      104157605                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85824461                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45137714                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        54345714                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249998746                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            297149524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.343300                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.343300                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        404199393                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       198342707                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  20173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       153364                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         2765484                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            3.496134                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98352788                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          23618170                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       12110051                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     75346965                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        65126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     23699150                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    303150257                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     74734618                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245524                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    300053776                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        211268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       501689                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        153404                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       780879                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4083                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        34491                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       118873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        455437815                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            299933815                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.525714                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        239429859                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              3.494736                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             300005136                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       312023400                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73202402                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.912908                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.912908                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        53206      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86557016     28.82%     28.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       187453      0.06%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     55718136     18.55%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      3366024      1.12%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     55938811     18.63%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10869643      3.62%     70.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4012452      1.34%     72.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     63950649     21.30%     93.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19615037      6.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     300299306                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      233477107                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    453627146                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    219943683                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    224541126                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13904297                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.046301                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          76867      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           626      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      2967571     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt           36      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      6644276     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        285504      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168239      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3706154     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        55024      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80673290                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    246816899                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     79990132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     84613799                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         303150257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        300299306                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6000652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       136854                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      9331354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85804288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.499817                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.821964                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     21977967     25.61%     25.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5888690      6.86%     32.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      7757397      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6914973      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9656488     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8692200     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8850248     10.31%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5568137      6.49%     87.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     10498188     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85804288                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  3.498994                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5169097                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1880561                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     75346965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23699150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104157204                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85824461                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45137931                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54345916                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249998218                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297148902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.343300                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.343300                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404198181                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198342230                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  20077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153369                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765499                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.496131                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98352846                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23618226                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       12145150                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75346791                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        66051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23699127                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303149768                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74734620                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245223                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300053593                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       484884                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153421                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       763782                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4089                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455436692                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299933585                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525716                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239430367                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.494733                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             300004914                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       312023828                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73202583                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.912902                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.912902                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53206      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86557038     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187441      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55717899     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3366030      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55938632     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10869561      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012504      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63950584     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19615042      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300298816                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233476433                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453625991                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219943221                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224540573                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13904103                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046301                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          76782      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           621      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967517     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           34      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6644397     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285446      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168253      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705919     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55134      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80673280                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    246817083                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79990364                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84614005                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303149768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300298816                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6000788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       136955                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9330571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85804384                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.499807                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.822104                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21983240     25.62%     25.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5882662      6.86%     32.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7758574      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6916816      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9653524     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8691717     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8850749     10.32%     81.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5565433      6.49%     87.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10501669     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85804384                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.498989                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5168962                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1873618                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75346791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23699127                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104157264                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85824461                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45137975                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54345822                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249998168                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297148842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.343300                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.343300                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404197567                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198341790                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  20238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153362                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765506                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.496124                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98352478                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23618109                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       12140170                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75346536                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        66514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23699008                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303148806                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74734369                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245064                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300052933                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        211092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       493063                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153410                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       771995                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4082                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455443582                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299932870                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525717                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239434261                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.494725                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300004157                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       312022860                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73202370                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.912901                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.912901                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53209      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86556868     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187448      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55717771     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3366023      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55938593     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10869464      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012453      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63950334     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19614962      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300298004                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233476216                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453625279                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219942705                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224539444                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13904311                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046302                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          76717      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           625      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967520     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           36      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6644468     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        285332      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168283      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3706144     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55186      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80672890                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    246816199                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79990165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84613267                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303148806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300298004                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5999890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       136943                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9329809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85804223                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.499804                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.822266                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21987786     25.63%     25.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5879071      6.85%     32.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7759174      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6916517      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9650630     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8691022     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8850487     10.31%     81.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5565806      6.49%     87.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10503730     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85804223                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.498979                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5167972                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1870534                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75346536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23699008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104156910                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85824461                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89544190                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89544194                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89544190                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89544194                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5027223                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5027229                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5027224                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5027230                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  39518397045                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39518397045                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  39518397045                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39518397045                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94571413                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94571423                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94571414                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94571424                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.600000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.600000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053158                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053158                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7860.880061                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7860.870679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7860.878498                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7860.869116                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          223                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1268096                       # number of writebacks
system.cpu0.dcache.writebacks::total          1268096                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3746104                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3746104                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3746104                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3746104                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1281119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1281119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1281120                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1281120                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  14160358134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14160358134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  14160456702                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14160456702                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013547                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013547                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013547                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013547                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11053.116950                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11053.116950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11053.185261                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11053.185261                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1268096                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     66038770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66038771                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4984911                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4984916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  39302650008                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39302650008                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71023681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71023687                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7884.323312                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7884.315404                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3746094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3746094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1238817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1238817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13958716644                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13958716644                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11267.779377                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11267.779377                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23505420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23505423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        42312                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        42313                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    215747037                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    215747037                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001797                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001797                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5098.956254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5098.835748                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        42302                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        42302                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    201641490                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    201641490                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4766.712921                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4766.712921                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        98568                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        98568                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        98568                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        98568                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.767470                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90826901                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1268608                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.595718                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.006547                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.760924                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995627                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999546                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        757840000                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       757840000                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20652054                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20652077                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20652054                       # number of overall hits
system.cpu0.icache.overall_hits::total       20652077                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::total          152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     13006647                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13006647                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     13006647                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13006647                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20652204                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20652229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20652204                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20652229                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 86710.980000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85570.046053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 86710.980000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85570.046053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     12000987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12000987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     12000987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12000987                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89559.604478                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 89559.604478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89559.604478                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 89559.604478                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20652054                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20652077                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     13006647                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13006647                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20652204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20652229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 86710.980000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85570.046053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     12000987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12000987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 89559.604478                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 89559.604478                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.596500                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20652213                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151854.507353                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   130.596500                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.255071                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        165217968                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       165217968                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1238956                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       311040                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1107333                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        12515                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        12515                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29788                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29788                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1238958                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3830344                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3830616                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162349056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162357760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       150277                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                9617728                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1431538                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003625                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.060097                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1426349     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5189      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1431538                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1693485153                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1271500893                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1121296                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1121297                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1121296                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1121297                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       147308                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       147449                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       147308                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       147449                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     11905749                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9039714237                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9051619986                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     11905749                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9039714237                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9051619986                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          134                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1268604                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1268746                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          134                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1268604                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1268746                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.116118                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.116216                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.116118                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.116216                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 89516.909774                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 61366.078129                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 61388.140889                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 89516.909774                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 61366.078129                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 61388.140889                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       150277                       # number of writebacks
system.cpu0.l2cache.writebacks::total          150277                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       147308                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       147441                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       147308                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       147441                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     11861460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8990660673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9002522133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     11861460                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8990660673                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9002522133                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.116118                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.116210                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.116118                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.116210                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89183.909774                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 61033.078129                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61058.471748                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89183.909774                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 61033.078129                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61058.471748                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               150277                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       289044                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       289044                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       289044                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       289044                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       978936                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       978936                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       978936                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       978936                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        12515                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        12515                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        12515                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        12515                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29102                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29102                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          685                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          686                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     16331985                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     16331985                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.022997                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.023029                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 23842.313869                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 23807.558309                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          685                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          685                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     16103880                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     16103880                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.022997                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.022996                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 23509.313869                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 23509.313869                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1092194                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1092195                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       146623                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       146763                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11905749                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9023382252                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   9035288001                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1238817                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1238958                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.118357                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.118457                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89516.909774                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 61541.383357                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61563.800147                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       146623                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       146756                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11861460                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8974556793                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   8986418253                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.118357                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118451                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89183.909774                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61208.383357                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61233.736631                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2123.519475                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2549241                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          152412                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           16.725986                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   181.498966                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.092167                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    75.938637                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1863.989705                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.044311                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.018540                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.455076                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518437                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1470                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40940268                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40940268                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28579545836                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30883.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30883.numOps                      0                       # Number of Ops committed
system.cpu0.thread30883.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     89543722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        89543726                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     89543722                       # number of overall hits
system.cpu1.dcache.overall_hits::total       89543726                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      5027135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5027141                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5027136                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5027142                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  39483333144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39483333144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  39483333144                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39483333144                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     94570857                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94570867                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     94570858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94570868                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.053157                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053157                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.600000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053157                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053157                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7854.042739                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7854.033365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7854.041177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7854.031803                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1268092                       # number of writebacks
system.cpu1.dcache.writebacks::total          1268092                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3746032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3746032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3746032                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3746032                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1281103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1281103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1281104                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1281104                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  14150520315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14150520315                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  14151002832                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14151002832                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013546                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013546                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 11045.575816                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11045.575816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 11045.943836                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11045.943836                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1268092                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     66038393                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       66038394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4984834                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4984839                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  39267523836                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39267523836                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     71023227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     71023233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.070186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070186                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7877.398492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7877.390591                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3746023                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3746023                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1238811                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1238811                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  13948811226                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13948811226                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11259.838043                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11259.838043                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23505329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23505332                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        42301                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        42302                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    215809308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    215809308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23547630                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23547634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.001796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  5101.754285                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5101.633682                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        42292                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42292                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    201709089                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    201709089                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4769.438404                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4769.438404                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       482517                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       482517                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       482517                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       482517                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.767928                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90826417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1268604                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.595563                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.006536                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.761392                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.995628                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        757835548                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       757835548                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20651802                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20651825                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           23                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20651802                       # number of overall hits
system.cpu1.icache.overall_hits::total       20651825                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          150                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          150                       # number of overall misses
system.cpu1.icache.overall_misses::total          152                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13122531                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13122531                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13122531                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13122531                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           25                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20651952                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20651977                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           25                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20651952                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20651977                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.080000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.080000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 87483.540000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86332.440789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 87483.540000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86332.440789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          134                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     12139515                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12139515                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     12139515                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12139515                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90593.395522                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 90593.395522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90593.395522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 90593.395522                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           23                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20651802                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20651825                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          150                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13122531                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13122531                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20651952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20651977                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 87483.540000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86332.440789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     12139515                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12139515                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 90593.395522                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 90593.395522                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          132.598395                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20651961                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         151852.654412                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   130.598396                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.255075                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.258981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        165215952                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       165215952                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1238953                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       311028                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1107555                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12506                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12506                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1238953                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3830312                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            3830584                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    162348544                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           162357248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       150491                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                9631424                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1431737                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003672                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.060484                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1426480     99.63%     99.63% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                5257      0.37%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1431737                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1693476162                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1271493900                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1121163                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1121164                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1121163                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1121164                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       147435                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       147576                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       147435                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       147576                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     12044610                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   9030826467                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   9042871077                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     12044610                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   9030826467                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   9042871077                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          134                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1268598                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1268740                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          134                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1268598                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1268740                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.116219                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.116317                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.116219                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.116317                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 90560.977444                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 61252.934968                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61276.027789                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 90560.977444                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 61252.934968                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61276.027789                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       150491                       # number of writebacks
system.cpu1.l2cache.writebacks::total          150491                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       147435                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       147568                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       147435                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       147568                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     12000321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   8981730612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   8993730933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     12000321                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   8981730612                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   8993730933                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116219                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.116311                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116219                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.116311                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90227.977444                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 60919.934968                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 60946.349703                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90227.977444                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 60919.934968                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 60946.349703                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               150491                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       289038                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       289038                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       289038                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       289038                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       978938                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       978938                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       978938                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       978938                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12506                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12506                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12506                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12506                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        29099                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        29099                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          687                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          688                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     16462188                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     16462188                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.023065                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.023097                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 23962.427948                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 23927.598837                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     16233417                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     16233417                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.023065                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.023064                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 23629.427948                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 23629.427948                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1092064                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1092065                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       146748                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       146888                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     12044610                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9014364279                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   9026408889                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1238812                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1238953                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.118459                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.118558                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 90560.977444                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 61427.510283                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 61450.961883                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       146748                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       146881                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12000321                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8965497195                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   8977497516                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.118459                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118553                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90227.977444                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61094.510283                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61120.890490                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2123.556954                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2549222                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          152626                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           16.702410                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   181.277626                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.092090                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    76.047832                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1864.139407                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.044257                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000022                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.018566                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.455112                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.518447                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1481                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        40940178                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       40940178                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28579545836                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-8527.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-8527.numOps                      0                       # Number of Ops committed
system.cpu1.thread-8527.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89544362                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89544366                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89544362                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89544366                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5026882                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5026888                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5026883                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5026889                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39455017155                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39455017155                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39455017155                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39455017155                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94571244                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94571254                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94571245                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94571255                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053154                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053155                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053154                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053155                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7848.805115                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7848.795747                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7848.803554                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7848.794186                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          192                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1268080                       # number of writebacks
system.cpu2.dcache.writebacks::total          1268080                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3745822                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3745822                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3745822                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3745822                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1281060                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1281060                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1281061                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1281061                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14147200305                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14147200305                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14147656848                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14147656848                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 11043.354960                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11043.354960                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 11043.702718                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11043.702718                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1268080                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66039037                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66039038                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4984616                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4984621                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  39239477910                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39239477910                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71023653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71023659                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070182                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070183                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7872.116510                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7872.108614                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3745814                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3745814                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238802                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13945743630                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13945743630                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 11257.443587                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11257.443587                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23505325                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23505328                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        42266                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        42267                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    215539245                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    215539245                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23547591                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23547595                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5099.589386                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5099.468734                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        42258                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        42258                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    201456675                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    201456675                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4767.302641                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4767.302641                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       456543                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       456543                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       456543                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       456543                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.768598                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90827012                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268592                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.596709                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.006534                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.762064                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003919                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995629                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999548                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757838632                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757838632                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20651930                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20651953                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20651930                       # number of overall hits
system.cpu2.icache.overall_hits::total       20651953                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          150                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          150                       # number of overall misses
system.cpu2.icache.overall_misses::total          152                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13091562                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13091562                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13091562                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13091562                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20652080                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20652105                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20652080                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20652105                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 87277.080000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 86128.697368                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 87277.080000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 86128.697368                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          134                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          134                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     12152502                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12152502                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     12152502                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12152502                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90690.313433                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90690.313433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90690.313433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90690.313433                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20651930                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20651953                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          150                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13091562                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13091562                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20652080                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20652105                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 87277.080000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 86128.697368                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          134                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     12152502                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12152502                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 90690.313433                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90690.313433                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          132.601279                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20652089                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         151853.595588                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   130.601279                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.255081                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.258987                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165216976                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165216976                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238942                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       310992                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1106892                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        12472                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        12472                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238944                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3830212                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3830484                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162347072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162355776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       149804                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                9587456                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1431007                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003567                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059621                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1425902     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5105      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1431007                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1693449855                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1271471589                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1121705                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1121706                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1121705                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1121706                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          133                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       146884                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       147025                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          133                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       146884                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       147025                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     12056931                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   9025558074                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   9037615005                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     12056931                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   9025558074                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   9037615005                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          134                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268589                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268731                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          134                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268589                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268731                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992537                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.115785                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.115884                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992537                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.115785                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.115884                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90653.616541                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 61446.842910                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 61469.920116                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90653.616541                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 61446.842910                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 61469.920116                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       149804                       # number of writebacks
system.cpu2.l2cache.writebacks::total          149804                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          133                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       146884                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       147017                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          133                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       146884                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       147017                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     12012642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8976646368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8988659010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     12012642                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8976646368                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8988659010                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.115785                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.115877                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.115785                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.115877                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90320.616541                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 61113.847444                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 61140.269561                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90320.616541                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 61113.847444                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 61140.269561                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               149804                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289042                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289042                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289042                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289042                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978922                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978922                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978922                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978922                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        12472                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        12472                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        12472                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        12472                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29103                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29103                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          683                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          684                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     16311006                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     16311006                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.022930                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.022963                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 23881.414348                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 23846.500000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          683                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          683                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     16083567                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     16083567                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.022930                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.022929                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 23548.414348                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 23548.414348                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1092602                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1092603                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       146201                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       146341                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12056931                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   9009247068                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   9021303999                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238803                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238944                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.118018                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.118118                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90653.616541                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 61622.335470                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61645.772538                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       146201                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       146334                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12012642                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   8960562801                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   8972575443                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.118018                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118112                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90320.616541                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 61289.340025                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61315.725963                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2106.802669                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2549165                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          151919                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           16.779764                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   178.176560                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.022255                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.090865                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    52.185463                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1876.327526                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.043500                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000022                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012741                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.458088                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.514356                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1476                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40938591                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40938591                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28579545836                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30883.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30883.numOps                      0                       # Number of Ops committed
system.cpu2.thread30883.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89543965                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89543969                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89543965                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89543969                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5026962                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5026968                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5026963                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5026969                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  39489546591                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  39489546591                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  39489546591                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  39489546591                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94570927                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94570937                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94570928                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94570938                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053155                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053156                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053155                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053156                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7855.549055                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7855.539679                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7855.547493                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7855.538117                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1268085                       # number of writebacks
system.cpu3.dcache.writebacks::total          1268085                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3745915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3745915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3745915                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3745915                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1281047                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1281047                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1281048                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1281048                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  14151415752                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14151415752                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  14151865635                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14151865635                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 11046.757654                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11046.757654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 11047.100214                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11047.100214                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1268085                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66038638                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66038639                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4984707                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4984712                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  39274103916                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39274103916                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71023345                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71023351                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7878.919246                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7878.911343                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3745905                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3745905                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238802                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238802                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  13950057978                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13950057978                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11260.926264                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11260.926264                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23505327                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23505330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        42255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        42256                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    215442675                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    215442675                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23547582                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23547586                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5098.631523                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5098.510862                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           10                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        42245                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        42245                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    201357774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    201357774                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4766.428548                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4766.428548                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       449883                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       449883                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data       449883                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total       449883                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.769113                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90826602                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268597                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.596103                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.006531                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.762582                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757836101                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757836101                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20651847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20651870                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20651847                       # number of overall hits
system.cpu3.icache.overall_hits::total       20651870                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          147                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           149                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          147                       # number of overall misses
system.cpu3.icache.overall_misses::total          149                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     12503817                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     12503817                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     12503817                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     12503817                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20651994                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20652019                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20651994                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20652019                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 85059.979592                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 83918.234899                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 85059.979592                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 83918.234899                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          131                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          131                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          131                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     11605716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11605716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     11605716                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11605716                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88593.251908                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 88593.251908                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88593.251908                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 88593.251908                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20651847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20651870                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          147                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     12503817                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     12503817                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20651994                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20652019                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 85059.979592                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 83918.234899                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          131                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     11605716                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11605716                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 88593.251908                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 88593.251908                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          129.903822                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20652003                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              133                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         155278.218045                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   127.903822                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.249812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.253718                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165216285                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165216285                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238941                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       310982                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1106710                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29789                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29789                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238941                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          266                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3830193                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3830459                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162347648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162356160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       149607                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                9574848                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1430794                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003511                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.059152                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1425770     99.65%     99.65% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5024      0.35%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1430794                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1693450186                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         131201                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1271470590                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1121825                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1121826                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1121825                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1121826                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          130                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       146766                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       146904                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          130                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       146766                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       146904                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     11512143                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   9029250378                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   9040762521                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     11512143                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   9029250378                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   9040762521                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          131                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268591                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268730                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          131                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268591                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268730                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992366                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.115692                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.115788                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992366                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.115692                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.115788                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88554.946154                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 61521.403990                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 61541.976536                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88554.946154                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 61521.403990                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 61541.976536                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       149607                       # number of writebacks
system.cpu3.l2cache.writebacks::total          149607                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          130                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       146766                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       146896                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          130                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       146766                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       146896                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     11468853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8980377300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8991846153                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     11468853                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8980377300                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8991846153                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992366                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.115692                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.115782                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992366                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.115692                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.115782                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88221.946154                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 61188.403990                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 61212.328130                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88221.946154                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 61188.403990                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 61212.328130                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               149607                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289044                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289044                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289044                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289044                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978925                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978925                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978925                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978925                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29102                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29102                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          686                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     16259058                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     16259058                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29789                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.023029                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.023062                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 23701.250729                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 23666.751092                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     16030620                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     16030620                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 23368.250729                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 23368.250729                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1092723                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1092724                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       146080                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       146217                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11512143                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9012991320                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   9024503463                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          131                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238803                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238941                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992366                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.117920                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.118018                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88554.946154                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 61699.009584                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 61719.933134                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       146080                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       146210                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     11468853                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8964346680                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   8975815533                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992366                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.117920                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118012                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88221.946154                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 61366.009584                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61389.888058                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2106.661813                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2549156                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          151722                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           16.801492                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   178.132675                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.013708                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.092019                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    51.848100                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1876.575312                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.043489                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000003                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000022                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.012658                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.458148                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.514322                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1474                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40938218                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40938218                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28579545836                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              586207                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        116121                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        492194                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            276841                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2745                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2745                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         586207                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       440102                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       440502                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       438861                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       438507                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1757972                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     18729792                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     18747264                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     18677632                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     18662592                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 74817280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            305088                       # Total snoops (count)
system.l3bus.snoopTraffic                     1807808                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             894221                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   894221    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               894221                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            582754541                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            98260446                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            98357644                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            97982705                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            97905776                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        52789                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        52935                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        52413                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        52295                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              210432                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        52789                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        52935                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        52413                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        52295                       # number of overall hits
system.l3cache.overall_hits::total             210432                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94519                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        94500                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        94469                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          130                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        94471                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            378520                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94519                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        94500                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        94469                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          130                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        94471                       # number of overall misses
system.l3cache.overall_misses::total           378520                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     11326662                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7659858788                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     11467188                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7649021971                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     11477844                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7653353310                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     10948374                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7658924067                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30666378204                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     11326662                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7659858788                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     11467188                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7649021971                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     11477844                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7653353310                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     10948374                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7658924067                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30666378204                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       147308                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       147435                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       146882                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          130                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       146766                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          588952                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       147308                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       147435                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       146882                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          130                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       146766                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         588952                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.641642                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.640960                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.643163                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.643685                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.642701                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.641642                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.640960                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.643163                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.643685                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.642701                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 85162.872180                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 81040.412912                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 86219.458647                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 80942.031439                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 86299.578947                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 81014.441880                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84218.261538                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 81071.694668                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 81016.533351                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 85162.872180                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 81040.412912                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 86219.458647                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 80942.031439                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 86299.578947                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 81014.441880                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84218.261538                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 81071.694668                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 81016.533351                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          28247                       # number of writebacks
system.l3cache.writebacks::total                28247                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94519                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        94500                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        94469                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          130                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        94471                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       378488                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94519                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        94500                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        94469                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          130                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        94471                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       378488                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     10440882                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7030362248                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     10581408                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7019651971                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10592064                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7024189770                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     10082574                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7029747207                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28145648124                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     10440882                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7030362248                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     10581408                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7019651971                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10592064                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7024189770                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     10082574                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7029747207                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28145648124                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.641642                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.640960                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.643163                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.643685                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.642647                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.641642                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.640960                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.643163                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.643685                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.642647                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 78502.872180                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74380.412912                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79559.458647                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 74282.031439                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79639.578947                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 74354.441880                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77558.261538                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 74411.694668                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74363.383050                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 78502.872180                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74380.412912                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79559.458647                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 74282.031439                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79639.578947                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 74354.441880                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77558.261538                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 74411.694668                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74363.383050                       # average overall mshr miss latency
system.l3cache.replacements                    305088                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        87874                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        87874                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        87874                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        87874                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       492194                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       492194                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       492194                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       492194                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          636                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          638                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          634                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2545                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            200                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4427235                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      4542786                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      4433562                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      4363299                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     17766882                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          685                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          687                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          683                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2745                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.071533                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.071325                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.071742                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.072860                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90351.734694                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92709.918367                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 90480.857143                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89046.918367                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88834.410000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          196                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4100895                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      4216446                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      4107222                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      4036959                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     16461522                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.071533                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.071325                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.071742                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.071403                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83691.734694                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 86049.918367                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 83820.857143                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82386.918367                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 83987.357143                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        52153                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        52297                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        51779                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        51658                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       207887                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94470                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        94451                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        94420                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        94422                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       378320                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11326662                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7655431553                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     11467188                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7644479185                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11477844                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7648919748                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     10948374                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7654560768                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30648611322                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       146623                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       146748                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       146199                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       146080                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       586207                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.644305                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.643627                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.645832                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.646372                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.645369                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85162.872180                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81035.583286                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86219.458647                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 80935.926406                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86299.578947                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 81009.529210                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84218.261538                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 81067.555951                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 81012.400407                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94470                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        94451                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        94420                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        94422                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       378292                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     10440882                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7026261353                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10581408                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7015435525                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10592064                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7020082548                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10082574                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7025710248                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28129186602                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.644305                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.643627                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.645832                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.646372                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.645322                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 78502.872180                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74375.583286                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 79559.458647                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74275.926406                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79639.578947                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74349.529210                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77558.261538                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74407.555951                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74358.396694                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58739.302955                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 790500                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               580068                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.362771                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945288179240                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58739.302955                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.896291                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.896291                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64548                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1164                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        14969                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        48286                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.984924                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             19284388                       # Number of tag accesses
system.l3cache.tags.data_accesses            19284388                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     94496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     94465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     94467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001370190122                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1694                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1694                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              781214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      378488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28247                       # Number of write requests accepted
system.mem_ctrls.readBursts                    378488                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28247                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                378488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  207403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     223.363046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    159.914110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1468.289111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1688     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.30%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1694                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.645809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.612170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1203     71.02%     71.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      2.89%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              316     18.65%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              102      6.02%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.89%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.47%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1694                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24223232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1807808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    847.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28577948445                       # Total gap between requests
system.mem_ctrls.avgGap                      70261.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6048896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6047744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6045760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6045888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1804672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 297835.279485971900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 211651154.927346974611                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 297835.279485971900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 211610846.393281221390                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 297835.279485971900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 211541426.140167951584                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 291117.190475010138                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 211545904.866175264120                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63145557.977033354342                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94519                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        94500                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        94469                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          130                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        94471                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28247                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5455956                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3487584187                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5597215                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   3477571303                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5606666                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3483185291                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5208638                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   3488708170                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1402401581260                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     41022.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     36898.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     42084.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     36799.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     42155.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     36871.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     40066.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     36928.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  49647806.18                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            73000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6264                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       26                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   4488                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6049216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6048000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6046016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6046144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24225280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1807808                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1807808                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94519                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        94500                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        94469                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        94471                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         378520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        13436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        13436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        13436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       297835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    211662352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       297835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    211619804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       297835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    211550384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       291117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    211554862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        847643684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       297835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       297835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       297835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       291117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1202538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63255287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63255287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63255287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        13436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        13436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        13436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       297835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    211662352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       297835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    211619804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       297835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    211550384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       291117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    211554862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       910898971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               378471                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28198                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        11215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        11155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        11676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        11675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        11636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        11606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        12494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        11300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        11735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        11745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          758                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7338702694                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1261065372                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13958917426                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19390.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36882.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              320975                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12679                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           44.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        73013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   356.447208                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   221.709410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   339.329610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        17830     24.42%     24.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20753     28.42%     52.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8575     11.74%     64.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5108      7.00%     71.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3790      5.19%     76.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2833      3.88%     80.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2284      3.13%     83.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1981      2.71%     86.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         9859     13.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        73013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24222144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1804672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              847.533955                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.145558                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    227715677.279994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    302736780.830404                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1591968925.612816                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  105982070.208001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10188067070.428354                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23698064776.882866                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 447996761.587174                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36562532062.828865                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1279.324713                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    474744363                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2573900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25530901473                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             378320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28247                       # Transaction distribution
system.membus.trans_dist::CleanEvict           276839                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         378320                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1062126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1062126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1062126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     26033088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     26033088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26033088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              378520                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           265255195                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          692600899                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3148955                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2927392                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149722                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2775717                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2775425                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989480                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111793                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      6000440                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149700                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     84960700                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.497511                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420668                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24548787     28.89%     28.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15292496     18.00%     46.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5945111      7.00%     53.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5486622      6.46%     60.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1420552      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1043247      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2768429      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1644234      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26811222     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     84960700                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus0.commit.loads             74300017                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2648180                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26811222                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5446261                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41342246                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27949011                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10913147                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153419                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2689978                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     305776177                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74734954                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23618224                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4883                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       117353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             259241054                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3148955                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2887340                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85533308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20652204                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85804102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.601292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37232712     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2281178      2.66%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2425582      2.83%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1451937      1.69%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7059035      8.23%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1070997      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3368978      3.93%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3596958      4.19%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27316725     31.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85804102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036691                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.020596                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20652204                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3711248                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1047235                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4103                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151535                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28579555836                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153419                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10469625                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14595429                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33755401                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26830210                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     304776110                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       455848                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8576460                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14938119                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         73852                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    331549125                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          878995353                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       317204749                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        409404186                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9391971                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57412251                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               361300933                       # The number of ROB reads
system.switch_cpus0.rob.writes              607152178                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        3148927                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      2927358                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       149726                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      2775700                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2775409                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         111794                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups          331                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits          121                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      6000816                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       149704                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84960739                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     3.497492                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.420570                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24545048     28.89%     28.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15292451     18.00%     46.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5948986      7.00%     53.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5490118      6.46%     60.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1420665      1.67%     62.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1039852      1.22%     63.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2768962      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1644201      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     26810456     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84960739                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249998746                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     297149524                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           97847237                       # Number of memory references committed
system.switch_cpus1.commit.loads             74299604                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2648170                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         219292054                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          161117534                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     84340910     28.38%     28.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     55512660     18.68%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      3365424      1.13%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     55837117     18.79%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10553002      3.55%     70.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63746602     21.45%     93.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19587302      6.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    297149524                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     26810456                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5447726                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     41342060                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         27945386                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10915694                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        153404                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      2690005                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305773360                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           74734609                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           23618170                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4885                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       117396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             259238295                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            3148927                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      2887324                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             85533466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         306852                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20651952                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85804288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.601247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.576873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        37234096     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2282787      2.66%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2423382      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1453086      1.69%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7054920      8.22%     58.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1071451      1.25%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3370796      3.93%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3598211      4.19%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        27315559     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85804288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.036690                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               3.020564                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20651952                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3711357                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        1047334                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4083                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        151514                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28579555836                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        153404                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10472025                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14573284                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         33753348                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26852209                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     304774771                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       443977                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8576177                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14957814                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         73832                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    331547714                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          878991724                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       317203092                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        409402204                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    322155477                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         9392126                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         57424924                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               361300623                       # The number of ROB reads
system.switch_cpus1.rob.writes              607150125                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249998746                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          297149524                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148933                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927356                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149730                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775770                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775479                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111788                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      6000952                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149708                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     84960824                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.497481                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.420662                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24549053     28.89%     28.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15292725     18.00%     46.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5944813      7.00%     53.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5486713      6.46%     60.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1420758      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1043312      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2768309      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644162      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26810979     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     84960824                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249998218                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297148902                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97847025                       # Number of memory references committed
system.switch_cpus2.commit.loads             74299433                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648167                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219291529                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161117238                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84340787     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55512529     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365420      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55836965     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10552989      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63746444     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19587261      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297148902                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26810979                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5446206                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     41342957                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27948922                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10912860                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153421                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2690007                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305774313                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74734611                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23618226                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4881                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       117289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259239380                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148933                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887387                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             85533652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306886                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20652080                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85804384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.601259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.576834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        37233373     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2281578      2.66%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2424706      2.83%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1452703      1.69%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7057831      8.23%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1071017      1.25%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3369879      3.93%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3597379      4.19%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27315918     31.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85804384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.036690                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.020577                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20652080                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3710933                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1047333                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4089                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151534                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28579555836                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153421                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10469750                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       14586523                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33754822                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26839850                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304774854                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       444331                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8573809                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14949306                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         74100                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331548073                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878991594                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317203816                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409401335                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322154831                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9393144                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57413747                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               361299699                       # The number of ROB reads
system.switch_cpus2.rob.writes              607149166                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249998218                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297148902                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148945                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927370                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149723                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775772                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775482                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989552                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111794                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          119                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          211                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      6000057                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149702                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     84960855                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.497479                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.420765                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24553484     28.90%     28.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15293018     18.00%     46.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5940315      6.99%     53.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5482281      6.45%     60.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1420918      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1047342      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2767917      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644173      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26811407     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     84960855                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249998168                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297148842                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97847001                       # Number of memory references committed
system.switch_cpus3.commit.loads             74299417                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648166                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219291488                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161117198                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84340767     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55512519     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365420      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55836959     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10552986      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63746431     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19587253      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297148842                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26811407                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5444897                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     41344090                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27951624                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10910184                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153410                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2690005                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           22                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305773936                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74734372                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23618109                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4881                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259238833                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148945                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887395                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85533513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306862                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20651994                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85804223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.601257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.576810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        37231856     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2283161      2.66%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2423869      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1453914      1.69%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7057655      8.23%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1072515      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3367042      3.92%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3598681      4.19%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27315530     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85804223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036691                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               3.020570                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20651994                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973738039568                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3711008                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1047097                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          174                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4082                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151416                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28579555836                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153410                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10467939                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       14599444                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33755312                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26828100                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304773923                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       452474                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8570922                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14940825                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         73058                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331547050                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878988633                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317202843                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409400170                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322154762                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9392181                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57402482                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               361298347                       # The number of ROB reads
system.switch_cpus3.rob.writes              607147046                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249998168                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297148842                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
