[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Shell
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Copyright (C) 2018  Intel Corporation. All rights reserved.
    [32mInfo: Your use of Intel Corporation's design tools, logic functions 
    [32mInfo: and other software and tools, and its AMPP partner logic 
    [32mInfo: functions, and any output files from any of the foregoing 
    [32mInfo: (including device programming or simulation files), and any 
    [32mInfo: associated documentation or information are expressly subject 
    [32mInfo: to the terms and conditions of the Intel Program License 
    [32mInfo: Subscription Agreement, the Intel Quartus Prime License Agreement,
    [32mInfo: the Intel FPGA IP License Agreement, or other applicable license
    [32mInfo: agreement, including, without limitation, that your use is for
    [32mInfo: the sole purpose of programming logic devices manufactured by
    [32mInfo: Intel and sold by Intel or its authorized distributors.  Please
    [32mInfo: refer to the applicable agreement for further details.
    [32mInfo: Processing started: Tue Jan 14 19:15:34 2020
[32mInfo: Command: quartus_sh -t ./scripts/full_compile.tcl
[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Analysis & Synthesis
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Processing started: Tue Jan 14 19:15:38 2020
[32mInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top --incremental_compilation=full_incremental_compilation
[32mInfo (20032): Parallel compilation is enabled and will use up to 8 processors
[34mWarning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll.v
    [32mInfo (12023): Found entity 1: sys_pll File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll.v Line: 8
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v
    [32mInfo (12023): Found entity 1: sys_pll_0002 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 2
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/video_if.sv
    [32mInfo (12023): Found entity 1: video_if File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/video_if.sv Line: 3
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/fifos/async_fifo.sv
    [32mInfo (12023): Found entity 1: async_fifo File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/fifos/async_fifo.sv Line: 25
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/vga.sv
    [32mInfo (12023): Found entity 1: vga File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/vga.sv Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv
    [32mInfo (12023): Found entity 1: Top File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 3
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v
    [32mInfo (12023): Found entity 1: soc_system File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 6
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v
    [32mInfo (12023): Found entity 1: altera_reset_controller File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v
    [32mInfo (12023): Found entity 1: altera_reset_synchronizer File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
    [32mInfo (12023): Found entity 1: soc_system_irq_mapper_002 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    [32mInfo (12023): Found entity 1: soc_system_irq_mapper_001 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    [32mInfo (12023): Found entity 1: soc_system_irq_mapper File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 9
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    [32mInfo (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    [32mInfo (12023): Found entity 1: altera_avalon_st_clock_crosser File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    [32mInfo (12023): Found entity 1: altera_avalon_st_pipeline_base File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    [32mInfo (12023): Found entity 1: altera_std_synchronizer_nocut File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_mux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    [32mInfo (12023): Found entity 1: altera_merlin_arbitrator File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    [32mInfo (12023): Found entity 2: altera_merlin_arb_adder File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux_001 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv Line: 43
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_mux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_demux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    [32mInfo (12023): Found entity 1: altera_merlin_traffic_limiter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    [32mInfo (12023): Found entity 1: altera_merlin_reorder_memory File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    [32mInfo (12023): Found entity 2: memory_pointer_controller File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    [32mInfo (12023): Found entity 1: altera_avalon_sc_fifo File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
    [32mInfo (12023): Found entity 2: soc_system_mm_interconnect_2_router_001 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 84
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_2_router_default_decode File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
    [32mInfo (12023): Found entity 2: soc_system_mm_interconnect_2_router File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    [32mInfo (12023): Found entity 1: altera_merlin_slave_agent File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    [32mInfo (12023): Found entity 1: altera_merlin_burst_uncompressor File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    [32mInfo (12023): Found entity 1: altera_merlin_master_agent File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    [32mInfo (12023): Found entity 1: altera_merlin_slave_translator File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    [32mInfo (12023): Found entity 1: altera_merlin_master_translator File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    [32mInfo (12023): Found entity 1: altera_merlin_burst_adapter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    [32mInfo (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
[32mInfo (12021): Found 5 design units, including 5 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    [32mInfo (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    [32mInfo (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    [32mInfo (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    [32mInfo (12023): Found entity 4: altera_merlin_burst_adapter_min File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    [32mInfo (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    [32mInfo (12023): Found entity 1: altera_merlin_burst_adapter_new File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    [32mInfo (12023): Found entity 1: altera_incr_burst_converter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    [32mInfo (12023): Found entity 1: altera_wrap_burst_converter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv
    [32mInfo (12023): Found entity 1: altera_default_burst_converter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    [32mInfo (12023): Found entity 1: altera_merlin_address_alignment File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    [32mInfo (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    [32mInfo (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    [32mInfo (12023): Found entity 2: soc_system_mm_interconnect_1_router File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    [32mInfo (12023): Found entity 1: altera_merlin_axi_master_ni File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_0 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    [32mInfo (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
[32mInfo (12021): Found 2 design units, including 2 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    [32mInfo (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    [32mInfo (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    [32mInfo (12023): Found entity 1: altera_merlin_axi_slave_ni File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    [32mInfo (12023): Found entity 1: soc_system_sysid_qsys File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
    [32mInfo (12023): Found entity 1: altera_avalon_mm_bridge File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v
    [32mInfo (12023): Found entity 1: soc_system_led_pio File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_led_pio.v Line: 21
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v
    [32mInfo (12023): Found entity 1: soc_system_hps_0 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    [32mInfo (12023): Found entity 1: soc_system_hps_0_hps_io File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v
    [32mInfo (12023): Found entity 1: hps_sdram File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 9
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv
    [32mInfo (12023): Found entity 1: hps_sdram_pll File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_reset_sync File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    [32mInfo (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    [32mInfo (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    [32mInfo (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    [32mInfo (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_reset File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_iss_probe File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    [32mInfo (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    [32mInfo (12023): Found entity 1: hps_sdram_p0_phy_csr File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv
    [32mInfo (12023): Found entity 1: hps_sdram_p0 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    [32mInfo (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    [32mInfo (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    [32mInfo (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v
    [32mInfo (12023): Found entity 1: soc_system_dipsw_pio File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_dipsw_pio.v Line: 21
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv
    [32mInfo (12023): Found entity 1: custom_pio File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/custom_pio.sv Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v
    [32mInfo (12023): Found entity 1: soc_system_button_pio File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_button_pio.v Line: 21
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_vfr File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_vfr_controller File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_vfr_control_packet_encoder File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_prc File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 2
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_prc_core File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v Line: 3
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_prc_read_master File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v Line: 1
[32mInfo (12021): Found 2 design units, including 0 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_package (soc_system) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd Line: 18
    [32mInfo (12022): Found design unit 2: alt_vipvfr131_common_package-body File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd Line: 3661
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 95
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 19
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_master File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_unpack_data File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v Line: 2
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_slave File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_stream_output File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v Line: 1
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 39
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_pulling_width_adapter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 7
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_general_fifo-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 56
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_general_fifo File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 19
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 52
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 19
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd Line: 39
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_gray_clock_crosser File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd Line: 19
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd Line: 38
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_std_logic_vector_delay File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd Line: 19
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd Line: 36
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_one_bit_delay File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd Line: 18
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd Line: 52
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_logic_fifo File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd Line: 19
[32mInfo (12021): Found 2 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
    [32mInfo (12022): Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 55
    [32mInfo (12023): Found entity 1: alt_vipvfr131_common_ram_fifo File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 19
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v
    [32mInfo (12023): Found entity 1: interrupt_latency_counter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 18
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/irq_detector.v
    [32mInfo (12023): Found entity 1: irq_detector File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/irq_detector.v Line: 18
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v
    [32mInfo (12023): Found entity 1: state_machine_counter File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/state_machine_counter.v Line: 18
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/hws_if.sv
    [32mInfo (12023): Found entity 1: hws_if File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/hws_if.sv Line: 2
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/wshb_if.sv
    [32mInfo (12023): Found entity 1: wshb_if File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/wshb_if.sv Line: 27
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/avl_if.sv
    [32mInfo (12023): Found entity 1: avl_if File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/avl_if.sv Line: 4
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/avlst_if.sv
    [32mInfo (12023): Found entity 1: avlst_if File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/interfaces/avlst_if.sv Line: 4
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/fifos/sync_fifo.sv
    [32mInfo (12023): Found entity 1: sync_fifo File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/fifos/sync_fifo.sv Line: 2
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/debounce/debounce.v
    [32mInfo (12023): Found entity 1: debounce File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/debounce/debounce.v Line: 13
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_HDMI_Config.sv
    [32mInfo (12023): Found entity 1: I2C_HDMI_Config File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_HDMI_Config.sv Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_Controller.sv
    [32mInfo (12023): Found entity 1: I2C_Controller File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_Controller.sv Line: 43
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_WRITE_WDATA.sv
    [32mInfo (12023): Found entity 1: I2C_WRITE_WDATA File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_WRITE_WDATA.sv Line: 1
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/sr_ff.sv
    [32mInfo (12023): Found entity 1: sr_ff File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/sr_ff.sv Line: 6
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/avlst2wshb.sv
    [32mInfo (12023): Found entity 1: avlst2wshb File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/avlst2wshb.sv Line: 8
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/wshb2avl.sv
    [32mInfo (12023): Found entity 1: wshb2avl File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/wshb2avl.sv Line: 14
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/fpga_bridge.sv
    [32mInfo (12023): Found entity 1: fpga_bridge File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/fpga_bridge.sv Line: 11
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/rrst.sv
    [32mInfo (12023): Found entity 1: rrst File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/rrst.sv Line: 2
[32mInfo (12021): Found 1 design units, including 1 entities, in source file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv
    [32mInfo (12023): Found entity 1: hw_support File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 7
[32mInfo (12127): Elaborating entity "Top" for the top level hierarchy
[32mInfo (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 34
[32mInfo (12128): Elaborating entity "sys_pll_0002" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll.v Line: 21
[32mInfo (12128): Elaborating entity "altera_pll" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 88
[32mInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
[32mInfo (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 88
[32mInfo (12133): Instantiated megafunction "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/sys_pll/sys_pll/sys_pll_0002.v Line: 88
    [32mInfo (12134): Parameter "fractional_vco_multiplier" = "false"
    [32mInfo (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    [32mInfo (12134): Parameter "operation_mode" = "direct"
    [32mInfo (12134): Parameter "number_of_clocks" = "2"
    [32mInfo (12134): Parameter "output_clock_frequency0" = "32.000000 MHz"
    [32mInfo (12134): Parameter "phase_shift0" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle0" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    [32mInfo (12134): Parameter "phase_shift1" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle1" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency2" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift2" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle2" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency3" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift3" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle3" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency4" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift4" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle4" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency5" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift5" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle5" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency6" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift6" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle6" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency7" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift7" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle7" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency8" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift8" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle8" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency9" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift9" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle9" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency10" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift10" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle10" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency11" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift11" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle11" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency12" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift12" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle12" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency13" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift13" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle13" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency14" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift14" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle14" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency15" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift15" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle15" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency16" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift16" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle16" = "50"
    [32mInfo (12134): Parameter "output_clock_frequency17" = "0 MHz"
    [32mInfo (12134): Parameter "phase_shift17" = "0 ps"
    [32mInfo (12134): Parameter "duty_cycle17" = "50"
    [32mInfo (12134): Parameter "pll_type" = "General"
    [32mInfo (12134): Parameter "pll_subtype" = "General"
[32mInfo (12128): Elaborating entity "wshb_if" for hierarchy "wshb_if:wshb_if_sdram" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 39
[32mInfo (12128): Elaborating entity "hw_support" for hierarchy "hw_support:hw_support_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 52
[32mInfo (12128): Elaborating entity "avl_if" for hierarchy "hw_support:hw_support_inst|avl_if:avl_if_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 35
[32mInfo (12128): Elaborating entity "avlst_if" for hierarchy "hw_support:hw_support_inst|avlst_if:avlst_if_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 37
[32mInfo (12128): Elaborating entity "soc_system" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 133
[32mInfo (12128): Elaborating entity "interrupt_latency_counter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 249
[32mInfo (12128): Elaborating entity "irq_detector" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc|irq_detector:irq_detector_cicuit[0].irq_detector" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 235
[32mInfo (12128): Elaborating entity "state_machine_counter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|interrupt_latency_counter:ilc|state_machine_counter:state_machine[0].state_machine_counter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 277
[32mInfo (12128): Elaborating entity "alt_vipvfr131_vfr" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 283
[32mInfo (12128): Elaborating entity "alt_vipvfr131_prc" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 148
[32mInfo (12128): Elaborating entity "alt_vipvfr131_prc_read_master" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 198
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_bursting_master_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v Line: 158
[32mInfo (10041): Inferred latch for "byte_enable[0]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[1]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[2]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[3]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[4]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[5]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[6]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[7]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[8]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[9]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[10]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[11]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[12]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[13]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[14]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (10041): Inferred latch for "byte_enable[15]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_general_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 461
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 159
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_gray_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 246
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 303
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_one_bit_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_one_bit_delay:rdreq_delayer" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 186
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_ram_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 234
[32mInfo (12128): Elaborating entity "altsyncram" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
[32mInfo (12130): Elaborated megafunction instantiation "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
[32mInfo (12133): Instantiated megafunction "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" with the following parameter: File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
    [32mInfo (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    [32mInfo (12134): Parameter "WIDTH_A" = "128"
    [32mInfo (12134): Parameter "WIDTHAD_A" = "6"
    [32mInfo (12134): Parameter "NUMWORDS_A" = "64"
    [32mInfo (12134): Parameter "WIDTH_B" = "128"
    [32mInfo (12134): Parameter "WIDTHAD_B" = "6"
    [32mInfo (12134): Parameter "NUMWORDS_B" = "64"
    [32mInfo (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    [32mInfo (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    [32mInfo (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    [32mInfo (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "LPM_TYPE" = "altsyncram"
    [32mInfo (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    [32mInfo (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
    [32mInfo (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
[32mInfo (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf
    [32mInfo (12023): Found entity 1: altsyncram_kvr1 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/db/altsyncram_kvr1.tdf Line: 27
[32mInfo (12128): Elaborating entity "altsyncram_kvr1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated" File: /comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_general_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 573
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 159
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_gray_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 246
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 303
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd Line: 319
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_ram_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 234
[32mInfo (12128): Elaborating entity "altsyncram" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
[32mInfo (12130): Elaborated megafunction instantiation "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
[32mInfo (12133): Instantiated megafunction "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" with the following parameter: File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 144
    [32mInfo (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    [32mInfo (12134): Parameter "WIDTH_A" = "50"
    [32mInfo (12134): Parameter "WIDTHAD_A" = "1"
    [32mInfo (12134): Parameter "NUMWORDS_A" = "2"
    [32mInfo (12134): Parameter "WIDTH_B" = "50"
    [32mInfo (12134): Parameter "WIDTHAD_B" = "1"
    [32mInfo (12134): Parameter "NUMWORDS_B" = "2"
    [32mInfo (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    [32mInfo (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    [32mInfo (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    [32mInfo (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "LPM_TYPE" = "altsyncram"
    [32mInfo (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    [32mInfo (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
    [32mInfo (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
[32mInfo (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eor1.tdf
    [32mInfo (12023): Found entity 1: altsyncram_eor1 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/db/altsyncram_eor1.tdf Line: 27
[32mInfo (12128): Elaborating entity "altsyncram_eor1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_eor1:auto_generated" File: /comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd Line: 199
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_logic_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 274
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd Line: 81
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_one_bit_delay" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd Line: 314
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_pulling_width_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v Line: 180
[32mInfo (12128): Elaborating entity "alt_vipvfr131_prc_core" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 238
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_slave" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_prc.v Line: 269
[32mInfo (10041): Inferred latch for "interrupt_register[4]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[3]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[2]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (12128): Elaborating entity "alt_vipvfr131_vfr_controller" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_controller:controller" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 225
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_slave" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_avalon_mm_slave:slave" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 279
[32mInfo (10041): Inferred latch for "interrupt_register[18]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[17]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[16]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[15]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[14]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[13]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[12]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[11]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[10]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[9]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[8]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[7]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[6]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[5]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[4]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[3]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (10041): Inferred latch for "interrupt_register[2]" at alt_vipvfr131_common_avalon_mm_slave.v(45) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v Line: 45
[32mInfo (12128): Elaborating entity "alt_vipvfr131_vfr_control_packet_encoder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_vfr_control_packet_encoder:encoder" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 336
[32mInfo (12128): Elaborating entity "alt_vipvfr131_common_stream_output" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|alt_vipvfr131_vfr:alt_vip_vfr_hdmi|alt_vipvfr131_common_stream_output:outputter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v Line: 356
[32mInfo (12128): Elaborating entity "soc_system_button_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_button_pio:button_pio" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 295
[32mInfo (12128): Elaborating entity "custom_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|custom_pio:custom_pio_0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 306
[32mInfo (12128): Elaborating entity "soc_system_dipsw_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_dipsw_pio:dipsw_pio" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 318
[32mInfo (12128): Elaborating entity "soc_system_hps_0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 514
[32mInfo (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 358
[32mInfo (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 425
[32mInfo (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
[32mInfo (12128): Elaborating entity "hps_sdram" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 398
[32mInfo (12128): Elaborating entity "hps_sdram_pll" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 105
[32mInfo (12128): Elaborating entity "hps_sdram_p0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 230
[32mInfo (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
[32mInfo (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
[32mInfo (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
[32mInfo (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
[32mInfo (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
[32mInfo (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
[32mInfo (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
[32mInfo (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
[32mInfo (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
[32mInfo (12128): Elaborating entity "altddio_out" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
[32mInfo (12130): Elaborated megafunction instantiation "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
[32mInfo (12133): Instantiated megafunction "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    [32mInfo (12134): Parameter "extend_oe_disable" = "UNUSED"
    [32mInfo (12134): Parameter "intended_device_family" = "Cyclone V"
    [32mInfo (12134): Parameter "invert_output" = "OFF"
    [32mInfo (12134): Parameter "lpm_hint" = "UNUSED"
    [32mInfo (12134): Parameter "lpm_type" = "altddio_out"
    [32mInfo (12134): Parameter "oe_reg" = "UNUSED"
    [32mInfo (12134): Parameter "power_up_high" = "OFF"
    [32mInfo (12134): Parameter "width" = "1"
[32mInfo (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    [32mInfo (12023): Found entity 1: ddio_out_uqe File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/db/ddio_out_uqe.tdf Line: 27
[32mInfo (12128): Elaborating entity "ddio_out_uqe" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /comelec/softs/opt/altera/current/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
[32mInfo (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
[32mInfo (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
[32mInfo (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
[32mInfo (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 238
[32mInfo (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 794
[32mInfo (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 802
[32mInfo (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/hps_sdram.v Line: 814
[32mInfo (12128): Elaborating entity "soc_system_led_pio" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_led_pio:led_pio" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 525
[32mInfo (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_avalon_mm_bridge:mm_bridge_0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 559
[32mInfo (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_sysid_qsys:sysid_qsys" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 566
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 616
[32mInfo (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_hdmi_avalon_master_translator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 228
[32mInfo (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_hdmi_avalon_master_agent" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 309
[32mInfo (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 428
[32mInfo (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
[32mInfo (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
[32mInfo (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 444
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 188
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 460
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 178
[32mInfo (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_hdmi_avalon_master_limiter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 526
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 576
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
[32mInfo (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 649
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 666
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 700
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 740
[32mInfo (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 310
[32mInfo (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 668
[32mInfo (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mm_bridge_0_s0_translator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 236
[32mInfo (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 364
[32mInfo (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
[32mInfo (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 448
[32mInfo (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
[32mInfo (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 489
[32mInfo (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 530
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 546
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 174
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 578
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 181
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 628
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
[32mInfo (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
[32mInfo (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 645
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 685
[32mInfo (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 287
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 708
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 725
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 771
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 200
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 717
[32mInfo (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:mm_bridge_0_m0_translator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 571
[32mInfo (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ilc_avalon_slave_translator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 635
[32mInfo (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:alt_vip_vfr_hdmi_avalon_slave_translator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 699
[32mInfo (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:custom_pio_0_avs_s0_translator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 763
[32mInfo (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:button_pio_s1_translator" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 891
[32mInfo (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:mm_bridge_0_m0_agent" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1100
[32mInfo (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1184
[32mInfo (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ilc_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
[32mInfo (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1225
[32mInfo (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:alt_vip_vfr_hdmi_avalon_slave_agent_rdata_fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 1391
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_router" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2032
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_router_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 190
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2048
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001_default_decode" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 173
[32mInfo (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2194
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2247
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2264
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_demux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2383
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_demux_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux_001:rsp_demux_001" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2400
[32mInfo (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_mux" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2538
[32mInfo (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 390
[32mInfo (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
[32mInfo (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 2572
[32mInfo (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
[32mInfo (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
[32mInfo (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_irq_mapper:irq_mapper" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 725
[32mInfo (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_irq_mapper_001:irq_mapper_001" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 733
[32mInfo (12128): Elaborating entity "soc_system_irq_mapper_002" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_irq_mapper_002:irq_mapper_002" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 739
[32mInfo (12128): Elaborating entity "altera_reset_controller" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_reset_controller:rst_controller" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/soc_system.v Line: 802
[32mInfo (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
[32mInfo (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "hw_support:hw_support_inst|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
[32mInfo (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 142
[32mInfo (12128): Elaborating entity "I2C_Controller" for hierarchy "hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_HDMI_Config.sv Line: 57
[32mInfo (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/I2C_Controller.sv Line: 71
[32mInfo (12128): Elaborating entity "rrst" for hierarchy "hw_support:hw_support_inst|rrst:u_rrst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 149
[32mInfo (12128): Elaborating entity "fpga_bridge" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 163
[32mInfo (12128): Elaborating entity "avlst2wshb" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|avlst2wshb:avlst2wshb_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/fpga_bridge.sv Line: 41
[32mInfo (12128): Elaborating entity "sync_fifo" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|avlst2wshb:avlst2wshb_inst|sync_fifo:sync_fifo_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/avlst2wshb.sv Line: 137
[32mInfo (12128): Elaborating entity "wshb2avl" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/fpga_bridge.sv Line: 54
[34mWarning (10036): Verilog HDL or VHDL warning at wshb2avl.sv(72): object "r_wb_rd_burst_count" assigned a value but never read File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/wshb2avl.sv Line: 72
[34mWarning (10230): Verilog HDL assignment warning at wshb2avl.sv(181): truncated value with size 32 to match size of target (8) File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/wshb2avl.sv Line: 181
[32mInfo (12128): Elaborating entity "sr_ff" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i|sr_ff:sr_ff_wr" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/wshb2avl.sv Line: 89
[32mInfo (12128): Elaborating entity "sync_fifo" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i|sync_fifo:wr_fifo_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/wshb2avl.sv Line: 306
[32mInfo (12128): Elaborating entity "sync_fifo" for hierarchy "hw_support:hw_support_inst|fpga_bridge:fpga_bridge_inst|wshb2avl:wshb2avl_i|sync_fifo:read_fifo_i" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/wshb2avl.sv Line: 325
[32mInfo (12128): Elaborating entity "debounce" for hierarchy "hw_support:hw_support_inst|debounce:debounce_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/hws/hw_support.sv Line: 177
[32mInfo (12128): Elaborating entity "vga" for hierarchy "vga:vga_inst" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 96
[32mInfo (12128): Elaborating entity "async_fifo" for hierarchy "vga:vga_inst|async_fifo:fifo" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/vga.sv Line: 86
[32mInfo (12205): 1 design partition requires Analysis and Synthesis
    [32mInfo (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
[32mInfo (12207): 1 design partition does not require synthesis
    [32mInfo (12225): Partition "hw_support_par" does not require synthesis because you disabled automatic resynthesis for this partition, which is Post-Fit (Strict)
[34mWarning (12241): 39 hierarchies have connectivity warnings - see the Connectivity Checks report folder
[32mInfo (281037): Using 8 processors to synthesize 2 partitions in parallel
[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Analysis & Synthesis
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Processing started: Tue Jan 14 19:16:09 2020
[32mInfo: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=soc_system_hps_0_hps_io_border:border Top -c Top
[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Analysis & Synthesis
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Processing started: Tue Jan 14 19:16:09 2020
[32mInfo: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top Top -c Top
[34mWarning (276027): Inferred dual-clock RAM node "vga:vga_inst|async_fifo:fifo|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
[32mInfo (19000): Inferred 1 megafunctions from design logic
    [32mInfo (276029): Inferred altsyncram megafunction from the following design logic: "vga:vga_inst|async_fifo:fifo|mem_rtl_0" 
        [32mInfo (286033): Parameter OPERATION_MODE set to DUAL_PORT
        [32mInfo (286033): Parameter WIDTH_A set to 24
        [32mInfo (286033): Parameter WIDTHAD_A set to 8
        [32mInfo (286033): Parameter NUMWORDS_A set to 256
        [32mInfo (286033): Parameter WIDTH_B set to 24
        [32mInfo (286033): Parameter WIDTHAD_B set to 8
        [32mInfo (286033): Parameter NUMWORDS_B set to 256
        [32mInfo (286033): Parameter ADDRESS_ACLR_A set to NONE
        [32mInfo (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        [32mInfo (286033): Parameter ADDRESS_ACLR_B set to NONE
        [32mInfo (286033): Parameter OUTDATA_ACLR_B set to NONE
        [32mInfo (286033): Parameter ADDRESS_REG_B set to CLOCK1
        [32mInfo (286033): Parameter INDATA_ACLR_A set to NONE
        [32mInfo (286033): Parameter WRCONTROL_ACLR_A set to NONE
[32mInfo (12130): Elaborated megafunction instantiation "vga:vga_inst|async_fifo:fifo|altsyncram:mem_rtl_0"
[32mInfo (12133): Instantiated megafunction "vga:vga_inst|async_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    [32mInfo (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    [32mInfo (12134): Parameter "WIDTH_A" = "24"
    [32mInfo (12134): Parameter "WIDTHAD_A" = "8"
    [32mInfo (12134): Parameter "NUMWORDS_A" = "256"
    [32mInfo (12134): Parameter "WIDTH_B" = "24"
    [32mInfo (12134): Parameter "WIDTHAD_B" = "8"
    [32mInfo (12134): Parameter "NUMWORDS_B" = "256"
    [32mInfo (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    [32mInfo (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    [32mInfo (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    [32mInfo (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    [32mInfo (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    [32mInfo (12134): Parameter "INDATA_ACLR_A" = "NONE"
    [32mInfo (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
[32mInfo (281019): Starting Logic Optimization and Technology Mapping for Partition soc_system_hps_0_hps_io_border:border File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
[32mInfo (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9j1.tdf
    [32mInfo (12023): Found entity 1: altsyncram_s9j1 File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/db/altsyncram_s9j1.tdf Line: 27
[32mInfo (281020): Starting Logic Optimization and Technology Mapping for Top Partition
[34mWarning (13024): Output pins are stuck at VCC or GND
    [34mWarning (13410): Pin "LED[3]" is stuck at GND File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 10
    [34mWarning (13410): Pin "LED[4]" is stuck at GND File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 10
    [34mWarning (13410): Pin "LED[5]" is stuck at GND File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 10
    [34mWarning (13410): Pin "LED[6]" is stuck at GND File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 10
    [34mWarning (13410): Pin "LED[7]" is stuck at GND File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 10
[32mInfo (21057): Implemented 475 device resources after synthesis - the final resource count might be different
    [32mInfo (21058): Implemented 20 input pins
    [32mInfo (21059): Implemented 80 output pins
    [32mInfo (21060): Implemented 66 bidirectional pins
    [32mInfo (21061): Implemented 282 logic cells
    [32mInfo (21064): Implemented 24 RAM segments
    [32mInfo (21065): Implemented 2 PLLs
    [32mInfo (21071): Implemented 1 partitions
[32mInfo (21057): Implemented 798 device resources after synthesis - the final resource count might be different
    [32mInfo (21058): Implemented 12 input pins
    [32mInfo (21059): Implemented 44 output pins
    [32mInfo (21060): Implemented 64 bidirectional pins
    [32mInfo (21061): Implemented 37 logic cells
    [32mInfo (21066): Implemented 1 delay-locked loops
[32mInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    [32mInfo: Peak virtual memory: 1046 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:16:17 2020
    [32mInfo: Elapsed time: 00:00:08
    [32mInfo: Total CPU time (on all processors): 00:00:07
[32mInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    [32mInfo: Peak virtual memory: 984 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:16:17 2020
    [32mInfo: Elapsed time: 00:00:08
    [32mInfo: Total CPU time (on all processors): 00:00:07
[32mInfo (281038): Finished parallel synthesis of all partitions
[32mInfo (144001): Generated suppressed messages file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/output_files/Top.map.smsg
[32mInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    [32mInfo: Peak virtual memory: 1370 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:19:25 2020
    [32mInfo: Elapsed time: 00:03:47
    [32mInfo: Total CPU time (on all processors): 00:04:02
[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Partition Merge
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Processing started: Tue Jan 14 19:19:28 2020
[32mInfo: Command: quartus_cdb Top -c Top --merge=on
[34mWarning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    [32mInfo (35011): Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist
[32mInfo (35007): Using synthesis netlist for partition "Top"
[32mInfo (35006): Using previously generated Fitter netlist for partition "hw_support_par" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 52
[32mInfo (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
[32mInfo (35002): Resolved and merged 3 partition(s)
[32mInfo (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    [32mInfo (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
[32mInfo (35048): Found 89 ports with constant drivers. For more information, refer to the Partition Merger report
[32mInfo (35047): Found 129 ports with no fan-out. For more information, refer to the Partition Merger report
[34mWarning (21074): Design contains 3 input pin(s) that do not drive logic
    [34mWarning (15610): No output dependent on input pin "SW[1]" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 11
    [34mWarning (15610): No output dependent on input pin "SW[2]" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 11
    [34mWarning (15610): No output dependent on input pin "SW[3]" File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 11
[32mInfo (21057): Implemented 6854 device resources after synthesis - the final resource count might be different
    [32mInfo (21058): Implemented 20 input pins
    [32mInfo (21059): Implemented 80 output pins
    [32mInfo (21060): Implemented 66 bidirectional pins
    [32mInfo (21061): Implemented 6000 logic cells
    [32mInfo (21064): Implemented 36 RAM segments
    [32mInfo (21065): Implemented 2 PLLs
    [32mInfo (21066): Implemented 1 delay-locked loops
[32mInfo (144001): Generated suppressed messages file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/output_files/Top.merge.smsg
[32mInfo: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    [32mInfo: Peak virtual memory: 1418 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:19:38 2020
    [32mInfo: Elapsed time: 00:00:10
    [32mInfo: Total CPU time (on all processors): 00:00:10
[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Fitter
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Processing started: Tue Jan 14 19:19:39 2020
[32mInfo: Command: quartus_fit --read_settings_files=on --write_settings_files=off Top -c Top
[32mInfo: qfit2_default_script.tcl version: #1
[32mInfo: Project  = Top
[32mInfo: Revision = Top
[32mInfo (20032): Parallel compilation is enabled and will use up to 8 processors
[34mWarning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
[32mInfo (119006): Selected device 5CSEBA6U23I7 for design "Top"
[32mInfo (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
[32mInfo (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
[32mInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
[32mInfo (171122): Fitter is preserving placement for 83.14 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)
[34mWarning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
[32mInfo (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical [34mWarning (169085): No exact pin location assignment(s) for 72 pins of 166 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical [34mWarning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    [32mInfo (174074): RUP, RDN, or RZQ pin hws_ifm.HPS_DDR3_RZQ not assigned to an exact location on the device File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
[32mInfo (184020): Starting Fitter periphery placement operations
[32mInfo (11178): Promoted 3 clocks (3 global)
    [32mInfo (11162): hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 41 fanout uses global clock CLKCTRL_G8
    [32mInfo (11162): sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 3683 fanout uses global clock CLKCTRL_G6
    [32mInfo (11162): sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 114 fanout uses global clock CLKCTRL_G4
[32mInfo (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
[32mInfo (332104): Reading SDC File: 'scripts/timing_constraints.sdc'
[32mInfo (332110): Deriving PLL clocks
    [32mInfo (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 16 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    [32mInfo (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    [32mInfo (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
[32mInfo (332151): Clock uncertainty is not calculated until you update the timing netlist.
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sdc'
[32mInfo (332151): Clock uncertainty is not calculated until you update the timing netlist.
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
[32mInfo (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2042
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1726
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|fpga2hps|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
[32mInfo (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
[32mInfo (332152): The following assignments are ignored by the derive_clock_uncertainty command
[32mInfo (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
[32mInfo (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
[32mInfo (332111): Found 21 clocks
    [32mInfo (332111):   Period   Clock Name
    [32mInfo (332111): ======== ============
    [32mInfo (332111):   20.000 FPGA_CLK1_50
    [32mInfo (332111):    2.500 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    [32mInfo (332111):    2.500 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    [32mInfo (332111):    2.500 hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_CK_N
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_CK_P
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[0]_OUT
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[1]_OUT
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[2]_OUT
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_N[3]_OUT
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[0]_IN
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[0]_OUT
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[1]_IN
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[1]_OUT
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[2]_IN
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[2]_OUT
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[3]_IN
    [32mInfo (332111):    2.500 hws_ifm.HPS_DDR3_DQS_P[3]_OUT
    [32mInfo (332111):    1.250 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    [32mInfo (332111):   31.250 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    [32mInfo (332111):   10.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
[32mInfo (176233): Starting register packing
[32mInfo (176235): Finished register packing
    Extra [32mInfo (176219): No registers were packed into other blocks
[32mInfo (11798): Fitter preparation operations ending: elapsed time is 00:00:32
[32mInfo (170189): Fitter placement preparation operations beginning
[32mInfo (14951): The Fitter is using Advanced Physical Optimization.
[32mInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
[32mInfo (170191): Fitter placement operations beginning
[32mInfo (170137): Fitter placement was successful
[32mInfo (170192): Fitter placement operations ending: elapsed time is 00:00:03
[32mInfo (170193): Fitter routing operations beginning
[32mInfo (170239): Router is attempting to preserve 96.80 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
[32mInfo (170195): Router estimated average interconnect usage is 0% of the available device resources
    [32mInfo (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69
[32mInfo (188021): Incremental compilation encountered a problem with optimized reuse of the previous compilation results -- retrying using normal preservation of the previous compilation results
[32mInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    [32mInfo (170201): Optimizations that may affect the design's routability were skipped
[32mInfo (170194): Fitter routing operations ending: elapsed time is 00:00:08
[32mInfo (170189): Fitter placement preparation operations beginning
[32mInfo (14951): The Fitter is using Advanced Physical Optimization.
[32mInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
[32mInfo (170191): Fitter placement operations beginning
[32mInfo (170137): Fitter placement was successful
[32mInfo (170192): Fitter placement operations ending: elapsed time is 00:00:04
[32mInfo (170193): Fitter routing operations beginning
[32mInfo (170239): Router is attempting to preserve 96.10 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
[32mInfo (170195): Router estimated average interconnect usage is 2% of the available device resources
    [32mInfo (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
[32mInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    [32mInfo (170201): Optimizations that may affect the design's routability were skipped
[32mInfo (170194): Fitter routing operations ending: elapsed time is 00:00:09
[32mInfo (11888): Total time spent on timing analysis during the Fitter is 11.23 seconds.
[32mInfo (334003): Started post-fitting delay annotation
[32mInfo (334004): Delay annotation completed successfully
[32mInfo (334003): Started post-fitting delay annotation
[32mInfo (334004): Delay annotation completed successfully
[32mInfo (11801): Fitter post-fit operations ending: elapsed time is 00:00:27
[32mInfo (169186): Following groups of pins have the same dynamic on-chip termination control
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
    [32mInfo (169185): Following pins have the same dynamic on-chip termination control: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        [32mInfo (169066): Type bi-directional pin hws_ifm.HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/src/Top.sv Line: 13
[32mInfo (144001): Generated suppressed messages file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/output_files/Top.fit.smsg
[32mInfo: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    [32mInfo: Peak virtual memory: 3760 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:22:17 2020
    [32mInfo: Elapsed time: 00:02:38
    [32mInfo: Total CPU time (on all processors): 00:06:54
[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Assembler
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Processing started: Tue Jan 14 19:22:19 2020
[32mInfo: Command: quartus_asm --read_settings_files=on --write_settings_files=off Top -c Top
[32mInfo (115030): Assembler is generating device programming files
[32mInfo (11878): Hard Processor Subsystem configuration has not changed and a Preloader software update is not required
[32mInfo: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    [32mInfo: Peak virtual memory: 1024 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:22:32 2020
    [32mInfo: Elapsed time: 00:00:13
    [32mInfo: Total CPU time (on all processors): 00:00:11
[32mInfo: *******************************************************************
[32mInfo: Running Quartus Prime Timing Analyzer
    [32mInfo: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    [32mInfo: Processing started: Tue Jan 14 19:22:33 2020
[32mInfo: Command: quartus_sta Top -c Top --multicorner=off
[32mInfo: qsta_default_script.tcl version: #1
[32mInfo (20032): Parallel compilation is enabled and will use up to 8 processors
[34mWarning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
[32mInfo (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
[32mInfo (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
[32mInfo (332104): Reading SDC File: 'scripts/timing_constraints.sdc'
[32mInfo (332110): Deriving PLL clocks
    [32mInfo (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    [32mInfo (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    [32mInfo (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
[32mInfo (332151): Clock uncertainty is not calculated until you update the timing netlist.
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sdc'
[32mInfo (332151): Clock uncertainty is not calculated until you update the timing netlist.
[32mInfo: Initializing DDR database for CORE hps_sdram_p0
[32mInfo: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
[32mInfo: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
[32mInfo (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
[32mInfo (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2042
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1726
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|fpga2hps|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    [32mInfo (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    [32mInfo (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    [32mInfo (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
[32mInfo (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
[32mInfo (332152): The following assignments are ignored by the derive_clock_uncertainty command
[32mInfo (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    [32mInfo (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
[32mInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical [34mWarning (332148): Timing requirements not met
    [32mInfo (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
[32mInfo (332146): Worst-case setup slack is -2.224
    [32mInfo (332119):     Slack       End Point TNS Clock 
    [32mInfo (332119): ========= =================== =====================
    [32mInfo (332119):    -2.224             -18.869 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    [32mInfo (332119):    -2.042             -19.556 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    [32mInfo (332119):     1.574               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
[32mInfo (332146): Worst-case hold slack is 0.164
    [32mInfo (332119):     Slack       End Point TNS Clock 
    [32mInfo (332119): ========= =================== =====================
    [32mInfo (332119):     0.164               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    [32mInfo (332119):     0.269               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    [32mInfo (332119):     0.445               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
[32mInfo (332146): Worst-case recovery slack is -3.129
    [32mInfo (332119):     Slack       End Point TNS Clock 
    [32mInfo (332119): ========= =================== =====================
    [32mInfo (332119):    -3.129            -112.575 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    [32mInfo (332119):     3.040               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    [32mInfo (332119):     3.771               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
[32mInfo (332146): Worst-case removal slack is 0.562
    [32mInfo (332119):     Slack       End Point TNS Clock 
    [32mInfo (332119): ========= =================== =====================
    [32mInfo (332119):     0.562               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    [32mInfo (332119):     0.689               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    [32mInfo (332119):     0.690               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
[32mInfo (332146): Worst-case minimum pulse width slack is 0.523
    [32mInfo (332119):     Slack       End Point TNS Clock 
    [32mInfo (332119): ========= =================== =====================
    [32mInfo (332119):     0.523               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    [32mInfo (332119):     0.540               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    [32mInfo (332119):     0.625               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    [32mInfo (332119):     3.569               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    [32mInfo (332119):     9.730               0.000 FPGA_CLK1_50 
    [32mInfo (332119):    14.209               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
[32mInfo (332114): Report Metastability: Found 25 synchronizer chains.
    [32mInfo (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    [32mInfo (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    [32mInfo (332114): Number of Synchronizer Chains Found: 25
    [32mInfo (332114): Shortest Synchronizer Chain: 2 Registers
    [32mInfo (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.160
    [32mInfo (332114): Worst Case Available Settling Time: 14.467 ns
    [32mInfo (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    [32mInfo (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0
    [32mInfo (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    [32mInfo (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
[32mInfo: Initializing DDR database for CORE hps_sdram_p0
[32mInfo: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
[32mInfo (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574
    [32mInfo (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    [32mInfo (332115): -setup
    [32mInfo (332115): -npaths 10
    [32mInfo (332115): -detail full_path
    [32mInfo (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (setup)}
[32mInfo (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164
    [32mInfo (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    [32mInfo (332115): -hold
    [32mInfo (332115): -npaths 10
    [32mInfo (332115): -detail full_path
    [32mInfo (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (hold)}
[32mInfo (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040
    [32mInfo (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    [32mInfo (332115): -recovery
    [32mInfo (332115): -npaths 10
    [32mInfo (332115): -detail full_path
    [32mInfo (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
[32mInfo (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562
    [32mInfo (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    [32mInfo (332115): -removal
    [32mInfo (332115): -npaths 10
    [32mInfo (332115): -detail full_path
    [32mInfo (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
[32mInfo: Core: hps_sdram_p0 - Instance: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
[32mInfo:                                                          setup  hold
[32mInfo: Address Command (Slow 1100mV 100C Model)              |  0.537  0.503
[32mInfo: Bus Turnaround Time (Slow 1100mV 100C Model)          |  2.043     --
[32mInfo: Core (Slow 1100mV 100C Model)                         |  1.574  0.164
[32mInfo: Core Recovery/Removal (Slow 1100mV 100C Model)        |   3.04  0.562
[32mInfo: DQS vs CK (Slow 1100mV 100C Model)                    |  0.475  0.409
[32mInfo: Postamble (Slow 1100mV 100C Model)                    |  0.371  0.371
[32mInfo: Read Capture (Slow 1100mV 100C Model)                 |   0.18  0.133
[32mInfo: Write (Slow 1100mV 100C Model)                        |  0.165   0.17
[32mInfo (332102): Design is not fully constrained for setup requirements
[32mInfo (332102): Design is not fully constrained for hold requirements
[32mInfo (144001): Generated suppressed messages file /cal/homes/suzukawa/Documents/SE/SE204/henry-suzukawa/controleur_video/SoCFPGA/syn/output_files/Top.sta.smsg
[32mInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    [32mInfo: Peak virtual memory: 1377 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:22:45 2020
    [32mInfo: Elapsed time: 00:00:12
    [32mInfo: Total CPU time (on all processors): 00:00:11
[32mInfo (23030): Evaluation of Tcl script ./scripts/full_compile.tcl was successful
[32mInfo: Quartus Prime Shell was successful. 0 errors, 22 warnings
    [32mInfo: Peak virtual memory: 956 megabytes
    [32mInfo: Processing ended: Tue Jan 14 19:22:46 2020
    [32mInfo: Elapsed time: 00:07:12
    [32mInfo: Total CPU time (on all processors): 00:11:34
