{
  "Top": "mod_sub",
  "RtlTop": "mod_sub",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "-ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "ix": {
      "index": "0",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "ix_V"
      }
    },
    "qx": {
      "index": "1",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "qx_V"
      }
    },
    "i_mod": {
      "index": "2",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "8",
        "interfaceRef": "i_mod_V"
      }
    },
    "q_mod": {
      "index": "3",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "8",
        "interfaceRef": "q_mod_V"
      }
    },
    "iy": {
      "index": "4",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "iy_V"
      }
    },
    "qy": {
      "index": "5",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "qy_V"
      }
    },
    "period": {
      "index": "6",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "period_V"
      }
    },
    "mux": {
      "index": "7",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "2",
        "interfaceRef": "mux_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "100",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "12.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 100.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mod_sub",
    "Version": "1.0",
    "DisplayName": "Mod_sub",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/sources\/mod_sub.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w1_d2_A.vhd",
      "impl\/vhdl\/fifo_w2_d3_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/freqm.vhd",
      "impl\/vhdl\/mod_sub_entry23.vhd",
      "impl\/vhdl\/o_mux.vhd",
      "impl\/vhdl\/phasm.vhd",
      "impl\/vhdl\/start_for_freqm_U0.vhd",
      "impl\/vhdl\/start_for_phasm_U0.vhd",
      "impl\/vhdl\/mod_sub.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w1_d2_A.v",
      "impl\/verilog\/fifo_w2_d3_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/freqm.v",
      "impl\/verilog\/mod_sub_entry23.v",
      "impl\/verilog\/o_mux.v",
      "impl\/verilog\/phasm.v",
      "impl\/verilog\/start_for_freqm_U0.v",
      "impl\/verilog\/start_for_phasm_U0.v",
      "impl\/verilog\/mod_sub.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/work\/radar_course\/lesson_8\/vivado\/hls\/mod_sub\/solution1\/.autopilot\/db\/mod_sub.design.xml",
    "DebugDir": "D:\/work\/radar_course\/lesson_8\/vivado\/hls\/mod_sub\/solution1\/.debug",
    "ProtoInst": ["D:\/work\/radar_course\/lesson_8\/vivado\/hls\/mod_sub\/solution1\/.debug\/mod_sub.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "i_mod_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "i_mod_V",
      "bundle_role": "default"
    },
    "ix_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ix_V",
      "bundle_role": "default"
    },
    "iy_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "iy_V",
      "bundle_role": "default"
    },
    "mux_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }},
      "bundle_name": "mux_V",
      "bundle_role": "default"
    },
    "period_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "period_V",
      "bundle_role": "default"
    },
    "q_mod_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "q_mod_V",
      "bundle_role": "default"
    },
    "qx_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "qx_V",
      "bundle_role": "default"
    },
    "qy_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "qy_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ix_V": {
      "dir": "in",
      "width": "32"
    },
    "ix_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "qx_V": {
      "dir": "in",
      "width": "32"
    },
    "qx_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "i_mod_V": {
      "dir": "in",
      "width": "8"
    },
    "i_mod_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "q_mod_V": {
      "dir": "in",
      "width": "8"
    },
    "q_mod_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "iy_V": {
      "dir": "out",
      "width": "32"
    },
    "iy_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "qy_V": {
      "dir": "out",
      "width": "32"
    },
    "qy_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "period_V": {
      "dir": "in",
      "width": "8"
    },
    "period_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "mux_V": {
      "dir": "in",
      "width": "2"
    },
    "mux_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mod_sub",
      "Instances": [
        {
          "ModuleName": "o_mux",
          "InstanceName": "o_mux_U0"
        },
        {
          "ModuleName": "freqm",
          "InstanceName": "freqm_U0"
        },
        {
          "ModuleName": "phasm",
          "InstanceName": "phasm_U0"
        },
        {
          "ModuleName": "mod_sub_entry23",
          "InstanceName": "mod_sub_entry23_U0"
        }
      ]
    },
    "Info": {
      "mod_sub_entry23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "freqm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "phasm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "o_mux": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "mod_sub": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mod_sub_entry23": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "3.401"
        },
        "Area": {
          "FF": "3",
          "LUT": "43",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "freqm": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "12.347"
        },
        "Area": {
          "DSP48E": "8",
          "FF": "66",
          "LUT": "176",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "phasm": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "4.715"
        },
        "Area": {
          "FF": "12",
          "LUT": "30",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "o_mux": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "5.763"
        },
        "Area": {
          "FF": "66",
          "LUT": "162",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "mod_sub": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "12.347"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "8",
          "FF": "204",
          "LUT": "780",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mod_sub",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-12-22 12:50:27 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1.2"
  }
}
