#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001de5eefa110 .scope module, "test_d_latch_g" "test_d_latch_g" 2 1;
 .timescale 0 0;
v000001de5eefcd00_0 .var "CLK", 0 0;
v000001de5eefbab0_0 .var "D", 0 0;
v000001de5eefbb50_0 .net "Q", 0 0, v000001de5eefcbc0_0;  1 drivers
v000001de5eefbbf0_0 .net "Qbar", 0 0, v000001de5eefcc60_0;  1 drivers
S_000001de5eefc990 .scope module, "dlb" "d_latch" 2 5, 3 1 0, S_000001de5eefa110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "En";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v000001de5eefa2a0_0 .net "D", 0 0, v000001de5eefbab0_0;  1 drivers
v000001de5eefcb20_0 .net "En", 0 0, v000001de5eefcd00_0;  1 drivers
v000001de5eefcbc0_0 .var "Q", 0 0;
v000001de5eefcc60_0 .var "Qbar", 0 0;
E_000001de5eef89a0 .event anyedge, v000001de5eefcb20_0, v000001de5eefa2a0_0;
    .scope S_000001de5eefc990;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefcbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de5eefcc60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001de5eefc990;
T_1 ;
    %wait E_000001de5eef89a0;
    %load/vec4 v000001de5eefcb20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001de5eefa2a0_0;
    %assign/vec4 v000001de5eefcbc0_0, 0;
    %load/vec4 v000001de5eefa2a0_0;
    %inv;
    %assign/vec4 v000001de5eefcc60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001de5eefcbc0_0;
    %assign/vec4 v000001de5eefcbc0_0, 0;
    %load/vec4 v000001de5eefcc60_0;
    %assign/vec4 v000001de5eefcc60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001de5eefa110;
T_2 ;
    %vpi_call 2 13 "$monitor", "D=%b, En=%b, Q=%b, Qbar=%b", v000001de5eefbab0_0, v000001de5eefcd00_0, v000001de5eefbb50_0, v000001de5eefbbf0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefbab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de5eefcd00_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tests\d-latch-test-b.v";
    ".\components\primitive\behavioural\d-latch-b.v";
