
SpaceCenter_NucleoTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08005294  08005294  00015294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053b0  080053b0  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  080053b0  080053b0  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  080053b0  080053b0  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080053b0  080053b0  000153b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080053b8  080053b8  000153b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080053c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  20000090  08005450  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08005450  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014066  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002fc2  00000000  00000000  0003411e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f18  00000000  00000000  000370e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d68  00000000  00000000  00037ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004e83  00000000  00000000  00038d60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fb14  00000000  00000000  0003dbe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007f843  00000000  00000000  0004d6f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ccf3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000343c  00000000  00000000  000ccfb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000090 	.word	0x20000090
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800527c 	.word	0x0800527c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000094 	.word	0x20000094
 8000104:	0800527c 	.word	0x0800527c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN8NeoPixelC1Et>:
#include "NeoPixel.hpp"
#include <stdlib.h>
extern TIM_HandleTypeDef htim2;
extern DMA_HandleTypeDef hdma_tim2_ch1;

NeoPixel::NeoPixel(uint16_t n) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	000a      	movs	r2, r1
 800022a:	1cbb      	adds	r3, r7, #2
 800022c:	801a      	strh	r2, [r3, #0]
  updateLength(n);
 800022e:	1cbb      	adds	r3, r7, #2
 8000230:	881a      	ldrh	r2, [r3, #0]
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	0011      	movs	r1, r2
 8000236:	0018      	movs	r0, r3
 8000238:	f000 f80e 	bl	8000258 <_ZN8NeoPixel12updateLengthEt>
}
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	0018      	movs	r0, r3
 8000240:	46bd      	mov	sp, r7
 8000242:	b002      	add	sp, #8
 8000244:	bd80      	pop	{r7, pc}

08000246 <_ZN8NeoPixelD1Ev>:

NeoPixel::~NeoPixel() {
 8000246:	b580      	push	{r7, lr}
 8000248:	b082      	sub	sp, #8
 800024a:	af00      	add	r7, sp, #0
 800024c:	6078      	str	r0, [r7, #4]
}
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	0018      	movs	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	b002      	add	sp, #8
 8000256:	bd80      	pop	{r7, pc}

08000258 <_ZN8NeoPixel12updateLengthEt>:

void NeoPixel::updateLength(uint16_t n) {
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
 8000260:	000a      	movs	r2, r1
 8000262:	1cbb      	adds	r3, r7, #2
 8000264:	801a      	strh	r2, [r3, #0]

  // Allocate new data -- note: ALL PIXELS ARE CLEARED
  numBytes = n * 3;
 8000266:	1cbb      	adds	r3, r7, #2
 8000268:	881b      	ldrh	r3, [r3, #0]
 800026a:	1c1a      	adds	r2, r3, #0
 800026c:	1892      	adds	r2, r2, r2
 800026e:	18d3      	adds	r3, r2, r3
 8000270:	b29a      	uxth	r2, r3
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	805a      	strh	r2, [r3, #2]
  pixels = (uint8_t *)malloc(numBytes);
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	885b      	ldrh	r3, [r3, #2]
 800027a:	0018      	movs	r0, r3
 800027c:	f004 ff7a 	bl	8005174 <malloc>
 8000280:	0003      	movs	r3, r0
 8000282:	001a      	movs	r2, r3
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	605a      	str	r2, [r3, #4]
  numLEDs = n;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	1cba      	adds	r2, r7, #2
 800028c:	8812      	ldrh	r2, [r2, #0]
 800028e:	801a      	strh	r2, [r3, #0]
}
 8000290:	46c0      	nop			; (mov r8, r8)
 8000292:	46bd      	mov	sp, r7
 8000294:	b002      	add	sp, #8
 8000296:	bd80      	pop	{r7, pc}

08000298 <_ZN8NeoPixel13setPixelColorEthhh>:

void NeoPixel::setPixelColor(uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
 8000298:	b590      	push	{r4, r7, lr}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	000c      	movs	r4, r1
 80002a2:	0010      	movs	r0, r2
 80002a4:	0019      	movs	r1, r3
 80002a6:	1cbb      	adds	r3, r7, #2
 80002a8:	1c22      	adds	r2, r4, #0
 80002aa:	801a      	strh	r2, [r3, #0]
 80002ac:	1c7b      	adds	r3, r7, #1
 80002ae:	1c02      	adds	r2, r0, #0
 80002b0:	701a      	strb	r2, [r3, #0]
 80002b2:	003b      	movs	r3, r7
 80002b4:	1c0a      	adds	r2, r1, #0
 80002b6:	701a      	strb	r2, [r3, #0]
  pixels[n * 3] = r;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6859      	ldr	r1, [r3, #4]
 80002bc:	1cbb      	adds	r3, r7, #2
 80002be:	881a      	ldrh	r2, [r3, #0]
 80002c0:	0013      	movs	r3, r2
 80002c2:	005b      	lsls	r3, r3, #1
 80002c4:	189b      	adds	r3, r3, r2
 80002c6:	18cb      	adds	r3, r1, r3
 80002c8:	1c7a      	adds	r2, r7, #1
 80002ca:	7812      	ldrb	r2, [r2, #0]
 80002cc:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 1] = g;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	6859      	ldr	r1, [r3, #4]
 80002d2:	1cbb      	adds	r3, r7, #2
 80002d4:	881a      	ldrh	r2, [r3, #0]
 80002d6:	0013      	movs	r3, r2
 80002d8:	005b      	lsls	r3, r3, #1
 80002da:	189b      	adds	r3, r3, r2
 80002dc:	3301      	adds	r3, #1
 80002de:	18cb      	adds	r3, r1, r3
 80002e0:	003a      	movs	r2, r7
 80002e2:	7812      	ldrb	r2, [r2, #0]
 80002e4:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 2] = b;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	6859      	ldr	r1, [r3, #4]
 80002ea:	1cbb      	adds	r3, r7, #2
 80002ec:	881a      	ldrh	r2, [r3, #0]
 80002ee:	0013      	movs	r3, r2
 80002f0:	005b      	lsls	r3, r3, #1
 80002f2:	189b      	adds	r3, r3, r2
 80002f4:	3302      	adds	r3, #2
 80002f6:	18cb      	adds	r3, r1, r3
 80002f8:	2218      	movs	r2, #24
 80002fa:	18ba      	adds	r2, r7, r2
 80002fc:	7812      	ldrb	r2, [r2, #0]
 80002fe:	701a      	strb	r2, [r3, #0]
}
 8000300:	46c0      	nop			; (mov r8, r8)
 8000302:	46bd      	mov	sp, r7
 8000304:	b003      	add	sp, #12
 8000306:	bd90      	pop	{r4, r7, pc}

08000308 <_ZN8NeoPixel4showEv>:

void NeoPixel::show(void) {
 8000308:	b580      	push	{r7, lr}
 800030a:	b084      	sub	sp, #16
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]

  wr_buf_p = 0;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2200      	movs	r2, #0
 8000314:	639a      	str	r2, [r3, #56]	; 0x38

  if(wr_buf_p != 0 || hdma_tim2_ch1.State != HAL_DMA_STATE_READY) {
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800031a:	2b00      	cmp	r3, #0
 800031c:	d105      	bne.n	800032a <_ZN8NeoPixel4showEv+0x22>
 800031e:	4b74      	ldr	r3, [pc, #464]	; (80004f0 <_ZN8NeoPixel4showEv+0x1e8>)
 8000320:	2221      	movs	r2, #33	; 0x21
 8000322:	5c9b      	ldrb	r3, [r3, r2]
 8000324:	b2db      	uxtb	r3, r3
 8000326:	2b01      	cmp	r3, #1
 8000328:	d001      	beq.n	800032e <_ZN8NeoPixel4showEv+0x26>
 800032a:	2301      	movs	r3, #1
 800032c:	e000      	b.n	8000330 <_ZN8NeoPixel4showEv+0x28>
 800032e:	2300      	movs	r3, #0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d01e      	beq.n	8000372 <_ZN8NeoPixel4showEv+0x6a>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8000334:	230f      	movs	r3, #15
 8000336:	18fb      	adds	r3, r7, r3
 8000338:	2200      	movs	r2, #0
 800033a:	701a      	strb	r2, [r3, #0]
 800033c:	230f      	movs	r3, #15
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2b2f      	cmp	r3, #47	; 0x2f
 8000344:	d80c      	bhi.n	8000360 <_ZN8NeoPixel4showEv+0x58>
 8000346:	210f      	movs	r1, #15
 8000348:	187b      	adds	r3, r7, r1
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	687a      	ldr	r2, [r7, #4]
 800034e:	18d3      	adds	r3, r2, r3
 8000350:	2200      	movs	r2, #0
 8000352:	721a      	strb	r2, [r3, #8]
 8000354:	187b      	adds	r3, r7, r1
 8000356:	187a      	adds	r2, r7, r1
 8000358:	7812      	ldrb	r2, [r2, #0]
 800035a:	3201      	adds	r2, #1
 800035c:	701a      	strb	r2, [r3, #0]
 800035e:	e7ed      	b.n	800033c <_ZN8NeoPixel4showEv+0x34>
    wr_buf_p = 0;
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	2200      	movs	r2, #0
 8000364:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000366:	4b63      	ldr	r3, [pc, #396]	; (80004f4 <_ZN8NeoPixel4showEv+0x1ec>)
 8000368:	2100      	movs	r1, #0
 800036a:	0018      	movs	r0, r3
 800036c:	f002 f9dc 	bl	8002728 <HAL_TIM_PWM_Stop_DMA>
    return;
 8000370:	e0bb      	b.n	80004ea <_ZN8NeoPixel4showEv+0x1e2>
  }
  // Ooh boi the first data buffer half (and the second!)
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8000372:	2300      	movs	r3, #0
 8000374:	60bb      	str	r3, [r7, #8]
 8000376:	68bb      	ldr	r3, [r7, #8]
 8000378:	2b07      	cmp	r3, #7
 800037a:	d900      	bls.n	800037e <_ZN8NeoPixel4showEv+0x76>
 800037c:	e0aa      	b.n	80004d4 <_ZN8NeoPixel4showEv+0x1cc>
    wr_buf[i     ] = PWM_LO << (((pixels[0] << i) & 0x80) > 0);
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	685b      	ldr	r3, [r3, #4]
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	001a      	movs	r2, r3
 8000386:	68bb      	ldr	r3, [r7, #8]
 8000388:	409a      	lsls	r2, r3
 800038a:	0013      	movs	r3, r2
 800038c:	2280      	movs	r2, #128	; 0x80
 800038e:	4013      	ands	r3, r2
 8000390:	2b00      	cmp	r3, #0
 8000392:	dd01      	ble.n	8000398 <_ZN8NeoPixel4showEv+0x90>
 8000394:	2126      	movs	r1, #38	; 0x26
 8000396:	e000      	b.n	800039a <_ZN8NeoPixel4showEv+0x92>
 8000398:	2113      	movs	r1, #19
 800039a:	687a      	ldr	r2, [r7, #4]
 800039c:	68bb      	ldr	r3, [r7, #8]
 800039e:	18d3      	adds	r3, r2, r3
 80003a0:	3308      	adds	r3, #8
 80003a2:	1c0a      	adds	r2, r1, #0
 80003a4:	701a      	strb	r2, [r3, #0]
    wr_buf[i +  8] = PWM_LO << (((pixels[1] << i) & 0x80) > 0);
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	685b      	ldr	r3, [r3, #4]
 80003aa:	3301      	adds	r3, #1
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	001a      	movs	r2, r3
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	409a      	lsls	r2, r3
 80003b4:	0013      	movs	r3, r2
 80003b6:	2280      	movs	r2, #128	; 0x80
 80003b8:	4013      	ands	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	dd01      	ble.n	80003c2 <_ZN8NeoPixel4showEv+0xba>
 80003be:	2126      	movs	r1, #38	; 0x26
 80003c0:	e000      	b.n	80003c4 <_ZN8NeoPixel4showEv+0xbc>
 80003c2:	2113      	movs	r1, #19
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	3308      	adds	r3, #8
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	18d3      	adds	r3, r2, r3
 80003cc:	1c0a      	adds	r2, r1, #0
 80003ce:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 16] = PWM_LO << (((pixels[2] << i) & 0x80) > 0);
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	685b      	ldr	r3, [r3, #4]
 80003d4:	3302      	adds	r3, #2
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	001a      	movs	r2, r3
 80003da:	68bb      	ldr	r3, [r7, #8]
 80003dc:	409a      	lsls	r2, r3
 80003de:	0013      	movs	r3, r2
 80003e0:	2280      	movs	r2, #128	; 0x80
 80003e2:	4013      	ands	r3, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	dd01      	ble.n	80003ec <_ZN8NeoPixel4showEv+0xe4>
 80003e8:	2126      	movs	r1, #38	; 0x26
 80003ea:	e000      	b.n	80003ee <_ZN8NeoPixel4showEv+0xe6>
 80003ec:	2113      	movs	r1, #19
 80003ee:	68bb      	ldr	r3, [r7, #8]
 80003f0:	3310      	adds	r3, #16
 80003f2:	687a      	ldr	r2, [r7, #4]
 80003f4:	18d3      	adds	r3, r2, r3
 80003f6:	1c0a      	adds	r2, r1, #0
 80003f8:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 24] = PWM_LO << (((pixels[3] << i) & 0x80) > 0);
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	685b      	ldr	r3, [r3, #4]
 80003fe:	3303      	adds	r3, #3
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	001a      	movs	r2, r3
 8000404:	68bb      	ldr	r3, [r7, #8]
 8000406:	409a      	lsls	r2, r3
 8000408:	0013      	movs	r3, r2
 800040a:	2280      	movs	r2, #128	; 0x80
 800040c:	4013      	ands	r3, r2
 800040e:	2b00      	cmp	r3, #0
 8000410:	dd01      	ble.n	8000416 <_ZN8NeoPixel4showEv+0x10e>
 8000412:	2126      	movs	r1, #38	; 0x26
 8000414:	e000      	b.n	8000418 <_ZN8NeoPixel4showEv+0x110>
 8000416:	2113      	movs	r1, #19
 8000418:	68bb      	ldr	r3, [r7, #8]
 800041a:	3318      	adds	r3, #24
 800041c:	687a      	ldr	r2, [r7, #4]
 800041e:	18d3      	adds	r3, r2, r3
 8000420:	1c0a      	adds	r2, r1, #0
 8000422:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 32] = PWM_LO << (((pixels[4] << i) & 0x80) > 0);
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	685b      	ldr	r3, [r3, #4]
 8000428:	3304      	adds	r3, #4
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	001a      	movs	r2, r3
 800042e:	68bb      	ldr	r3, [r7, #8]
 8000430:	409a      	lsls	r2, r3
 8000432:	0013      	movs	r3, r2
 8000434:	2280      	movs	r2, #128	; 0x80
 8000436:	4013      	ands	r3, r2
 8000438:	2b00      	cmp	r3, #0
 800043a:	dd01      	ble.n	8000440 <_ZN8NeoPixel4showEv+0x138>
 800043c:	2126      	movs	r1, #38	; 0x26
 800043e:	e000      	b.n	8000442 <_ZN8NeoPixel4showEv+0x13a>
 8000440:	2113      	movs	r1, #19
 8000442:	68bb      	ldr	r3, [r7, #8]
 8000444:	3320      	adds	r3, #32
 8000446:	687a      	ldr	r2, [r7, #4]
 8000448:	18d3      	adds	r3, r2, r3
 800044a:	1c0a      	adds	r2, r1, #0
 800044c:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 40] = PWM_LO << (((pixels[5] << i) & 0x80) > 0);
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	3305      	adds	r3, #5
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	001a      	movs	r2, r3
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	409a      	lsls	r2, r3
 800045c:	0013      	movs	r3, r2
 800045e:	2280      	movs	r2, #128	; 0x80
 8000460:	4013      	ands	r3, r2
 8000462:	2b00      	cmp	r3, #0
 8000464:	dd01      	ble.n	800046a <_ZN8NeoPixel4showEv+0x162>
 8000466:	2126      	movs	r1, #38	; 0x26
 8000468:	e000      	b.n	800046c <_ZN8NeoPixel4showEv+0x164>
 800046a:	2113      	movs	r1, #19
 800046c:	68bb      	ldr	r3, [r7, #8]
 800046e:	3328      	adds	r3, #40	; 0x28
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	18d3      	adds	r3, r2, r3
 8000474:	1c0a      	adds	r2, r1, #0
 8000476:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 48] = PWM_LO << (((pixels[6] << i) & 0x80) > 0);
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	685b      	ldr	r3, [r3, #4]
 800047c:	3306      	adds	r3, #6
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	001a      	movs	r2, r3
 8000482:	68bb      	ldr	r3, [r7, #8]
 8000484:	409a      	lsls	r2, r3
 8000486:	0013      	movs	r3, r2
 8000488:	2280      	movs	r2, #128	; 0x80
 800048a:	4013      	ands	r3, r2
 800048c:	2b00      	cmp	r3, #0
 800048e:	dd01      	ble.n	8000494 <_ZN8NeoPixel4showEv+0x18c>
 8000490:	2126      	movs	r1, #38	; 0x26
 8000492:	e000      	b.n	8000496 <_ZN8NeoPixel4showEv+0x18e>
 8000494:	2113      	movs	r1, #19
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	3330      	adds	r3, #48	; 0x30
 800049a:	687a      	ldr	r2, [r7, #4]
 800049c:	18d3      	adds	r3, r2, r3
 800049e:	1c0a      	adds	r2, r1, #0
 80004a0:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 56] = PWM_LO << (((pixels[7] << i) & 0x80) > 0);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	685b      	ldr	r3, [r3, #4]
 80004a6:	3307      	adds	r3, #7
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	001a      	movs	r2, r3
 80004ac:	68bb      	ldr	r3, [r7, #8]
 80004ae:	409a      	lsls	r2, r3
 80004b0:	0013      	movs	r3, r2
 80004b2:	2280      	movs	r2, #128	; 0x80
 80004b4:	4013      	ands	r3, r2
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	dd01      	ble.n	80004be <_ZN8NeoPixel4showEv+0x1b6>
 80004ba:	2126      	movs	r1, #38	; 0x26
 80004bc:	e000      	b.n	80004c0 <_ZN8NeoPixel4showEv+0x1b8>
 80004be:	2113      	movs	r1, #19
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	3338      	adds	r3, #56	; 0x38
 80004c4:	687a      	ldr	r2, [r7, #4]
 80004c6:	18d3      	adds	r3, r2, r3
 80004c8:	1c0a      	adds	r2, r1, #0
 80004ca:	721a      	strb	r2, [r3, #8]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80004cc:	68bb      	ldr	r3, [r7, #8]
 80004ce:	3301      	adds	r3, #1
 80004d0:	60bb      	str	r3, [r7, #8]
 80004d2:	e750      	b.n	8000376 <_ZN8NeoPixel4showEv+0x6e>
  }

  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)wr_buf, WR_BUF_LEN);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	3308      	adds	r3, #8
 80004d8:	001a      	movs	r2, r3
 80004da:	4806      	ldr	r0, [pc, #24]	; (80004f4 <_ZN8NeoPixel4showEv+0x1ec>)
 80004dc:	2330      	movs	r3, #48	; 0x30
 80004de:	2100      	movs	r1, #0
 80004e0:	f002 f816 	bl	8002510 <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2; // Since we're ready for the next buffer
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2202      	movs	r2, #2
 80004e8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80004ea:	46bd      	mov	sp, r7
 80004ec:	b004      	add	sp, #16
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	200000ec 	.word	0x200000ec
 80004f4:	200000ac 	.word	0x200000ac

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f000 fde1 	bl	80010c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 f887 	bl	8000614 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000506:	f000 f9f3 	bl	80008f0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800050a:	f000 f9d3 	bl	80008b4 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800050e:	f000 f99d 	bl	800084c <_ZL19MX_USART2_UART_Initv>
  MX_TSC_Init();
 8000512:	f000 f955 	bl	80007c0 <_ZL11MX_TSC_Initv>
  MX_TOUCHSENSING_Init();
 8000516:	f004 fd6f 	bl	8004ff8 <MX_TOUCHSENSING_Init>
  MX_TIM2_Init();
 800051a:	f000 f8bf 	bl	800069c <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
  tsl_user_Init();
 800051e:	f004 fd73 	bl	8005008 <tsl_user_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  TSL_StateId_enum_T touch_st_last;
  tsl_user_Exec();
 8000522:	f004 fd85 	bl	8005030 <tsl_user_Exec>
  touch_st_last = MyTKeysB[0].p_Data->StateId;
 8000526:	4b39      	ldr	r3, [pc, #228]	; (800060c <main+0x114>)
 8000528:	681a      	ldr	r2, [r3, #0]
 800052a:	1dfb      	adds	r3, r7, #7
 800052c:	7812      	ldrb	r2, [r2, #0]
 800052e:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000530:	2390      	movs	r3, #144	; 0x90
 8000532:	05db      	lsls	r3, r3, #23
 8000534:	2200      	movs	r2, #0
 8000536:	2108      	movs	r1, #8
 8000538:	0018      	movs	r0, r3
 800053a:	f001 fa6d 	bl	8001a18 <HAL_GPIO_WritePin>
  pix.setPixelColor(0, 0, 0, 255);
 800053e:	4834      	ldr	r0, [pc, #208]	; (8000610 <main+0x118>)
 8000540:	23ff      	movs	r3, #255	; 0xff
 8000542:	9300      	str	r3, [sp, #0]
 8000544:	2300      	movs	r3, #0
 8000546:	2200      	movs	r2, #0
 8000548:	2100      	movs	r1, #0
 800054a:	f7ff fea5 	bl	8000298 <_ZN8NeoPixel13setPixelColorEthhh>
  pix.setPixelColor(1, 0, 0, 255);
 800054e:	4830      	ldr	r0, [pc, #192]	; (8000610 <main+0x118>)
 8000550:	23ff      	movs	r3, #255	; 0xff
 8000552:	9300      	str	r3, [sp, #0]
 8000554:	2300      	movs	r3, #0
 8000556:	2200      	movs	r2, #0
 8000558:	2101      	movs	r1, #1
 800055a:	f7ff fe9d 	bl	8000298 <_ZN8NeoPixel13setPixelColorEthhh>
  pix.show();
 800055e:	4b2c      	ldr	r3, [pc, #176]	; (8000610 <main+0x118>)
 8000560:	0018      	movs	r0, r3
 8000562:	f7ff fed1 	bl	8000308 <_ZN8NeoPixel4showEv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	tsl_user_Exec();
 8000566:	f004 fd63 	bl	8005030 <tsl_user_Exec>
	if (MyTKeysB[0].p_Data->StateId != touch_st_last) {
 800056a:	4b28      	ldr	r3, [pc, #160]	; (800060c <main+0x114>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	1dfa      	adds	r2, r7, #7
 8000572:	7812      	ldrb	r2, [r2, #0]
 8000574:	429a      	cmp	r2, r3
 8000576:	d040      	beq.n	80005fa <main+0x102>
		if (MyTKeysB[0].p_Data->StateId == TSL_STATEID_DETECT) {
 8000578:	4b24      	ldr	r3, [pc, #144]	; (800060c <main+0x114>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b0a      	cmp	r3, #10
 8000580:	d11b      	bne.n	80005ba <main+0xc2>
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000582:	2390      	movs	r3, #144	; 0x90
 8000584:	05db      	lsls	r3, r3, #23
 8000586:	2201      	movs	r2, #1
 8000588:	2108      	movs	r1, #8
 800058a:	0018      	movs	r0, r3
 800058c:	f001 fa44 	bl	8001a18 <HAL_GPIO_WritePin>
		  pix.setPixelColor(0, 255, 0, 0);
 8000590:	481f      	ldr	r0, [pc, #124]	; (8000610 <main+0x118>)
 8000592:	2300      	movs	r3, #0
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	2300      	movs	r3, #0
 8000598:	22ff      	movs	r2, #255	; 0xff
 800059a:	2100      	movs	r1, #0
 800059c:	f7ff fe7c 	bl	8000298 <_ZN8NeoPixel13setPixelColorEthhh>
		  pix.setPixelColor(1, 255, 0, 0);
 80005a0:	481b      	ldr	r0, [pc, #108]	; (8000610 <main+0x118>)
 80005a2:	2300      	movs	r3, #0
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2300      	movs	r3, #0
 80005a8:	22ff      	movs	r2, #255	; 0xff
 80005aa:	2101      	movs	r1, #1
 80005ac:	f7ff fe74 	bl	8000298 <_ZN8NeoPixel13setPixelColorEthhh>
		  pix.show();
 80005b0:	4b17      	ldr	r3, [pc, #92]	; (8000610 <main+0x118>)
 80005b2:	0018      	movs	r0, r3
 80005b4:	f7ff fea8 	bl	8000308 <_ZN8NeoPixel4showEv>
 80005b8:	e01f      	b.n	80005fa <main+0x102>
		} else if (MyTKeysB[0].p_Data->StateId == TSL_STATEID_RELEASE) {
 80005ba:	4b14      	ldr	r3, [pc, #80]	; (800060c <main+0x114>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b02      	cmp	r3, #2
 80005c2:	d11a      	bne.n	80005fa <main+0x102>
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005c4:	2390      	movs	r3, #144	; 0x90
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	2200      	movs	r2, #0
 80005ca:	2108      	movs	r1, #8
 80005cc:	0018      	movs	r0, r3
 80005ce:	f001 fa23 	bl	8001a18 <HAL_GPIO_WritePin>
		  pix.setPixelColor(0, 0, 0, 255);
 80005d2:	480f      	ldr	r0, [pc, #60]	; (8000610 <main+0x118>)
 80005d4:	23ff      	movs	r3, #255	; 0xff
 80005d6:	9300      	str	r3, [sp, #0]
 80005d8:	2300      	movs	r3, #0
 80005da:	2200      	movs	r2, #0
 80005dc:	2100      	movs	r1, #0
 80005de:	f7ff fe5b 	bl	8000298 <_ZN8NeoPixel13setPixelColorEthhh>
		  pix.setPixelColor(1, 0, 0, 255);
 80005e2:	480b      	ldr	r0, [pc, #44]	; (8000610 <main+0x118>)
 80005e4:	23ff      	movs	r3, #255	; 0xff
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2300      	movs	r3, #0
 80005ea:	2200      	movs	r2, #0
 80005ec:	2101      	movs	r1, #1
 80005ee:	f7ff fe53 	bl	8000298 <_ZN8NeoPixel13setPixelColorEthhh>
		  pix.show();
 80005f2:	4b07      	ldr	r3, [pc, #28]	; (8000610 <main+0x118>)
 80005f4:	0018      	movs	r0, r3
 80005f6:	f7ff fe87 	bl	8000308 <_ZN8NeoPixel4showEv>
		}
	}
	touch_st_last = MyTKeysB[0].p_Data->StateId;
 80005fa:	4b04      	ldr	r3, [pc, #16]	; (800060c <main+0x114>)
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	1dfb      	adds	r3, r7, #7
 8000600:	7812      	ldrb	r2, [r2, #0]
 8000602:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8000604:	2001      	movs	r0, #1
 8000606:	f000 fdc1 	bl	800118c <HAL_Delay>
	tsl_user_Exec();
 800060a:	e7ac      	b.n	8000566 <main+0x6e>
 800060c:	0800539c 	.word	0x0800539c
 8000610:	200001f4 	.word	0x200001f4

08000614 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b590      	push	{r4, r7, lr}
 8000616:	b093      	sub	sp, #76	; 0x4c
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	2414      	movs	r4, #20
 800061c:	193b      	adds	r3, r7, r4
 800061e:	0018      	movs	r0, r3
 8000620:	2334      	movs	r3, #52	; 0x34
 8000622:	001a      	movs	r2, r3
 8000624:	2100      	movs	r1, #0
 8000626:	f004 fdaf 	bl	8005188 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	0018      	movs	r0, r3
 800062e:	2310      	movs	r3, #16
 8000630:	001a      	movs	r2, r3
 8000632:	2100      	movs	r1, #0
 8000634:	f004 fda8 	bl	8005188 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000638:	193b      	adds	r3, r7, r4
 800063a:	2220      	movs	r2, #32
 800063c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800063e:	193b      	adds	r3, r7, r4
 8000640:	2201      	movs	r2, #1
 8000642:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000644:	193b      	adds	r3, r7, r4
 8000646:	2200      	movs	r2, #0
 8000648:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064a:	193b      	adds	r3, r7, r4
 800064c:	0018      	movs	r0, r3
 800064e:	f001 fa01 	bl	8001a54 <HAL_RCC_OscConfig>
 8000652:	0003      	movs	r3, r0
 8000654:	1e5a      	subs	r2, r3, #1
 8000656:	4193      	sbcs	r3, r2
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <_Z18SystemClock_Configv+0x4e>
  {
    Error_Handler();
 800065e:	f000 faed 	bl	8000c3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	2207      	movs	r2, #7
 8000666:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2203      	movs	r2, #3
 800066c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	2101      	movs	r1, #1
 800067e:	0018      	movs	r0, r3
 8000680:	f001 fd6e 	bl	8002160 <HAL_RCC_ClockConfig>
 8000684:	0003      	movs	r3, r0
 8000686:	1e5a      	subs	r2, r3, #1
 8000688:	4193      	sbcs	r3, r2
 800068a:	b2db      	uxtb	r3, r3
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 8000690:	f000 fad4 	bl	8000c3c <Error_Handler>
  }
}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b013      	add	sp, #76	; 0x4c
 800069a:	bd90      	pop	{r4, r7, pc}

0800069c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b08e      	sub	sp, #56	; 0x38
 80006a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006a2:	2328      	movs	r3, #40	; 0x28
 80006a4:	18fb      	adds	r3, r7, r3
 80006a6:	0018      	movs	r0, r3
 80006a8:	2310      	movs	r3, #16
 80006aa:	001a      	movs	r2, r3
 80006ac:	2100      	movs	r1, #0
 80006ae:	f004 fd6b 	bl	8005188 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006b2:	2320      	movs	r3, #32
 80006b4:	18fb      	adds	r3, r7, r3
 80006b6:	0018      	movs	r0, r3
 80006b8:	2308      	movs	r3, #8
 80006ba:	001a      	movs	r2, r3
 80006bc:	2100      	movs	r1, #0
 80006be:	f004 fd63 	bl	8005188 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	0018      	movs	r0, r3
 80006c6:	231c      	movs	r3, #28
 80006c8:	001a      	movs	r2, r3
 80006ca:	2100      	movs	r1, #0
 80006cc:	f004 fd5c 	bl	8005188 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006d0:	4b3a      	ldr	r3, [pc, #232]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80006d2:	2280      	movs	r2, #128	; 0x80
 80006d4:	05d2      	lsls	r2, r2, #23
 80006d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80006d8:	4b38      	ldr	r3, [pc, #224]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80006da:	2200      	movs	r2, #0
 80006dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006de:	4b37      	ldr	r3, [pc, #220]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 80006e4:	4b35      	ldr	r3, [pc, #212]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80006e6:	223b      	movs	r2, #59	; 0x3b
 80006e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ea:	4b34      	ldr	r3, [pc, #208]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006f0:	4b32      	ldr	r3, [pc, #200]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006f6:	4b31      	ldr	r3, [pc, #196]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80006f8:	0018      	movs	r0, r3
 80006fa:	f001 fea9 	bl	8002450 <HAL_TIM_Base_Init>
 80006fe:	0003      	movs	r3, r0
 8000700:	1e5a      	subs	r2, r3, #1
 8000702:	4193      	sbcs	r3, r2
 8000704:	b2db      	uxtb	r3, r3
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 800070a:	f000 fa97 	bl	8000c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800070e:	2128      	movs	r1, #40	; 0x28
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2280      	movs	r2, #128	; 0x80
 8000714:	0152      	lsls	r2, r2, #5
 8000716:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000718:	187a      	adds	r2, r7, r1
 800071a:	4b28      	ldr	r3, [pc, #160]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 800071c:	0011      	movs	r1, r2
 800071e:	0018      	movs	r0, r3
 8000720:	f002 f964 	bl	80029ec <HAL_TIM_ConfigClockSource>
 8000724:	0003      	movs	r3, r0
 8000726:	1e5a      	subs	r2, r3, #1
 8000728:	4193      	sbcs	r3, r2
 800072a:	b2db      	uxtb	r3, r3
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 8000730:	f000 fa84 	bl	8000c3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000734:	4b21      	ldr	r3, [pc, #132]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 8000736:	0018      	movs	r0, r3
 8000738:	f001 feb6 	bl	80024a8 <HAL_TIM_PWM_Init>
 800073c:	0003      	movs	r3, r0
 800073e:	1e5a      	subs	r2, r3, #1
 8000740:	4193      	sbcs	r3, r2
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 8000748:	f000 fa78 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800074c:	2120      	movs	r1, #32
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800075a:	187a      	adds	r2, r7, r1
 800075c:	4b17      	ldr	r3, [pc, #92]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 800075e:	0011      	movs	r1, r2
 8000760:	0018      	movs	r0, r3
 8000762:	f002 fda3 	bl	80032ac <HAL_TIMEx_MasterConfigSynchronization>
 8000766:	0003      	movs	r3, r0
 8000768:	1e5a      	subs	r2, r3, #1
 800076a:	4193      	sbcs	r3, r2
 800076c:	b2db      	uxtb	r3, r3
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 8000772:	f000 fa63 	bl	8000c3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	2260      	movs	r2, #96	; 0x60
 800077a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	2200      	movs	r2, #0
 8000780:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2204      	movs	r2, #4
 800078c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800078e:	1d39      	adds	r1, r7, #4
 8000790:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 8000792:	2200      	movs	r2, #0
 8000794:	0018      	movs	r0, r3
 8000796:	f002 f871 	bl	800287c <HAL_TIM_PWM_ConfigChannel>
 800079a:	0003      	movs	r3, r0
 800079c:	1e5a      	subs	r2, r3, #1
 800079e:	4193      	sbcs	r3, r2
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <_ZL12MX_TIM2_Initv+0x10e>
  {
    Error_Handler();
 80007a6:	f000 fa49 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80007aa:	4b04      	ldr	r3, [pc, #16]	; (80007bc <_ZL12MX_TIM2_Initv+0x120>)
 80007ac:	0018      	movs	r0, r3
 80007ae:	f000 faf3 	bl	8000d98 <HAL_TIM_MspPostInit>

}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b00e      	add	sp, #56	; 0x38
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	200000ac 	.word	0x200000ac

080007c0 <_ZL11MX_TSC_Initv>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */

  /* USER CODE END TSC_Init 1 */
  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 80007c4:	4b1f      	ldr	r3, [pc, #124]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007c6:	4a20      	ldr	r2, [pc, #128]	; (8000848 <_ZL11MX_TSC_Initv+0x88>)
 80007c8:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 80007ca:	4b1e      	ldr	r3, [pc, #120]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007cc:	2280      	movs	r2, #128	; 0x80
 80007ce:	0552      	lsls	r2, r2, #21
 80007d0:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 80007d2:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007d4:	2280      	movs	r2, #128	; 0x80
 80007d6:	0452      	lsls	r2, r2, #17
 80007d8:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 80007da:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007dc:	2200      	movs	r2, #0
 80007de:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 80007e0:	4b18      	ldr	r3, [pc, #96]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 80007e6:	4b17      	ldr	r3, [pc, #92]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 80007ec:	4b15      	ldr	r3, [pc, #84]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007ee:	2280      	movs	r2, #128	; 0x80
 80007f0:	0192      	lsls	r2, r2, #6
 80007f2:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 80007f4:	4b13      	ldr	r3, [pc, #76]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007f6:	22a0      	movs	r2, #160	; 0xa0
 80007f8:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 80007fa:	4b12      	ldr	r3, [pc, #72]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000800:	4b10      	ldr	r3, [pc, #64]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 8000802:	2200      	movs	r2, #0
 8000804:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000806:	4b0f      	ldr	r3, [pc, #60]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 8000808:	2200      	movs	r2, #0
 800080a:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 800080c:	4b0d      	ldr	r3, [pc, #52]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 800080e:	222c      	movs	r2, #44	; 0x2c
 8000810:	2100      	movs	r1, #0
 8000812:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO2;
 8000814:	4b0b      	ldr	r3, [pc, #44]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 8000816:	2202      	movs	r2, #2
 8000818:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 800081a:	4b0a      	ldr	r3, [pc, #40]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 800081c:	2200      	movs	r2, #0
 800081e:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO1;
 8000820:	4b08      	ldr	r3, [pc, #32]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 8000822:	2201      	movs	r2, #1
 8000824:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000826:	4b07      	ldr	r3, [pc, #28]	; (8000844 <_ZL11MX_TSC_Initv+0x84>)
 8000828:	0018      	movs	r0, r3
 800082a:	f002 fd97 	bl	800335c <HAL_TSC_Init>
 800082e:	0003      	movs	r3, r0
 8000830:	1e5a      	subs	r2, r3, #1
 8000832:	4193      	sbcs	r3, r2
 8000834:	b2db      	uxtb	r3, r3
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <_ZL11MX_TSC_Initv+0x7e>
  {
    Error_Handler();
 800083a:	f000 f9ff 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	20000130 	.word	0x20000130
 8000848:	40024000 	.word	0x40024000

0800084c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000850:	4b16      	ldr	r3, [pc, #88]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000852:	4a17      	ldr	r2, [pc, #92]	; (80008b0 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000854:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000858:	2296      	movs	r2, #150	; 0x96
 800085a:	0212      	lsls	r2, r2, #8
 800085c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800085e:	4b13      	ldr	r3, [pc, #76]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000864:	4b11      	ldr	r3, [pc, #68]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086a:	4b10      	ldr	r3, [pc, #64]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000870:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000872:	220c      	movs	r2, #12
 8000874:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000876:	4b0d      	ldr	r3, [pc, #52]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800087c:	4b0b      	ldr	r3, [pc, #44]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000882:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000888:	4b08      	ldr	r3, [pc, #32]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800088e:	4b07      	ldr	r3, [pc, #28]	; (80008ac <_ZL19MX_USART2_UART_Initv+0x60>)
 8000890:	0018      	movs	r0, r3
 8000892:	f002 fe09 	bl	80034a8 <HAL_UART_Init>
 8000896:	0003      	movs	r3, r0
 8000898:	1e5a      	subs	r2, r3, #1
 800089a:	4193      	sbcs	r3, r2
 800089c:	b2db      	uxtb	r3, r3
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 80008a2:	f000 f9cb 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	20000174 	.word	0x20000174
 80008b0:	40004400 	.word	0x40004400

080008b4 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ba:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <_ZL11MX_DMA_Initv+0x38>)
 80008bc:	695a      	ldr	r2, [r3, #20]
 80008be:	4b0b      	ldr	r3, [pc, #44]	; (80008ec <_ZL11MX_DMA_Initv+0x38>)
 80008c0:	2101      	movs	r1, #1
 80008c2:	430a      	orrs	r2, r1
 80008c4:	615a      	str	r2, [r3, #20]
 80008c6:	4b09      	ldr	r3, [pc, #36]	; (80008ec <_ZL11MX_DMA_Initv+0x38>)
 80008c8:	695b      	ldr	r3, [r3, #20]
 80008ca:	2201      	movs	r2, #1
 80008cc:	4013      	ands	r3, r2
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2100      	movs	r1, #0
 80008d6:	200b      	movs	r0, #11
 80008d8:	f000 fd26 	bl	8001328 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80008dc:	200b      	movs	r0, #11
 80008de:	f000 fd38 	bl	8001352 <HAL_NVIC_EnableIRQ>

}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b002      	add	sp, #8
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	40021000 	.word	0x40021000

080008f0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b590      	push	{r4, r7, lr}
 80008f2:	b089      	sub	sp, #36	; 0x24
 80008f4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	240c      	movs	r4, #12
 80008f8:	193b      	adds	r3, r7, r4
 80008fa:	0018      	movs	r0, r3
 80008fc:	2314      	movs	r3, #20
 80008fe:	001a      	movs	r2, r3
 8000900:	2100      	movs	r1, #0
 8000902:	f004 fc41 	bl	8005188 <memset>

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000906:	4b30      	ldr	r3, [pc, #192]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000908:	695a      	ldr	r2, [r3, #20]
 800090a:	4b2f      	ldr	r3, [pc, #188]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	03c9      	lsls	r1, r1, #15
 8000910:	430a      	orrs	r2, r1
 8000912:	615a      	str	r2, [r3, #20]
 8000914:	4b2c      	ldr	r3, [pc, #176]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000916:	695a      	ldr	r2, [r3, #20]
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	03db      	lsls	r3, r3, #15
 800091c:	4013      	ands	r3, r2
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b29      	ldr	r3, [pc, #164]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000924:	695a      	ldr	r2, [r3, #20]
 8000926:	4b28      	ldr	r3, [pc, #160]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000928:	2180      	movs	r1, #128	; 0x80
 800092a:	0289      	lsls	r1, r1, #10
 800092c:	430a      	orrs	r2, r1
 800092e:	615a      	str	r2, [r3, #20]
 8000930:	4b25      	ldr	r3, [pc, #148]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000932:	695a      	ldr	r2, [r3, #20]
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	029b      	lsls	r3, r3, #10
 8000938:	4013      	ands	r3, r2
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800093e:	4b22      	ldr	r3, [pc, #136]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000940:	695a      	ldr	r2, [r3, #20]
 8000942:	4b21      	ldr	r3, [pc, #132]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 8000944:	2180      	movs	r1, #128	; 0x80
 8000946:	02c9      	lsls	r1, r1, #11
 8000948:	430a      	orrs	r2, r1
 800094a:	615a      	str	r2, [r3, #20]
 800094c:	4b1e      	ldr	r3, [pc, #120]	; (80009c8 <_ZL12MX_GPIO_Initv+0xd8>)
 800094e:	695a      	ldr	r2, [r3, #20]
 8000950:	2380      	movs	r3, #128	; 0x80
 8000952:	02db      	lsls	r3, r3, #11
 8000954:	4013      	ands	r3, r2
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800095a:	2390      	movs	r3, #144	; 0x90
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	2200      	movs	r2, #0
 8000960:	2108      	movs	r1, #8
 8000962:	0018      	movs	r0, r3
 8000964:	f001 f858 	bl	8001a18 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(NEO_PIXEL_GPIO_Port, NEO_PIXEL_Pin, GPIO_PIN_RESET);
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <_ZL12MX_GPIO_Initv+0xdc>)
 800096a:	2200      	movs	r2, #0
 800096c:	2101      	movs	r1, #1
 800096e:	0018      	movs	r0, r3
 8000970:	f001 f852 	bl	8001a18 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : LED_Pin */
	  GPIO_InitStruct.Pin = LED_Pin;
 8000974:	193b      	adds	r3, r7, r4
 8000976:	2208      	movs	r2, #8
 8000978:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	193b      	adds	r3, r7, r4
 800097c:	2201      	movs	r2, #1
 800097e:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	193b      	adds	r3, r7, r4
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	193b      	adds	r3, r7, r4
 8000988:	2200      	movs	r2, #0
 800098a:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800098c:	193a      	adds	r2, r7, r4
 800098e:	2390      	movs	r3, #144	; 0x90
 8000990:	05db      	lsls	r3, r3, #23
 8000992:	0011      	movs	r1, r2
 8000994:	0018      	movs	r0, r3
 8000996:	f000 fed7 	bl	8001748 <HAL_GPIO_Init>

	  /*Configure GPIO pin : NEO_PIXEL_Pin */
	  GPIO_InitStruct.Pin = NEO_PIXEL_Pin;
 800099a:	0021      	movs	r1, r4
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2201      	movs	r2, #1
 80009a0:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2201      	movs	r2, #1
 80009a6:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2203      	movs	r2, #3
 80009b2:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(NEO_PIXEL_GPIO_Port, &GPIO_InitStruct);
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	4a05      	ldr	r2, [pc, #20]	; (80009cc <_ZL12MX_GPIO_Initv+0xdc>)
 80009b8:	0019      	movs	r1, r3
 80009ba:	0010      	movs	r0, r2
 80009bc:	f000 fec4 	bl	8001748 <HAL_GPIO_Init>

}
 80009c0:	46c0      	nop			; (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b009      	add	sp, #36	; 0x24
 80009c6:	bd90      	pop	{r4, r7, pc}
 80009c8:	40021000 	.word	0x40021000
 80009cc:	48000400 	.word	0x48000400

080009d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(pix.wr_buf_p < pix.numLEDs) {
 80009d8:	4b48      	ldr	r3, [pc, #288]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 80009da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009dc:	4a47      	ldr	r2, [pc, #284]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 80009de:	8812      	ldrh	r2, [r2, #0]
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d25e      	bcs.n	8000aa2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd2>
    // We're in. Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80009e4:	2300      	movs	r3, #0
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2b07      	cmp	r3, #7
 80009ec:	d853      	bhi.n	8000a96 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc6>
      pix.wr_buf[i     ] = pix.PWM_LO << (((pix.pixels[3 * pix.wr_buf_p    ] << i) & 0x80) > 0);
 80009ee:	4b43      	ldr	r3, [pc, #268]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 80009f0:	6859      	ldr	r1, [r3, #4]
 80009f2:	4b42      	ldr	r3, [pc, #264]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 80009f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009f6:	0013      	movs	r3, r2
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	189b      	adds	r3, r3, r2
 80009fc:	18cb      	adds	r3, r1, r3
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	001a      	movs	r2, r3
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	409a      	lsls	r2, r3
 8000a06:	0013      	movs	r3, r2
 8000a08:	2280      	movs	r2, #128	; 0x80
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	dd01      	ble.n	8000a14 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x44>
 8000a10:	2126      	movs	r1, #38	; 0x26
 8000a12:	e000      	b.n	8000a16 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x46>
 8000a14:	2113      	movs	r1, #19
 8000a16:	4a39      	ldr	r2, [pc, #228]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	18d3      	adds	r3, r2, r3
 8000a1c:	3308      	adds	r3, #8
 8000a1e:	1c0a      	adds	r2, r1, #0
 8000a20:	701a      	strb	r2, [r3, #0]
      pix.wr_buf[i +  8] = pix.PWM_LO << (((pix.pixels[3 * pix.wr_buf_p + 1] << i) & 0x80) > 0);
 8000a22:	4b36      	ldr	r3, [pc, #216]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a24:	6859      	ldr	r1, [r3, #4]
 8000a26:	4b35      	ldr	r3, [pc, #212]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a2a:	0013      	movs	r3, r2
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	189b      	adds	r3, r3, r2
 8000a30:	3301      	adds	r3, #1
 8000a32:	18cb      	adds	r3, r1, r3
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	001a      	movs	r2, r3
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	409a      	lsls	r2, r3
 8000a3c:	0013      	movs	r3, r2
 8000a3e:	2280      	movs	r2, #128	; 0x80
 8000a40:	4013      	ands	r3, r2
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	dd01      	ble.n	8000a4a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x7a>
 8000a46:	2126      	movs	r1, #38	; 0x26
 8000a48:	e000      	b.n	8000a4c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x7c>
 8000a4a:	2113      	movs	r1, #19
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	3308      	adds	r3, #8
 8000a50:	4a2a      	ldr	r2, [pc, #168]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a52:	18d3      	adds	r3, r2, r3
 8000a54:	1c0a      	adds	r2, r1, #0
 8000a56:	721a      	strb	r2, [r3, #8]
      pix.wr_buf[i + 16] = pix.PWM_LO << (((pix.pixels[3 * pix.wr_buf_p + 2] << i) & 0x80) > 0);
 8000a58:	4b28      	ldr	r3, [pc, #160]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a5a:	6859      	ldr	r1, [r3, #4]
 8000a5c:	4b27      	ldr	r3, [pc, #156]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a60:	0013      	movs	r3, r2
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	189b      	adds	r3, r3, r2
 8000a66:	3302      	adds	r3, #2
 8000a68:	18cb      	adds	r3, r1, r3
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	409a      	lsls	r2, r3
 8000a72:	0013      	movs	r3, r2
 8000a74:	2280      	movs	r2, #128	; 0x80
 8000a76:	4013      	ands	r3, r2
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	dd01      	ble.n	8000a80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb0>
 8000a7c:	2126      	movs	r1, #38	; 0x26
 8000a7e:	e000      	b.n	8000a82 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
 8000a80:	2113      	movs	r1, #19
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	3310      	adds	r3, #16
 8000a86:	4a1d      	ldr	r2, [pc, #116]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a88:	18d3      	adds	r3, r2, r3
 8000a8a:	1c0a      	adds	r2, r1, #0
 8000a8c:	721a      	strb	r2, [r3, #8]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	3301      	adds	r3, #1
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	e7a8      	b.n	80009e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>
    }
    pix.wr_buf_p++;
 8000a96:	4b19      	ldr	r3, [pc, #100]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a9a:	1c5a      	adds	r2, r3, #1
 8000a9c:	4b17      	ldr	r3, [pc, #92]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000a9e:	639a      	str	r2, [r3, #56]	; 0x38
    for(uint8_t i = 0; i < pix.WR_BUF_LEN / 2; ++i) pix.wr_buf[i] = 0;
    pix.wr_buf_p++;
  } else {
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
  }
}
 8000aa0:	e027      	b.n	8000af2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x122>
  } else if (pix.wr_buf_p < pix.numLEDs + 2) {
 8000aa2:	4b16      	ldr	r3, [pc, #88]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aa6:	4a15      	ldr	r2, [pc, #84]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000aa8:	8812      	ldrh	r2, [r2, #0]
 8000aaa:	3202      	adds	r2, #2
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d21b      	bcs.n	8000ae8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x118>
    for(uint8_t i = 0; i < pix.WR_BUF_LEN / 2; ++i) pix.wr_buf[i] = 0;
 8000ab0:	230b      	movs	r3, #11
 8000ab2:	18fb      	adds	r3, r7, r3
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
 8000ab8:	230b      	movs	r3, #11
 8000aba:	18fb      	adds	r3, r7, r3
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	2b17      	cmp	r3, #23
 8000ac0:	d80c      	bhi.n	8000adc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
 8000ac2:	210b      	movs	r1, #11
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	4a0c      	ldr	r2, [pc, #48]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000aca:	18d3      	adds	r3, r2, r3
 8000acc:	2200      	movs	r2, #0
 8000ace:	721a      	strb	r2, [r3, #8]
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	187a      	adds	r2, r7, r1
 8000ad4:	7812      	ldrb	r2, [r2, #0]
 8000ad6:	3201      	adds	r2, #1
 8000ad8:	701a      	strb	r2, [r3, #0]
 8000ada:	e7ed      	b.n	8000ab8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe8>
    pix.wr_buf_p++;
 8000adc:	4b07      	ldr	r3, [pc, #28]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ae0:	1c5a      	adds	r2, r3, #1
 8000ae2:	4b06      	ldr	r3, [pc, #24]	; (8000afc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x12c>)
 8000ae4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ae6:	e004      	b.n	8000af2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x122>
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000ae8:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x130>)
 8000aea:	2100      	movs	r1, #0
 8000aec:	0018      	movs	r0, r3
 8000aee:	f001 fe1b 	bl	8002728 <HAL_TIM_PWM_Stop_DMA>
}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b004      	add	sp, #16
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	200001f4 	.word	0x200001f4
 8000b00:	200000ac 	.word	0x200000ac

08000b04 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(pix.wr_buf_p < pix.numLEDs) {
 8000b0c:	4b49      	ldr	r3, [pc, #292]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b10:	4a48      	ldr	r2, [pc, #288]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b12:	8812      	ldrh	r2, [r2, #0]
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d25e      	bcs.n	8000bd6 <HAL_TIM_PWM_PulseFinishedCallback+0xd2>
    // We're in. Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	2b07      	cmp	r3, #7
 8000b20:	d853      	bhi.n	8000bca <HAL_TIM_PWM_PulseFinishedCallback+0xc6>
      pix.wr_buf[i + 24] = pix.PWM_LO << (((pix.pixels[3 * pix.wr_buf_p    ] << i) & 0x80) > 0);
 8000b22:	4b44      	ldr	r3, [pc, #272]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b24:	6859      	ldr	r1, [r3, #4]
 8000b26:	4b43      	ldr	r3, [pc, #268]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b2a:	0013      	movs	r3, r2
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	189b      	adds	r3, r3, r2
 8000b30:	18cb      	adds	r3, r1, r3
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	001a      	movs	r2, r3
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	409a      	lsls	r2, r3
 8000b3a:	0013      	movs	r3, r2
 8000b3c:	2280      	movs	r2, #128	; 0x80
 8000b3e:	4013      	ands	r3, r2
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	dd01      	ble.n	8000b48 <HAL_TIM_PWM_PulseFinishedCallback+0x44>
 8000b44:	2126      	movs	r1, #38	; 0x26
 8000b46:	e000      	b.n	8000b4a <HAL_TIM_PWM_PulseFinishedCallback+0x46>
 8000b48:	2113      	movs	r1, #19
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	3318      	adds	r3, #24
 8000b4e:	4a39      	ldr	r2, [pc, #228]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b50:	18d3      	adds	r3, r2, r3
 8000b52:	1c0a      	adds	r2, r1, #0
 8000b54:	721a      	strb	r2, [r3, #8]
      pix.wr_buf[i + 32] = pix.PWM_LO << (((pix.pixels[3 * pix.wr_buf_p + 1] << i) & 0x80) > 0);
 8000b56:	4b37      	ldr	r3, [pc, #220]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b58:	6859      	ldr	r1, [r3, #4]
 8000b5a:	4b36      	ldr	r3, [pc, #216]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b5e:	0013      	movs	r3, r2
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	189b      	adds	r3, r3, r2
 8000b64:	3301      	adds	r3, #1
 8000b66:	18cb      	adds	r3, r1, r3
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	001a      	movs	r2, r3
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	409a      	lsls	r2, r3
 8000b70:	0013      	movs	r3, r2
 8000b72:	2280      	movs	r2, #128	; 0x80
 8000b74:	4013      	ands	r3, r2
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	dd01      	ble.n	8000b7e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
 8000b7a:	2126      	movs	r1, #38	; 0x26
 8000b7c:	e000      	b.n	8000b80 <HAL_TIM_PWM_PulseFinishedCallback+0x7c>
 8000b7e:	2113      	movs	r1, #19
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	3320      	adds	r3, #32
 8000b84:	4a2b      	ldr	r2, [pc, #172]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b86:	18d3      	adds	r3, r2, r3
 8000b88:	1c0a      	adds	r2, r1, #0
 8000b8a:	721a      	strb	r2, [r3, #8]
      pix.wr_buf[i + 40] = pix.PWM_LO << (((pix.pixels[3 * pix.wr_buf_p + 2] << i) & 0x80) > 0);
 8000b8c:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b8e:	6859      	ldr	r1, [r3, #4]
 8000b90:	4b28      	ldr	r3, [pc, #160]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b94:	0013      	movs	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	189b      	adds	r3, r3, r2
 8000b9a:	3302      	adds	r3, #2
 8000b9c:	18cb      	adds	r3, r1, r3
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	001a      	movs	r2, r3
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	409a      	lsls	r2, r3
 8000ba6:	0013      	movs	r3, r2
 8000ba8:	2280      	movs	r2, #128	; 0x80
 8000baa:	4013      	ands	r3, r2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	dd01      	ble.n	8000bb4 <HAL_TIM_PWM_PulseFinishedCallback+0xb0>
 8000bb0:	2126      	movs	r1, #38	; 0x26
 8000bb2:	e000      	b.n	8000bb6 <HAL_TIM_PWM_PulseFinishedCallback+0xb2>
 8000bb4:	2113      	movs	r1, #19
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	3328      	adds	r3, #40	; 0x28
 8000bba:	4a1e      	ldr	r2, [pc, #120]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000bbc:	18d3      	adds	r3, r2, r3
 8000bbe:	1c0a      	adds	r2, r1, #0
 8000bc0:	721a      	strb	r2, [r3, #8]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	e7a8      	b.n	8000b1c <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    }
    pix.wr_buf_p++;
 8000bca:	4b1a      	ldr	r3, [pc, #104]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	4b18      	ldr	r3, [pc, #96]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000bd2:	639a      	str	r2, [r3, #56]	; 0x38
    pix.wr_buf_p++;
  } else {
    pix.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
  }
}
 8000bd4:	e02a      	b.n	8000c2c <HAL_TIM_PWM_PulseFinishedCallback+0x128>
  } else if (pix.wr_buf_p < pix.numLEDs + 2) {
 8000bd6:	4b17      	ldr	r3, [pc, #92]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bda:	4a16      	ldr	r2, [pc, #88]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000bdc:	8812      	ldrh	r2, [r2, #0]
 8000bde:	3202      	adds	r2, #2
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d21b      	bcs.n	8000c1c <HAL_TIM_PWM_PulseFinishedCallback+0x118>
    for(uint8_t i = pix.WR_BUF_LEN / 2; i < pix.WR_BUF_LEN; ++i) pix.wr_buf[i] = 0;
 8000be4:	230b      	movs	r3, #11
 8000be6:	18fb      	adds	r3, r7, r3
 8000be8:	2218      	movs	r2, #24
 8000bea:	701a      	strb	r2, [r3, #0]
 8000bec:	230b      	movs	r3, #11
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b2f      	cmp	r3, #47	; 0x2f
 8000bf4:	d80c      	bhi.n	8000c10 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>
 8000bf6:	210b      	movs	r1, #11
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000bfe:	18d3      	adds	r3, r2, r3
 8000c00:	2200      	movs	r2, #0
 8000c02:	721a      	strb	r2, [r3, #8]
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	187a      	adds	r2, r7, r1
 8000c08:	7812      	ldrb	r2, [r2, #0]
 8000c0a:	3201      	adds	r2, #1
 8000c0c:	701a      	strb	r2, [r3, #0]
 8000c0e:	e7ed      	b.n	8000bec <HAL_TIM_PWM_PulseFinishedCallback+0xe8>
    pix.wr_buf_p++;
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	4b07      	ldr	r3, [pc, #28]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000c18:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000c1a:	e007      	b.n	8000c2c <HAL_TIM_PWM_PulseFinishedCallback+0x128>
    pix.wr_buf_p = 0;
 8000c1c:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <HAL_TIM_PWM_PulseFinishedCallback+0x130>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000c22:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <HAL_TIM_PWM_PulseFinishedCallback+0x134>)
 8000c24:	2100      	movs	r1, #0
 8000c26:	0018      	movs	r0, r3
 8000c28:	f001 fd7e 	bl	8002728 <HAL_TIM_PWM_Stop_DMA>
}
 8000c2c:	46c0      	nop			; (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	b004      	add	sp, #16
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	200001f4 	.word	0x200001f4
 8000c38:	200000ac 	.word	0x200000ac

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c40:	46c0      	nop			; (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <_Z41__static_initialization_and_destruction_0ii>:
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d108      	bne.n	8000c6a <_Z41__static_initialization_and_destruction_0ii+0x22>
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	4a0b      	ldr	r2, [pc, #44]	; (8000c88 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d104      	bne.n	8000c6a <_Z41__static_initialization_and_destruction_0ii+0x22>
NeoPixel pix = NeoPixel(2);
 8000c60:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000c62:	2102      	movs	r1, #2
 8000c64:	0018      	movs	r0, r3
 8000c66:	f7ff fadb 	bl	8000220 <_ZN8NeoPixelC1Et>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d107      	bne.n	8000c80 <_Z41__static_initialization_and_destruction_0ii+0x38>
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d103      	bne.n	8000c80 <_Z41__static_initialization_and_destruction_0ii+0x38>
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f7ff fae3 	bl	8000246 <_ZN8NeoPixelD1Ev>
}
 8000c80:	46c0      	nop			; (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b002      	add	sp, #8
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	0000ffff 	.word	0x0000ffff
 8000c8c:	200001f4 	.word	0x200001f4

08000c90 <_GLOBAL__sub_I_htim2>:
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4b03      	ldr	r3, [pc, #12]	; (8000ca4 <_GLOBAL__sub_I_htim2+0x14>)
 8000c96:	0019      	movs	r1, r3
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f7ff ffd5 	bl	8000c48 <_Z41__static_initialization_and_destruction_0ii>
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	0000ffff 	.word	0x0000ffff

08000ca8 <_GLOBAL__sub_D_htim2>:
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4b03      	ldr	r3, [pc, #12]	; (8000cbc <_GLOBAL__sub_D_htim2+0x14>)
 8000cae:	0019      	movs	r1, r3
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	f7ff ffc9 	bl	8000c48 <_Z41__static_initialization_and_destruction_0ii>
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	46c0      	nop			; (mov r8, r8)
 8000cbc:	0000ffff 	.word	0x0000ffff

08000cc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	; (8000d04 <HAL_MspInit+0x44>)
 8000cc8:	699a      	ldr	r2, [r3, #24]
 8000cca:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <HAL_MspInit+0x44>)
 8000ccc:	2101      	movs	r1, #1
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	619a      	str	r2, [r3, #24]
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	; (8000d04 <HAL_MspInit+0x44>)
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	4013      	ands	r3, r2
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cde:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <HAL_MspInit+0x44>)
 8000ce0:	69da      	ldr	r2, [r3, #28]
 8000ce2:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <HAL_MspInit+0x44>)
 8000ce4:	2180      	movs	r1, #128	; 0x80
 8000ce6:	0549      	lsls	r1, r1, #21
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	61da      	str	r2, [r3, #28]
 8000cec:	4b05      	ldr	r3, [pc, #20]	; (8000d04 <HAL_MspInit+0x44>)
 8000cee:	69da      	ldr	r2, [r3, #28]
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	055b      	lsls	r3, r3, #21
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	603b      	str	r3, [r7, #0]
 8000cf8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b002      	add	sp, #8
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	40021000 	.word	0x40021000

08000d08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	2380      	movs	r3, #128	; 0x80
 8000d16:	05db      	lsls	r3, r3, #23
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d132      	bne.n	8000d82 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d1c:	4b1b      	ldr	r3, [pc, #108]	; (8000d8c <HAL_TIM_Base_MspInit+0x84>)
 8000d1e:	69da      	ldr	r2, [r3, #28]
 8000d20:	4b1a      	ldr	r3, [pc, #104]	; (8000d8c <HAL_TIM_Base_MspInit+0x84>)
 8000d22:	2101      	movs	r1, #1
 8000d24:	430a      	orrs	r2, r1
 8000d26:	61da      	str	r2, [r3, #28]
 8000d28:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <HAL_TIM_Base_MspInit+0x84>)
 8000d2a:	69db      	ldr	r3, [r3, #28]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	4013      	ands	r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8000d34:	4b16      	ldr	r3, [pc, #88]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d36:	4a17      	ldr	r2, [pc, #92]	; (8000d94 <HAL_TIM_Base_MspInit+0x8c>)
 8000d38:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d3a:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d3c:	2210      	movs	r2, #16
 8000d3e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d40:	4b13      	ldr	r3, [pc, #76]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000d46:	4b12      	ldr	r3, [pc, #72]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d48:	2280      	movs	r2, #128	; 0x80
 8000d4a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d4c:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d4e:	2280      	movs	r2, #128	; 0x80
 8000d50:	0092      	lsls	r2, r2, #2
 8000d52:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d54:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d5c:	2220      	movs	r2, #32
 8000d5e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000d60:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000d66:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f000 fb0f 	bl	800138c <HAL_DMA_Init>
 8000d6e:	1e03      	subs	r3, r0, #0
 8000d70:	d001      	beq.n	8000d76 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8000d72:	f7ff ff63 	bl	8000c3c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a05      	ldr	r2, [pc, #20]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d7a:	625a      	str	r2, [r3, #36]	; 0x24
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <HAL_TIM_Base_MspInit+0x88>)
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b004      	add	sp, #16
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	200000ec 	.word	0x200000ec
 8000d94:	40020058 	.word	0x40020058

08000d98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b088      	sub	sp, #32
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da0:	230c      	movs	r3, #12
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	0018      	movs	r0, r3
 8000da6:	2314      	movs	r3, #20
 8000da8:	001a      	movs	r2, r3
 8000daa:	2100      	movs	r1, #0
 8000dac:	f004 f9ec 	bl	8005188 <memset>
  if(htim->Instance==TIM2)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	2380      	movs	r3, #128	; 0x80
 8000db6:	05db      	lsls	r3, r3, #23
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d124      	bne.n	8000e06 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbc:	4b14      	ldr	r3, [pc, #80]	; (8000e10 <HAL_TIM_MspPostInit+0x78>)
 8000dbe:	695a      	ldr	r2, [r3, #20]
 8000dc0:	4b13      	ldr	r3, [pc, #76]	; (8000e10 <HAL_TIM_MspPostInit+0x78>)
 8000dc2:	2180      	movs	r1, #128	; 0x80
 8000dc4:	0289      	lsls	r1, r1, #10
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	615a      	str	r2, [r3, #20]
 8000dca:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <HAL_TIM_MspPostInit+0x78>)
 8000dcc:	695a      	ldr	r2, [r3, #20]
 8000dce:	2380      	movs	r3, #128	; 0x80
 8000dd0:	029b      	lsls	r3, r3, #10
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	60bb      	str	r3, [r7, #8]
 8000dd6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000dd8:	210c      	movs	r1, #12
 8000dda:	187b      	adds	r3, r7, r1
 8000ddc:	2220      	movs	r2, #32
 8000dde:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	187b      	adds	r3, r7, r1
 8000de2:	2202      	movs	r2, #2
 8000de4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	187b      	adds	r3, r7, r1
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dec:	187b      	adds	r3, r7, r1
 8000dee:	2200      	movs	r2, #0
 8000df0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	2202      	movs	r2, #2
 8000df6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	187a      	adds	r2, r7, r1
 8000dfa:	2390      	movs	r3, #144	; 0x90
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	0011      	movs	r1, r2
 8000e00:	0018      	movs	r0, r3
 8000e02:	f000 fca1 	bl	8001748 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b008      	add	sp, #32
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	40021000 	.word	0x40021000

08000e14 <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b08b      	sub	sp, #44	; 0x2c
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	2314      	movs	r3, #20
 8000e1e:	18fb      	adds	r3, r7, r3
 8000e20:	0018      	movs	r0, r3
 8000e22:	2314      	movs	r3, #20
 8000e24:	001a      	movs	r2, r3
 8000e26:	2100      	movs	r1, #0
 8000e28:	f004 f9ae 	bl	8005188 <memset>
  if(htsc->Instance==TSC)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a28      	ldr	r2, [pc, #160]	; (8000ed4 <HAL_TSC_MspInit+0xc0>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d149      	bne.n	8000eca <HAL_TSC_MspInit+0xb6>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000e36:	4b28      	ldr	r3, [pc, #160]	; (8000ed8 <HAL_TSC_MspInit+0xc4>)
 8000e38:	695a      	ldr	r2, [r3, #20]
 8000e3a:	4b27      	ldr	r3, [pc, #156]	; (8000ed8 <HAL_TSC_MspInit+0xc4>)
 8000e3c:	2180      	movs	r1, #128	; 0x80
 8000e3e:	0449      	lsls	r1, r1, #17
 8000e40:	430a      	orrs	r2, r1
 8000e42:	615a      	str	r2, [r3, #20]
 8000e44:	4b24      	ldr	r3, [pc, #144]	; (8000ed8 <HAL_TSC_MspInit+0xc4>)
 8000e46:	695a      	ldr	r2, [r3, #20]
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	045b      	lsls	r3, r3, #17
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e52:	4b21      	ldr	r3, [pc, #132]	; (8000ed8 <HAL_TSC_MspInit+0xc4>)
 8000e54:	695a      	ldr	r2, [r3, #20]
 8000e56:	4b20      	ldr	r3, [pc, #128]	; (8000ed8 <HAL_TSC_MspInit+0xc4>)
 8000e58:	2180      	movs	r1, #128	; 0x80
 8000e5a:	0289      	lsls	r1, r1, #10
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	615a      	str	r2, [r3, #20]
 8000e60:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <HAL_TSC_MspInit+0xc4>)
 8000e62:	695a      	ldr	r2, [r3, #20]
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	029b      	lsls	r3, r3, #10
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
    /**TSC GPIO Configuration
    PA0     ------> TSC_G1_IO1
    PA1     ------> TSC_G1_IO2
    */
    GPIO_InitStruct.Pin = TSC_SAMPLING_Pin;
 8000e6e:	2414      	movs	r4, #20
 8000e70:	193b      	adds	r3, r7, r4
 8000e72:	2201      	movs	r2, #1
 8000e74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e76:	193b      	adds	r3, r7, r4
 8000e78:	2212      	movs	r2, #18
 8000e7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	193b      	adds	r3, r7, r4
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	193b      	adds	r3, r7, r4
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000e88:	193b      	adds	r3, r7, r4
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TSC_SAMPLING_GPIO_Port, &GPIO_InitStruct);
 8000e8e:	193a      	adds	r2, r7, r4
 8000e90:	2390      	movs	r3, #144	; 0x90
 8000e92:	05db      	lsls	r3, r3, #23
 8000e94:	0011      	movs	r1, r2
 8000e96:	0018      	movs	r0, r3
 8000e98:	f000 fc56 	bl	8001748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TSC_TOUCH_Pin;
 8000e9c:	0021      	movs	r1, r4
 8000e9e:	187b      	adds	r3, r7, r1
 8000ea0:	2202      	movs	r2, #2
 8000ea2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	187b      	adds	r3, r7, r1
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	187b      	adds	r3, r7, r1
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000eb6:	187b      	adds	r3, r7, r1
 8000eb8:	2203      	movs	r2, #3
 8000eba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TSC_TOUCH_GPIO_Port, &GPIO_InitStruct);
 8000ebc:	187a      	adds	r2, r7, r1
 8000ebe:	2390      	movs	r3, #144	; 0x90
 8000ec0:	05db      	lsls	r3, r3, #23
 8000ec2:	0011      	movs	r1, r2
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f000 fc3f 	bl	8001748 <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8000eca:	46c0      	nop			; (mov r8, r8)
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b00b      	add	sp, #44	; 0x2c
 8000ed0:	bd90      	pop	{r4, r7, pc}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	40024000 	.word	0x40024000
 8000ed8:	40021000 	.word	0x40021000

08000edc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	; 0x28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	2314      	movs	r3, #20
 8000ee6:	18fb      	adds	r3, r7, r3
 8000ee8:	0018      	movs	r0, r3
 8000eea:	2314      	movs	r3, #20
 8000eec:	001a      	movs	r2, r3
 8000eee:	2100      	movs	r1, #0
 8000ef0:	f004 f94a 	bl	8005188 <memset>
  if(huart->Instance==USART2)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a1c      	ldr	r2, [pc, #112]	; (8000f6c <HAL_UART_MspInit+0x90>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d132      	bne.n	8000f64 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000efe:	4b1c      	ldr	r3, [pc, #112]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f00:	69da      	ldr	r2, [r3, #28]
 8000f02:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f04:	2180      	movs	r1, #128	; 0x80
 8000f06:	0289      	lsls	r1, r1, #10
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	61da      	str	r2, [r3, #28]
 8000f0c:	4b18      	ldr	r3, [pc, #96]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f0e:	69da      	ldr	r2, [r3, #28]
 8000f10:	2380      	movs	r3, #128	; 0x80
 8000f12:	029b      	lsls	r3, r3, #10
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1a:	4b15      	ldr	r3, [pc, #84]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f1c:	695a      	ldr	r2, [r3, #20]
 8000f1e:	4b14      	ldr	r3, [pc, #80]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f20:	2180      	movs	r1, #128	; 0x80
 8000f22:	0289      	lsls	r1, r1, #10
 8000f24:	430a      	orrs	r2, r1
 8000f26:	615a      	str	r2, [r3, #20]
 8000f28:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <HAL_UART_MspInit+0x94>)
 8000f2a:	695a      	ldr	r2, [r3, #20]
 8000f2c:	2380      	movs	r3, #128	; 0x80
 8000f2e:	029b      	lsls	r3, r3, #10
 8000f30:	4013      	ands	r3, r2
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000f36:	2114      	movs	r1, #20
 8000f38:	187b      	adds	r3, r7, r1
 8000f3a:	4a0e      	ldr	r2, [pc, #56]	; (8000f74 <HAL_UART_MspInit+0x98>)
 8000f3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3e:	187b      	adds	r3, r7, r1
 8000f40:	2202      	movs	r2, #2
 8000f42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	187b      	adds	r3, r7, r1
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f4a:	187b      	adds	r3, r7, r1
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000f50:	187b      	adds	r3, r7, r1
 8000f52:	2201      	movs	r2, #1
 8000f54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f56:	187a      	adds	r2, r7, r1
 8000f58:	2390      	movs	r3, #144	; 0x90
 8000f5a:	05db      	lsls	r3, r3, #23
 8000f5c:	0011      	movs	r1, r2
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f000 fbf2 	bl	8001748 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f64:	46c0      	nop			; (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b00a      	add	sp, #40	; 0x28
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40004400 	.word	0x40004400
 8000f70:	40021000 	.word	0x40021000
 8000f74:	00008004 	.word	0x00008004

08000f78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f7c:	46c0      	nop			; (mov r8, r8)
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}

08000f82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f82:	b580      	push	{r7, lr}
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f86:	e7fe      	b.n	8000f86 <HardFault_Handler+0x4>

08000f88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f8c:	46c0      	nop			; (mov r8, r8)
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa0:	f000 f8d8 	bl	8001154 <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 8000fa4:	f003 fb8a 	bl	80046bc <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa8:	46c0      	nop			; (mov r8, r8)
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8000fb4:	4b03      	ldr	r3, [pc, #12]	; (8000fc4 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f000 fadc 	bl	8001574 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000fbc:	46c0      	nop			; (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	200000ec 	.word	0x200000ec

08000fc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fd0:	4a14      	ldr	r2, [pc, #80]	; (8001024 <_sbrk+0x5c>)
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <_sbrk+0x60>)
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <_sbrk+0x64>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d102      	bne.n	8000fea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fe4:	4b11      	ldr	r3, [pc, #68]	; (800102c <_sbrk+0x64>)
 8000fe6:	4a12      	ldr	r2, [pc, #72]	; (8001030 <_sbrk+0x68>)
 8000fe8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fea:	4b10      	ldr	r3, [pc, #64]	; (800102c <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	18d3      	adds	r3, r2, r3
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d207      	bcs.n	8001008 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff8:	f004 f892 	bl	8005120 <__errno>
 8000ffc:	0003      	movs	r3, r0
 8000ffe:	220c      	movs	r2, #12
 8001000:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001002:	2301      	movs	r3, #1
 8001004:	425b      	negs	r3, r3
 8001006:	e009      	b.n	800101c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <_sbrk+0x64>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <_sbrk+0x64>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	18d2      	adds	r2, r2, r3
 8001016:	4b05      	ldr	r3, [pc, #20]	; (800102c <_sbrk+0x64>)
 8001018:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800101a:	68fb      	ldr	r3, [r7, #12]
}
 800101c:	0018      	movs	r0, r3
 800101e:	46bd      	mov	sp, r7
 8001020:	b006      	add	sp, #24
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20001800 	.word	0x20001800
 8001028:	00000400 	.word	0x00000400
 800102c:	20000230 	.word	0x20000230
 8001030:	20000288 	.word	0x20000288

08001034 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001038:	46c0      	nop			; (mov r8, r8)
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001040:	4813      	ldr	r0, [pc, #76]	; (8001090 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001042:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001044:	4813      	ldr	r0, [pc, #76]	; (8001094 <LoopForever+0x6>)
    LDR R1, [R0]
 8001046:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001048:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800104a:	4a13      	ldr	r2, [pc, #76]	; (8001098 <LoopForever+0xa>)
    CMP R1, R2
 800104c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800104e:	d105      	bne.n	800105c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001050:	4812      	ldr	r0, [pc, #72]	; (800109c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001052:	4913      	ldr	r1, [pc, #76]	; (80010a0 <LoopForever+0x12>)
    STR R1, [R0]
 8001054:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001056:	4813      	ldr	r0, [pc, #76]	; (80010a4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001058:	4913      	ldr	r1, [pc, #76]	; (80010a8 <LoopForever+0x1a>)
    STR R1, [R0]
 800105a:	6001      	str	r1, [r0, #0]

0800105c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800105c:	4813      	ldr	r0, [pc, #76]	; (80010ac <LoopForever+0x1e>)
  ldr r1, =_edata
 800105e:	4914      	ldr	r1, [pc, #80]	; (80010b0 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001060:	4a14      	ldr	r2, [pc, #80]	; (80010b4 <LoopForever+0x26>)
  movs r3, #0
 8001062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001064:	e002      	b.n	800106c <LoopCopyDataInit>

08001066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800106a:	3304      	adds	r3, #4

0800106c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800106c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800106e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001070:	d3f9      	bcc.n	8001066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001072:	4a11      	ldr	r2, [pc, #68]	; (80010b8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001074:	4c11      	ldr	r4, [pc, #68]	; (80010bc <LoopForever+0x2e>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001078:	e001      	b.n	800107e <LoopFillZerobss>

0800107a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800107a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800107c:	3204      	adds	r2, #4

0800107e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800107e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001080:	d3fb      	bcc.n	800107a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001082:	f7ff ffd7 	bl	8001034 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001086:	f004 f851 	bl	800512c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800108a:	f7ff fa35 	bl	80004f8 <main>

0800108e <LoopForever>:

LoopForever:
    b LoopForever
 800108e:	e7fe      	b.n	800108e <LoopForever>
  ldr   r0, =_estack
 8001090:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001094:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001098:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 800109c:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80010a0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80010a4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80010a8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80010ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b0:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80010b4:	080053c0 	.word	0x080053c0
  ldr r2, =_sbss
 80010b8:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80010bc:	20000284 	.word	0x20000284

080010c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c0:	e7fe      	b.n	80010c0 <ADC1_IRQHandler>
	...

080010c4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <HAL_Init+0x24>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <HAL_Init+0x24>)
 80010ce:	2110      	movs	r1, #16
 80010d0:	430a      	orrs	r2, r1
 80010d2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80010d4:	2000      	movs	r0, #0
 80010d6:	f000 f809 	bl	80010ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010da:	f7ff fdf1 	bl	8000cc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	0018      	movs	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	40022000 	.word	0x40022000

080010ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ec:	b590      	push	{r4, r7, lr}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <HAL_InitTick+0x5c>)
 80010f6:	681c      	ldr	r4, [r3, #0]
 80010f8:	4b14      	ldr	r3, [pc, #80]	; (800114c <HAL_InitTick+0x60>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	0019      	movs	r1, r3
 80010fe:	23fa      	movs	r3, #250	; 0xfa
 8001100:	0098      	lsls	r0, r3, #2
 8001102:	f7ff f801 	bl	8000108 <__udivsi3>
 8001106:	0003      	movs	r3, r0
 8001108:	0019      	movs	r1, r3
 800110a:	0020      	movs	r0, r4
 800110c:	f7fe fffc 	bl	8000108 <__udivsi3>
 8001110:	0003      	movs	r3, r0
 8001112:	0018      	movs	r0, r3
 8001114:	f000 f92d 	bl	8001372 <HAL_SYSTICK_Config>
 8001118:	1e03      	subs	r3, r0, #0
 800111a:	d001      	beq.n	8001120 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e00f      	b.n	8001140 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b03      	cmp	r3, #3
 8001124:	d80b      	bhi.n	800113e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	2301      	movs	r3, #1
 800112a:	425b      	negs	r3, r3
 800112c:	2200      	movs	r2, #0
 800112e:	0018      	movs	r0, r3
 8001130:	f000 f8fa 	bl	8001328 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <HAL_InitTick+0x64>)
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800113a:	2300      	movs	r3, #0
 800113c:	e000      	b.n	8001140 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
}
 8001140:	0018      	movs	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	b003      	add	sp, #12
 8001146:	bd90      	pop	{r4, r7, pc}
 8001148:	20000000 	.word	0x20000000
 800114c:	20000008 	.word	0x20000008
 8001150:	20000004 	.word	0x20000004

08001154 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HAL_IncTick+0x1c>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	001a      	movs	r2, r3
 800115e:	4b05      	ldr	r3, [pc, #20]	; (8001174 <HAL_IncTick+0x20>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	18d2      	adds	r2, r2, r3
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <HAL_IncTick+0x20>)
 8001166:	601a      	str	r2, [r3, #0]
}
 8001168:	46c0      	nop			; (mov r8, r8)
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	20000008 	.word	0x20000008
 8001174:	20000248 	.word	0x20000248

08001178 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  return uwTick;
 800117c:	4b02      	ldr	r3, [pc, #8]	; (8001188 <HAL_GetTick+0x10>)
 800117e:	681b      	ldr	r3, [r3, #0]
}
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	20000248 	.word	0x20000248

0800118c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001194:	f7ff fff0 	bl	8001178 <HAL_GetTick>
 8001198:	0003      	movs	r3, r0
 800119a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	3301      	adds	r3, #1
 80011a4:	d005      	beq.n	80011b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <HAL_Delay+0x40>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	001a      	movs	r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	189b      	adds	r3, r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	f7ff ffe0 	bl	8001178 <HAL_GetTick>
 80011b8:	0002      	movs	r2, r0
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d8f7      	bhi.n	80011b4 <HAL_Delay+0x28>
  {
  }
}
 80011c4:	46c0      	nop			; (mov r8, r8)
 80011c6:	46bd      	mov	sp, r7
 80011c8:	b004      	add	sp, #16
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000008 	.word	0x20000008

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	0002      	movs	r2, r0
 80011d8:	1dfb      	adds	r3, r7, #7
 80011da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011dc:	1dfb      	adds	r3, r7, #7
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b7f      	cmp	r3, #127	; 0x7f
 80011e2:	d809      	bhi.n	80011f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e4:	1dfb      	adds	r3, r7, #7
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	001a      	movs	r2, r3
 80011ea:	231f      	movs	r3, #31
 80011ec:	401a      	ands	r2, r3
 80011ee:	4b04      	ldr	r3, [pc, #16]	; (8001200 <__NVIC_EnableIRQ+0x30>)
 80011f0:	2101      	movs	r1, #1
 80011f2:	4091      	lsls	r1, r2
 80011f4:	000a      	movs	r2, r1
 80011f6:	601a      	str	r2, [r3, #0]
  }
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b002      	add	sp, #8
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	e000e100 	.word	0xe000e100

08001204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	0002      	movs	r2, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001212:	1dfb      	adds	r3, r7, #7
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b7f      	cmp	r3, #127	; 0x7f
 8001218:	d828      	bhi.n	800126c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800121a:	4a2f      	ldr	r2, [pc, #188]	; (80012d8 <__NVIC_SetPriority+0xd4>)
 800121c:	1dfb      	adds	r3, r7, #7
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	b25b      	sxtb	r3, r3
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	33c0      	adds	r3, #192	; 0xc0
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	589b      	ldr	r3, [r3, r2]
 800122a:	1dfa      	adds	r2, r7, #7
 800122c:	7812      	ldrb	r2, [r2, #0]
 800122e:	0011      	movs	r1, r2
 8001230:	2203      	movs	r2, #3
 8001232:	400a      	ands	r2, r1
 8001234:	00d2      	lsls	r2, r2, #3
 8001236:	21ff      	movs	r1, #255	; 0xff
 8001238:	4091      	lsls	r1, r2
 800123a:	000a      	movs	r2, r1
 800123c:	43d2      	mvns	r2, r2
 800123e:	401a      	ands	r2, r3
 8001240:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	019b      	lsls	r3, r3, #6
 8001246:	22ff      	movs	r2, #255	; 0xff
 8001248:	401a      	ands	r2, r3
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	0018      	movs	r0, r3
 8001250:	2303      	movs	r3, #3
 8001252:	4003      	ands	r3, r0
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001258:	481f      	ldr	r0, [pc, #124]	; (80012d8 <__NVIC_SetPriority+0xd4>)
 800125a:	1dfb      	adds	r3, r7, #7
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	b25b      	sxtb	r3, r3
 8001260:	089b      	lsrs	r3, r3, #2
 8001262:	430a      	orrs	r2, r1
 8001264:	33c0      	adds	r3, #192	; 0xc0
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800126a:	e031      	b.n	80012d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800126c:	4a1b      	ldr	r2, [pc, #108]	; (80012dc <__NVIC_SetPriority+0xd8>)
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	0019      	movs	r1, r3
 8001274:	230f      	movs	r3, #15
 8001276:	400b      	ands	r3, r1
 8001278:	3b08      	subs	r3, #8
 800127a:	089b      	lsrs	r3, r3, #2
 800127c:	3306      	adds	r3, #6
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	18d3      	adds	r3, r2, r3
 8001282:	3304      	adds	r3, #4
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	1dfa      	adds	r2, r7, #7
 8001288:	7812      	ldrb	r2, [r2, #0]
 800128a:	0011      	movs	r1, r2
 800128c:	2203      	movs	r2, #3
 800128e:	400a      	ands	r2, r1
 8001290:	00d2      	lsls	r2, r2, #3
 8001292:	21ff      	movs	r1, #255	; 0xff
 8001294:	4091      	lsls	r1, r2
 8001296:	000a      	movs	r2, r1
 8001298:	43d2      	mvns	r2, r2
 800129a:	401a      	ands	r2, r3
 800129c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	019b      	lsls	r3, r3, #6
 80012a2:	22ff      	movs	r2, #255	; 0xff
 80012a4:	401a      	ands	r2, r3
 80012a6:	1dfb      	adds	r3, r7, #7
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	0018      	movs	r0, r3
 80012ac:	2303      	movs	r3, #3
 80012ae:	4003      	ands	r3, r0
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b4:	4809      	ldr	r0, [pc, #36]	; (80012dc <__NVIC_SetPriority+0xd8>)
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	001c      	movs	r4, r3
 80012bc:	230f      	movs	r3, #15
 80012be:	4023      	ands	r3, r4
 80012c0:	3b08      	subs	r3, #8
 80012c2:	089b      	lsrs	r3, r3, #2
 80012c4:	430a      	orrs	r2, r1
 80012c6:	3306      	adds	r3, #6
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	18c3      	adds	r3, r0, r3
 80012cc:	3304      	adds	r3, #4
 80012ce:	601a      	str	r2, [r3, #0]
}
 80012d0:	46c0      	nop			; (mov r8, r8)
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b003      	add	sp, #12
 80012d6:	bd90      	pop	{r4, r7, pc}
 80012d8:	e000e100 	.word	0xe000e100
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3b01      	subs	r3, #1
 80012ec:	4a0c      	ldr	r2, [pc, #48]	; (8001320 <SysTick_Config+0x40>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d901      	bls.n	80012f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012f2:	2301      	movs	r3, #1
 80012f4:	e010      	b.n	8001318 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <SysTick_Config+0x44>)
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	3a01      	subs	r2, #1
 80012fc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fe:	2301      	movs	r3, #1
 8001300:	425b      	negs	r3, r3
 8001302:	2103      	movs	r1, #3
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff ff7d 	bl	8001204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <SysTick_Config+0x44>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001310:	4b04      	ldr	r3, [pc, #16]	; (8001324 <SysTick_Config+0x44>)
 8001312:	2207      	movs	r2, #7
 8001314:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001316:	2300      	movs	r3, #0
}
 8001318:	0018      	movs	r0, r3
 800131a:	46bd      	mov	sp, r7
 800131c:	b002      	add	sp, #8
 800131e:	bd80      	pop	{r7, pc}
 8001320:	00ffffff 	.word	0x00ffffff
 8001324:	e000e010 	.word	0xe000e010

08001328 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	210f      	movs	r1, #15
 8001334:	187b      	adds	r3, r7, r1
 8001336:	1c02      	adds	r2, r0, #0
 8001338:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	187b      	adds	r3, r7, r1
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	b25b      	sxtb	r3, r3
 8001342:	0011      	movs	r1, r2
 8001344:	0018      	movs	r0, r3
 8001346:	f7ff ff5d 	bl	8001204 <__NVIC_SetPriority>
}
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	46bd      	mov	sp, r7
 800134e:	b004      	add	sp, #16
 8001350:	bd80      	pop	{r7, pc}

08001352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	0002      	movs	r2, r0
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800135e:	1dfb      	adds	r3, r7, #7
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	b25b      	sxtb	r3, r3
 8001364:	0018      	movs	r0, r3
 8001366:	f7ff ff33 	bl	80011d0 <__NVIC_EnableIRQ>
}
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b002      	add	sp, #8
 8001370:	bd80      	pop	{r7, pc}

08001372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	0018      	movs	r0, r3
 800137e:	f7ff ffaf 	bl	80012e0 <SysTick_Config>
 8001382:	0003      	movs	r3, r0
}
 8001384:	0018      	movs	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	b002      	add	sp, #8
 800138a:	bd80      	pop	{r7, pc}

0800138c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e036      	b.n	8001410 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2221      	movs	r2, #33	; 0x21
 80013a6:	2102      	movs	r1, #2
 80013a8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4a18      	ldr	r2, [pc, #96]	; (8001418 <HAL_DMA_Init+0x8c>)
 80013b6:	4013      	ands	r3, r2
 80013b8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80013c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	695b      	ldr	r3, [r3, #20]
 80013d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	0018      	movs	r0, r3
 80013f4:	f000 f98c 	bl	8001710 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2200      	movs	r2, #0
 80013fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2221      	movs	r2, #33	; 0x21
 8001402:	2101      	movs	r1, #1
 8001404:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2220      	movs	r2, #32
 800140a:	2100      	movs	r1, #0
 800140c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800140e:	2300      	movs	r3, #0
}  
 8001410:	0018      	movs	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	b004      	add	sp, #16
 8001416:	bd80      	pop	{r7, pc}
 8001418:	ffffc00f 	.word	0xffffc00f

0800141c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
 8001428:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800142a:	2317      	movs	r3, #23
 800142c:	18fb      	adds	r3, r7, r3
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2220      	movs	r2, #32
 8001436:	5c9b      	ldrb	r3, [r3, r2]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d101      	bne.n	8001440 <HAL_DMA_Start_IT+0x24>
 800143c:	2302      	movs	r3, #2
 800143e:	e04f      	b.n	80014e0 <HAL_DMA_Start_IT+0xc4>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2220      	movs	r2, #32
 8001444:	2101      	movs	r1, #1
 8001446:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2221      	movs	r2, #33	; 0x21
 800144c:	5c9b      	ldrb	r3, [r3, r2]
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b01      	cmp	r3, #1
 8001452:	d13a      	bne.n	80014ca <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2221      	movs	r2, #33	; 0x21
 8001458:	2102      	movs	r1, #2
 800145a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2200      	movs	r2, #0
 8001460:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2101      	movs	r1, #1
 800146e:	438a      	bics	r2, r1
 8001470:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	68b9      	ldr	r1, [r7, #8]
 8001478:	68f8      	ldr	r0, [r7, #12]
 800147a:	f000 f91d 	bl	80016b8 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	2b00      	cmp	r3, #0
 8001484:	d008      	beq.n	8001498 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	210e      	movs	r1, #14
 8001492:	430a      	orrs	r2, r1
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	e00f      	b.n	80014b8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	210a      	movs	r1, #10
 80014a4:	430a      	orrs	r2, r1
 80014a6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2104      	movs	r1, #4
 80014b4:	438a      	bics	r2, r1
 80014b6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2101      	movs	r1, #1
 80014c4:	430a      	orrs	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	e007      	b.n	80014da <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2220      	movs	r2, #32
 80014ce:	2100      	movs	r1, #0
 80014d0:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80014d2:	2317      	movs	r3, #23
 80014d4:	18fb      	adds	r3, r7, r3
 80014d6:	2202      	movs	r2, #2
 80014d8:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80014da:	2317      	movs	r3, #23
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	781b      	ldrb	r3, [r3, #0]
} 
 80014e0:	0018      	movs	r0, r3
 80014e2:	46bd      	mov	sp, r7
 80014e4:	b006      	add	sp, #24
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014f0:	230f      	movs	r3, #15
 80014f2:	18fb      	adds	r3, r7, r3
 80014f4:	2200      	movs	r2, #0
 80014f6:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2221      	movs	r2, #33	; 0x21
 80014fc:	5c9b      	ldrb	r3, [r3, r2]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d007      	beq.n	8001514 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2204      	movs	r2, #4
 8001508:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800150a:	230f      	movs	r3, #15
 800150c:	18fb      	adds	r3, r7, r3
 800150e:	2201      	movs	r2, #1
 8001510:	701a      	strb	r2, [r3, #0]
 8001512:	e028      	b.n	8001566 <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	210e      	movs	r1, #14
 8001520:	438a      	bics	r2, r1
 8001522:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2101      	movs	r1, #1
 8001530:	438a      	bics	r2, r1
 8001532:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800153c:	2101      	movs	r1, #1
 800153e:	4091      	lsls	r1, r2
 8001540:	000a      	movs	r2, r1
 8001542:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2221      	movs	r2, #33	; 0x21
 8001548:	2101      	movs	r1, #1
 800154a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2220      	movs	r2, #32
 8001550:	2100      	movs	r1, #0
 8001552:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001558:	2b00      	cmp	r3, #0
 800155a:	d004      	beq.n	8001566 <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	0010      	movs	r0, r2
 8001564:	4798      	blx	r3
    } 
  }
  return status;
 8001566:	230f      	movs	r3, #15
 8001568:	18fb      	adds	r3, r7, r3
 800156a:	781b      	ldrb	r3, [r3, #0]
}
 800156c:	0018      	movs	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	b004      	add	sp, #16
 8001572:	bd80      	pop	{r7, pc}

08001574 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001590:	2204      	movs	r2, #4
 8001592:	409a      	lsls	r2, r3
 8001594:	0013      	movs	r3, r2
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	4013      	ands	r3, r2
 800159a:	d024      	beq.n	80015e6 <HAL_DMA_IRQHandler+0x72>
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	2204      	movs	r2, #4
 80015a0:	4013      	ands	r3, r2
 80015a2:	d020      	beq.n	80015e6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2220      	movs	r2, #32
 80015ac:	4013      	ands	r3, r2
 80015ae:	d107      	bne.n	80015c0 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2104      	movs	r1, #4
 80015bc:	438a      	bics	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015c8:	2104      	movs	r1, #4
 80015ca:	4091      	lsls	r1, r2
 80015cc:	000a      	movs	r2, r1
 80015ce:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d100      	bne.n	80015da <HAL_DMA_IRQHandler+0x66>
 80015d8:	e06a      	b.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	0010      	movs	r0, r2
 80015e2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80015e4:	e064      	b.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	2202      	movs	r2, #2
 80015ec:	409a      	lsls	r2, r3
 80015ee:	0013      	movs	r3, r2
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	4013      	ands	r3, r2
 80015f4:	d02b      	beq.n	800164e <HAL_DMA_IRQHandler+0xda>
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	2202      	movs	r2, #2
 80015fa:	4013      	ands	r3, r2
 80015fc:	d027      	beq.n	800164e <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2220      	movs	r2, #32
 8001606:	4013      	ands	r3, r2
 8001608:	d10b      	bne.n	8001622 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	210a      	movs	r1, #10
 8001616:	438a      	bics	r2, r1
 8001618:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2221      	movs	r2, #33	; 0x21
 800161e:	2101      	movs	r1, #1
 8001620:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800162a:	2102      	movs	r1, #2
 800162c:	4091      	lsls	r1, r2
 800162e:	000a      	movs	r2, r1
 8001630:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2220      	movs	r2, #32
 8001636:	2100      	movs	r1, #0
 8001638:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800163e:	2b00      	cmp	r3, #0
 8001640:	d036      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	0010      	movs	r0, r2
 800164a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800164c:	e030      	b.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	2208      	movs	r2, #8
 8001654:	409a      	lsls	r2, r3
 8001656:	0013      	movs	r3, r2
 8001658:	68fa      	ldr	r2, [r7, #12]
 800165a:	4013      	ands	r3, r2
 800165c:	d028      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	2208      	movs	r2, #8
 8001662:	4013      	ands	r3, r2
 8001664:	d024      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	210e      	movs	r1, #14
 8001672:	438a      	bics	r2, r1
 8001674:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800167e:	2101      	movs	r1, #1
 8001680:	4091      	lsls	r1, r2
 8001682:	000a      	movs	r2, r1
 8001684:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2201      	movs	r2, #1
 800168a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2221      	movs	r2, #33	; 0x21
 8001690:	2101      	movs	r1, #1
 8001692:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2220      	movs	r2, #32
 8001698:	2100      	movs	r1, #0
 800169a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	0010      	movs	r0, r2
 80016ac:	4798      	blx	r3
    }
   }
}  
 80016ae:	e7ff      	b.n	80016b0 <HAL_DMA_IRQHandler+0x13c>
 80016b0:	46c0      	nop			; (mov r8, r8)
 80016b2:	46bd      	mov	sp, r7
 80016b4:	b004      	add	sp, #16
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
 80016c4:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016ce:	2101      	movs	r1, #1
 80016d0:	4091      	lsls	r1, r2
 80016d2:	000a      	movs	r2, r1
 80016d4:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b10      	cmp	r3, #16
 80016e4:	d108      	bne.n	80016f8 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80016f6:	e007      	b.n	8001708 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68ba      	ldr	r2, [r7, #8]
 80016fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	60da      	str	r2, [r3, #12]
}
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	b004      	add	sp, #16
 800170e:	bd80      	pop	{r7, pc}

08001710 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a08      	ldr	r2, [pc, #32]	; (8001740 <DMA_CalcBaseAndBitshift+0x30>)
 800171e:	4694      	mov	ip, r2
 8001720:	4463      	add	r3, ip
 8001722:	2114      	movs	r1, #20
 8001724:	0018      	movs	r0, r3
 8001726:	f7fe fcef 	bl	8000108 <__udivsi3>
 800172a:	0003      	movs	r3, r0
 800172c:	009a      	lsls	r2, r3, #2
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a03      	ldr	r2, [pc, #12]	; (8001744 <DMA_CalcBaseAndBitshift+0x34>)
 8001736:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001738:	46c0      	nop			; (mov r8, r8)
 800173a:	46bd      	mov	sp, r7
 800173c:	b002      	add	sp, #8
 800173e:	bd80      	pop	{r7, pc}
 8001740:	bffdfff8 	.word	0xbffdfff8
 8001744:	40020000 	.word	0x40020000

08001748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001756:	e149      	b.n	80019ec <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2101      	movs	r1, #1
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	4091      	lsls	r1, r2
 8001762:	000a      	movs	r2, r1
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d100      	bne.n	8001770 <HAL_GPIO_Init+0x28>
 800176e:	e13a      	b.n	80019e6 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b02      	cmp	r3, #2
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x38>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b12      	cmp	r3, #18
 800177e:	d123      	bne.n	80017c8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	08da      	lsrs	r2, r3, #3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3208      	adds	r2, #8
 8001788:	0092      	lsls	r2, r2, #2
 800178a:	58d3      	ldr	r3, [r2, r3]
 800178c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	2207      	movs	r2, #7
 8001792:	4013      	ands	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	220f      	movs	r2, #15
 8001798:	409a      	lsls	r2, r3
 800179a:	0013      	movs	r3, r2
 800179c:	43da      	mvns	r2, r3
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	4013      	ands	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	691a      	ldr	r2, [r3, #16]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	2107      	movs	r1, #7
 80017ac:	400b      	ands	r3, r1
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	409a      	lsls	r2, r3
 80017b2:	0013      	movs	r3, r2
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	08da      	lsrs	r2, r3, #3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3208      	adds	r2, #8
 80017c2:	0092      	lsls	r2, r2, #2
 80017c4:	6939      	ldr	r1, [r7, #16]
 80017c6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	409a      	lsls	r2, r3
 80017d6:	0013      	movs	r3, r2
 80017d8:	43da      	mvns	r2, r3
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	2203      	movs	r2, #3
 80017e6:	401a      	ands	r2, r3
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	409a      	lsls	r2, r3
 80017ee:	0013      	movs	r3, r2
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d00b      	beq.n	800181c <HAL_GPIO_Init+0xd4>
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b02      	cmp	r3, #2
 800180a:	d007      	beq.n	800181c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001810:	2b11      	cmp	r3, #17
 8001812:	d003      	beq.n	800181c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b12      	cmp	r3, #18
 800181a:	d130      	bne.n	800187e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	2203      	movs	r2, #3
 8001828:	409a      	lsls	r2, r3
 800182a:	0013      	movs	r3, r2
 800182c:	43da      	mvns	r2, r3
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	68da      	ldr	r2, [r3, #12]
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	409a      	lsls	r2, r3
 800183e:	0013      	movs	r3, r2
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	4313      	orrs	r3, r2
 8001844:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001852:	2201      	movs	r2, #1
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	409a      	lsls	r2, r3
 8001858:	0013      	movs	r3, r2
 800185a:	43da      	mvns	r2, r3
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	4013      	ands	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	091b      	lsrs	r3, r3, #4
 8001868:	2201      	movs	r2, #1
 800186a:	401a      	ands	r2, r3
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	409a      	lsls	r2, r3
 8001870:	0013      	movs	r3, r2
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	2203      	movs	r2, #3
 800188a:	409a      	lsls	r2, r3
 800188c:	0013      	movs	r3, r2
 800188e:	43da      	mvns	r2, r3
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	4013      	ands	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	689a      	ldr	r2, [r3, #8]
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	409a      	lsls	r2, r3
 80018a0:	0013      	movs	r3, r2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	055b      	lsls	r3, r3, #21
 80018b6:	4013      	ands	r3, r2
 80018b8:	d100      	bne.n	80018bc <HAL_GPIO_Init+0x174>
 80018ba:	e094      	b.n	80019e6 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018bc:	4b51      	ldr	r3, [pc, #324]	; (8001a04 <HAL_GPIO_Init+0x2bc>)
 80018be:	699a      	ldr	r2, [r3, #24]
 80018c0:	4b50      	ldr	r3, [pc, #320]	; (8001a04 <HAL_GPIO_Init+0x2bc>)
 80018c2:	2101      	movs	r1, #1
 80018c4:	430a      	orrs	r2, r1
 80018c6:	619a      	str	r2, [r3, #24]
 80018c8:	4b4e      	ldr	r3, [pc, #312]	; (8001a04 <HAL_GPIO_Init+0x2bc>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	2201      	movs	r2, #1
 80018ce:	4013      	ands	r3, r2
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018d4:	4a4c      	ldr	r2, [pc, #304]	; (8001a08 <HAL_GPIO_Init+0x2c0>)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	089b      	lsrs	r3, r3, #2
 80018da:	3302      	adds	r3, #2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	589b      	ldr	r3, [r3, r2]
 80018e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	2203      	movs	r2, #3
 80018e6:	4013      	ands	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	220f      	movs	r2, #15
 80018ec:	409a      	lsls	r2, r3
 80018ee:	0013      	movs	r3, r2
 80018f0:	43da      	mvns	r2, r3
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	4013      	ands	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	2390      	movs	r3, #144	; 0x90
 80018fc:	05db      	lsls	r3, r3, #23
 80018fe:	429a      	cmp	r2, r3
 8001900:	d00d      	beq.n	800191e <HAL_GPIO_Init+0x1d6>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a41      	ldr	r2, [pc, #260]	; (8001a0c <HAL_GPIO_Init+0x2c4>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d007      	beq.n	800191a <HAL_GPIO_Init+0x1d2>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a40      	ldr	r2, [pc, #256]	; (8001a10 <HAL_GPIO_Init+0x2c8>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d101      	bne.n	8001916 <HAL_GPIO_Init+0x1ce>
 8001912:	2302      	movs	r3, #2
 8001914:	e004      	b.n	8001920 <HAL_GPIO_Init+0x1d8>
 8001916:	2305      	movs	r3, #5
 8001918:	e002      	b.n	8001920 <HAL_GPIO_Init+0x1d8>
 800191a:	2301      	movs	r3, #1
 800191c:	e000      	b.n	8001920 <HAL_GPIO_Init+0x1d8>
 800191e:	2300      	movs	r3, #0
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	2103      	movs	r1, #3
 8001924:	400a      	ands	r2, r1
 8001926:	0092      	lsls	r2, r2, #2
 8001928:	4093      	lsls	r3, r2
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001930:	4935      	ldr	r1, [pc, #212]	; (8001a08 <HAL_GPIO_Init+0x2c0>)
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	089b      	lsrs	r3, r3, #2
 8001936:	3302      	adds	r3, #2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800193e:	4b35      	ldr	r3, [pc, #212]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	43da      	mvns	r2, r3
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4013      	ands	r3, r2
 800194c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	2380      	movs	r3, #128	; 0x80
 8001954:	025b      	lsls	r3, r3, #9
 8001956:	4013      	ands	r3, r2
 8001958:	d003      	beq.n	8001962 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4313      	orrs	r3, r2
 8001960:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001962:	4b2c      	ldr	r3, [pc, #176]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001968:	4b2a      	ldr	r3, [pc, #168]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	43da      	mvns	r2, r3
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685a      	ldr	r2, [r3, #4]
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	029b      	lsls	r3, r3, #10
 8001980:	4013      	ands	r3, r2
 8001982:	d003      	beq.n	800198c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	4313      	orrs	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800198c:	4b21      	ldr	r3, [pc, #132]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001992:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	43da      	mvns	r2, r3
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4013      	ands	r3, r2
 80019a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	035b      	lsls	r3, r3, #13
 80019aa:	4013      	ands	r3, r2
 80019ac:	d003      	beq.n	80019b6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019b6:	4b17      	ldr	r3, [pc, #92]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019bc:	4b15      	ldr	r3, [pc, #84]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	43da      	mvns	r2, r3
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	4013      	ands	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	039b      	lsls	r3, r3, #14
 80019d4:	4013      	ands	r3, r2
 80019d6:	d003      	beq.n	80019e0 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	4313      	orrs	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019e0:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	3301      	adds	r3, #1
 80019ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	40da      	lsrs	r2, r3
 80019f4:	1e13      	subs	r3, r2, #0
 80019f6:	d000      	beq.n	80019fa <HAL_GPIO_Init+0x2b2>
 80019f8:	e6ae      	b.n	8001758 <HAL_GPIO_Init+0x10>
  } 
}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b006      	add	sp, #24
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	40021000 	.word	0x40021000
 8001a08:	40010000 	.word	0x40010000
 8001a0c:	48000400 	.word	0x48000400
 8001a10:	48000800 	.word	0x48000800
 8001a14:	40010400 	.word	0x40010400

08001a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	0008      	movs	r0, r1
 8001a22:	0011      	movs	r1, r2
 8001a24:	1cbb      	adds	r3, r7, #2
 8001a26:	1c02      	adds	r2, r0, #0
 8001a28:	801a      	strh	r2, [r3, #0]
 8001a2a:	1c7b      	adds	r3, r7, #1
 8001a2c:	1c0a      	adds	r2, r1, #0
 8001a2e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a30:	1c7b      	adds	r3, r7, #1
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d004      	beq.n	8001a42 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a38:	1cbb      	adds	r3, r7, #2
 8001a3a:	881a      	ldrh	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a40:	e003      	b.n	8001a4a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a42:	1cbb      	adds	r3, r7, #2
 8001a44:	881a      	ldrh	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	b002      	add	sp, #8
 8001a50:	bd80      	pop	{r7, pc}
	...

08001a54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b088      	sub	sp, #32
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d102      	bne.n	8001a68 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	f000 fb76 	bl	8002154 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d100      	bne.n	8001a74 <HAL_RCC_OscConfig+0x20>
 8001a72:	e08e      	b.n	8001b92 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a74:	4bc5      	ldr	r3, [pc, #788]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	220c      	movs	r2, #12
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d00e      	beq.n	8001a9e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a80:	4bc2      	ldr	r3, [pc, #776]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	220c      	movs	r2, #12
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d117      	bne.n	8001abc <HAL_RCC_OscConfig+0x68>
 8001a8c:	4bbf      	ldr	r3, [pc, #764]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	23c0      	movs	r3, #192	; 0xc0
 8001a92:	025b      	lsls	r3, r3, #9
 8001a94:	401a      	ands	r2, r3
 8001a96:	2380      	movs	r3, #128	; 0x80
 8001a98:	025b      	lsls	r3, r3, #9
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d10e      	bne.n	8001abc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a9e:	4bbb      	ldr	r3, [pc, #748]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	2380      	movs	r3, #128	; 0x80
 8001aa4:	029b      	lsls	r3, r3, #10
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	d100      	bne.n	8001aac <HAL_RCC_OscConfig+0x58>
 8001aaa:	e071      	b.n	8001b90 <HAL_RCC_OscConfig+0x13c>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d000      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x62>
 8001ab4:	e06c      	b.n	8001b90 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	f000 fb4c 	bl	8002154 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d107      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x80>
 8001ac4:	4bb1      	ldr	r3, [pc, #708]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4bb0      	ldr	r3, [pc, #704]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001aca:	2180      	movs	r1, #128	; 0x80
 8001acc:	0249      	lsls	r1, r1, #9
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	e02f      	b.n	8001b34 <HAL_RCC_OscConfig+0xe0>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d10c      	bne.n	8001af6 <HAL_RCC_OscConfig+0xa2>
 8001adc:	4bab      	ldr	r3, [pc, #684]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	4baa      	ldr	r3, [pc, #680]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001ae2:	49ab      	ldr	r1, [pc, #684]	; (8001d90 <HAL_RCC_OscConfig+0x33c>)
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	4ba8      	ldr	r3, [pc, #672]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	4ba7      	ldr	r3, [pc, #668]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001aee:	49a9      	ldr	r1, [pc, #676]	; (8001d94 <HAL_RCC_OscConfig+0x340>)
 8001af0:	400a      	ands	r2, r1
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	e01e      	b.n	8001b34 <HAL_RCC_OscConfig+0xe0>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	2b05      	cmp	r3, #5
 8001afc:	d10e      	bne.n	8001b1c <HAL_RCC_OscConfig+0xc8>
 8001afe:	4ba3      	ldr	r3, [pc, #652]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	4ba2      	ldr	r3, [pc, #648]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b04:	2180      	movs	r1, #128	; 0x80
 8001b06:	02c9      	lsls	r1, r1, #11
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	4b9f      	ldr	r3, [pc, #636]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b9e      	ldr	r3, [pc, #632]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b12:	2180      	movs	r1, #128	; 0x80
 8001b14:	0249      	lsls	r1, r1, #9
 8001b16:	430a      	orrs	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	e00b      	b.n	8001b34 <HAL_RCC_OscConfig+0xe0>
 8001b1c:	4b9b      	ldr	r3, [pc, #620]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b9a      	ldr	r3, [pc, #616]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b22:	499b      	ldr	r1, [pc, #620]	; (8001d90 <HAL_RCC_OscConfig+0x33c>)
 8001b24:	400a      	ands	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	4b98      	ldr	r3, [pc, #608]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b97      	ldr	r3, [pc, #604]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b2e:	4999      	ldr	r1, [pc, #612]	; (8001d94 <HAL_RCC_OscConfig+0x340>)
 8001b30:	400a      	ands	r2, r1
 8001b32:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d014      	beq.n	8001b66 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3c:	f7ff fb1c 	bl	8001178 <HAL_GetTick>
 8001b40:	0003      	movs	r3, r0
 8001b42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b46:	f7ff fb17 	bl	8001178 <HAL_GetTick>
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b64      	cmp	r3, #100	; 0x64
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e2fd      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b58:	4b8c      	ldr	r3, [pc, #560]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	2380      	movs	r3, #128	; 0x80
 8001b5e:	029b      	lsls	r3, r3, #10
 8001b60:	4013      	ands	r3, r2
 8001b62:	d0f0      	beq.n	8001b46 <HAL_RCC_OscConfig+0xf2>
 8001b64:	e015      	b.n	8001b92 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b66:	f7ff fb07 	bl	8001178 <HAL_GetTick>
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b70:	f7ff fb02 	bl	8001178 <HAL_GetTick>
 8001b74:	0002      	movs	r2, r0
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b64      	cmp	r3, #100	; 0x64
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e2e8      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b82:	4b82      	ldr	r3, [pc, #520]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	2380      	movs	r3, #128	; 0x80
 8001b88:	029b      	lsls	r3, r3, #10
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	d1f0      	bne.n	8001b70 <HAL_RCC_OscConfig+0x11c>
 8001b8e:	e000      	b.n	8001b92 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b90:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2202      	movs	r2, #2
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d100      	bne.n	8001b9e <HAL_RCC_OscConfig+0x14a>
 8001b9c:	e06c      	b.n	8001c78 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b9e:	4b7b      	ldr	r3, [pc, #492]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d00e      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ba8:	4b78      	ldr	r3, [pc, #480]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	220c      	movs	r2, #12
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b08      	cmp	r3, #8
 8001bb2:	d11f      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x1a0>
 8001bb4:	4b75      	ldr	r3, [pc, #468]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	23c0      	movs	r3, #192	; 0xc0
 8001bba:	025b      	lsls	r3, r3, #9
 8001bbc:	401a      	ands	r2, r3
 8001bbe:	2380      	movs	r3, #128	; 0x80
 8001bc0:	021b      	lsls	r3, r3, #8
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d116      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bc6:	4b71      	ldr	r3, [pc, #452]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2202      	movs	r2, #2
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d005      	beq.n	8001bdc <HAL_RCC_OscConfig+0x188>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d001      	beq.n	8001bdc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e2bb      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bdc:	4b6b      	ldr	r3, [pc, #428]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	22f8      	movs	r2, #248	; 0xf8
 8001be2:	4393      	bics	r3, r2
 8001be4:	0019      	movs	r1, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	00da      	lsls	r2, r3, #3
 8001bec:	4b67      	ldr	r3, [pc, #412]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bf2:	e041      	b.n	8001c78 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d024      	beq.n	8001c46 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bfc:	4b63      	ldr	r3, [pc, #396]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b62      	ldr	r3, [pc, #392]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c02:	2101      	movs	r1, #1
 8001c04:	430a      	orrs	r2, r1
 8001c06:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c08:	f7ff fab6 	bl	8001178 <HAL_GetTick>
 8001c0c:	0003      	movs	r3, r0
 8001c0e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c10:	e008      	b.n	8001c24 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c12:	f7ff fab1 	bl	8001178 <HAL_GetTick>
 8001c16:	0002      	movs	r2, r0
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d901      	bls.n	8001c24 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001c20:	2303      	movs	r3, #3
 8001c22:	e297      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c24:	4b59      	ldr	r3, [pc, #356]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2202      	movs	r2, #2
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	d0f1      	beq.n	8001c12 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c2e:	4b57      	ldr	r3, [pc, #348]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	22f8      	movs	r2, #248	; 0xf8
 8001c34:	4393      	bics	r3, r2
 8001c36:	0019      	movs	r1, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	00da      	lsls	r2, r3, #3
 8001c3e:	4b53      	ldr	r3, [pc, #332]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c40:	430a      	orrs	r2, r1
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	e018      	b.n	8001c78 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c46:	4b51      	ldr	r3, [pc, #324]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	4b50      	ldr	r3, [pc, #320]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	438a      	bics	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c52:	f7ff fa91 	bl	8001178 <HAL_GetTick>
 8001c56:	0003      	movs	r3, r0
 8001c58:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c5c:	f7ff fa8c 	bl	8001178 <HAL_GetTick>
 8001c60:	0002      	movs	r2, r0
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e272      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c6e:	4b47      	ldr	r3, [pc, #284]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2202      	movs	r2, #2
 8001c74:	4013      	ands	r3, r2
 8001c76:	d1f1      	bne.n	8001c5c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2208      	movs	r2, #8
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d036      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d019      	beq.n	8001cbe <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c8a:	4b40      	ldr	r3, [pc, #256]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c8e:	4b3f      	ldr	r3, [pc, #252]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001c90:	2101      	movs	r1, #1
 8001c92:	430a      	orrs	r2, r1
 8001c94:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c96:	f7ff fa6f 	bl	8001178 <HAL_GetTick>
 8001c9a:	0003      	movs	r3, r0
 8001c9c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca0:	f7ff fa6a 	bl	8001178 <HAL_GetTick>
 8001ca4:	0002      	movs	r2, r0
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e250      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cb2:	4b36      	ldr	r3, [pc, #216]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d0f1      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x24c>
 8001cbc:	e018      	b.n	8001cf0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cbe:	4b33      	ldr	r3, [pc, #204]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001cc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cc2:	4b32      	ldr	r3, [pc, #200]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	438a      	bics	r2, r1
 8001cc8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cca:	f7ff fa55 	bl	8001178 <HAL_GetTick>
 8001cce:	0003      	movs	r3, r0
 8001cd0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cd4:	f7ff fa50 	bl	8001178 <HAL_GetTick>
 8001cd8:	0002      	movs	r2, r0
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e236      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ce6:	4b29      	ldr	r3, [pc, #164]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cea:	2202      	movs	r2, #2
 8001cec:	4013      	ands	r3, r2
 8001cee:	d1f1      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d100      	bne.n	8001cfc <HAL_RCC_OscConfig+0x2a8>
 8001cfa:	e0b5      	b.n	8001e68 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cfc:	231f      	movs	r3, #31
 8001cfe:	18fb      	adds	r3, r7, r3
 8001d00:	2200      	movs	r2, #0
 8001d02:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d04:	4b21      	ldr	r3, [pc, #132]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d06:	69da      	ldr	r2, [r3, #28]
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	055b      	lsls	r3, r3, #21
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d111      	bne.n	8001d34 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d10:	4b1e      	ldr	r3, [pc, #120]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d12:	69da      	ldr	r2, [r3, #28]
 8001d14:	4b1d      	ldr	r3, [pc, #116]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d16:	2180      	movs	r1, #128	; 0x80
 8001d18:	0549      	lsls	r1, r1, #21
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	61da      	str	r2, [r3, #28]
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d20:	69da      	ldr	r2, [r3, #28]
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	055b      	lsls	r3, r3, #21
 8001d26:	4013      	ands	r3, r2
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d2c:	231f      	movs	r3, #31
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d34:	4b18      	ldr	r3, [pc, #96]	; (8001d98 <HAL_RCC_OscConfig+0x344>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	2380      	movs	r3, #128	; 0x80
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d11a      	bne.n	8001d76 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d40:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <HAL_RCC_OscConfig+0x344>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b14      	ldr	r3, [pc, #80]	; (8001d98 <HAL_RCC_OscConfig+0x344>)
 8001d46:	2180      	movs	r1, #128	; 0x80
 8001d48:	0049      	lsls	r1, r1, #1
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d4e:	f7ff fa13 	bl	8001178 <HAL_GetTick>
 8001d52:	0003      	movs	r3, r0
 8001d54:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d58:	f7ff fa0e 	bl	8001178 <HAL_GetTick>
 8001d5c:	0002      	movs	r2, r0
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b64      	cmp	r3, #100	; 0x64
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e1f4      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	; (8001d98 <HAL_RCC_OscConfig+0x344>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	2380      	movs	r3, #128	; 0x80
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4013      	ands	r3, r2
 8001d74:	d0f0      	beq.n	8001d58 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d10e      	bne.n	8001d9c <HAL_RCC_OscConfig+0x348>
 8001d7e:	4b03      	ldr	r3, [pc, #12]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d80:	6a1a      	ldr	r2, [r3, #32]
 8001d82:	4b02      	ldr	r3, [pc, #8]	; (8001d8c <HAL_RCC_OscConfig+0x338>)
 8001d84:	2101      	movs	r1, #1
 8001d86:	430a      	orrs	r2, r1
 8001d88:	621a      	str	r2, [r3, #32]
 8001d8a:	e035      	b.n	8001df8 <HAL_RCC_OscConfig+0x3a4>
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	fffeffff 	.word	0xfffeffff
 8001d94:	fffbffff 	.word	0xfffbffff
 8001d98:	40007000 	.word	0x40007000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d10c      	bne.n	8001dbe <HAL_RCC_OscConfig+0x36a>
 8001da4:	4bca      	ldr	r3, [pc, #808]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001da6:	6a1a      	ldr	r2, [r3, #32]
 8001da8:	4bc9      	ldr	r3, [pc, #804]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001daa:	2101      	movs	r1, #1
 8001dac:	438a      	bics	r2, r1
 8001dae:	621a      	str	r2, [r3, #32]
 8001db0:	4bc7      	ldr	r3, [pc, #796]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001db2:	6a1a      	ldr	r2, [r3, #32]
 8001db4:	4bc6      	ldr	r3, [pc, #792]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001db6:	2104      	movs	r1, #4
 8001db8:	438a      	bics	r2, r1
 8001dba:	621a      	str	r2, [r3, #32]
 8001dbc:	e01c      	b.n	8001df8 <HAL_RCC_OscConfig+0x3a4>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x38c>
 8001dc6:	4bc2      	ldr	r3, [pc, #776]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001dc8:	6a1a      	ldr	r2, [r3, #32]
 8001dca:	4bc1      	ldr	r3, [pc, #772]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001dcc:	2104      	movs	r1, #4
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	621a      	str	r2, [r3, #32]
 8001dd2:	4bbf      	ldr	r3, [pc, #764]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001dd4:	6a1a      	ldr	r2, [r3, #32]
 8001dd6:	4bbe      	ldr	r3, [pc, #760]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001dd8:	2101      	movs	r1, #1
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	621a      	str	r2, [r3, #32]
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0x3a4>
 8001de0:	4bbb      	ldr	r3, [pc, #748]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001de2:	6a1a      	ldr	r2, [r3, #32]
 8001de4:	4bba      	ldr	r3, [pc, #744]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001de6:	2101      	movs	r1, #1
 8001de8:	438a      	bics	r2, r1
 8001dea:	621a      	str	r2, [r3, #32]
 8001dec:	4bb8      	ldr	r3, [pc, #736]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001dee:	6a1a      	ldr	r2, [r3, #32]
 8001df0:	4bb7      	ldr	r3, [pc, #732]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001df2:	2104      	movs	r1, #4
 8001df4:	438a      	bics	r2, r1
 8001df6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d014      	beq.n	8001e2a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e00:	f7ff f9ba 	bl	8001178 <HAL_GetTick>
 8001e04:	0003      	movs	r3, r0
 8001e06:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e08:	e009      	b.n	8001e1e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e0a:	f7ff f9b5 	bl	8001178 <HAL_GetTick>
 8001e0e:	0002      	movs	r2, r0
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	4aaf      	ldr	r2, [pc, #700]	; (80020d4 <HAL_RCC_OscConfig+0x680>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e19a      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e1e:	4bac      	ldr	r3, [pc, #688]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	2202      	movs	r2, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0x3b6>
 8001e28:	e013      	b.n	8001e52 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2a:	f7ff f9a5 	bl	8001178 <HAL_GetTick>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e32:	e009      	b.n	8001e48 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e34:	f7ff f9a0 	bl	8001178 <HAL_GetTick>
 8001e38:	0002      	movs	r2, r0
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	4aa5      	ldr	r2, [pc, #660]	; (80020d4 <HAL_RCC_OscConfig+0x680>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e185      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e48:	4ba1      	ldr	r3, [pc, #644]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d1f0      	bne.n	8001e34 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e52:	231f      	movs	r3, #31
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d105      	bne.n	8001e68 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e5c:	4b9c      	ldr	r3, [pc, #624]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e5e:	69da      	ldr	r2, [r3, #28]
 8001e60:	4b9b      	ldr	r3, [pc, #620]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e62:	499d      	ldr	r1, [pc, #628]	; (80020d8 <HAL_RCC_OscConfig+0x684>)
 8001e64:	400a      	ands	r2, r1
 8001e66:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2210      	movs	r2, #16
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d063      	beq.n	8001f3a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d12a      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e7a:	4b95      	ldr	r3, [pc, #596]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e7e:	4b94      	ldr	r3, [pc, #592]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e80:	2104      	movs	r1, #4
 8001e82:	430a      	orrs	r2, r1
 8001e84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e86:	4b92      	ldr	r3, [pc, #584]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e8a:	4b91      	ldr	r3, [pc, #580]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e92:	f7ff f971 	bl	8001178 <HAL_GetTick>
 8001e96:	0003      	movs	r3, r0
 8001e98:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e9c:	f7ff f96c 	bl	8001178 <HAL_GetTick>
 8001ea0:	0002      	movs	r2, r0
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e152      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001eae:	4b88      	ldr	r3, [pc, #544]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d0f1      	beq.n	8001e9c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001eb8:	4b85      	ldr	r3, [pc, #532]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ebc:	22f8      	movs	r2, #248	; 0xf8
 8001ebe:	4393      	bics	r3, r2
 8001ec0:	0019      	movs	r1, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	00da      	lsls	r2, r3, #3
 8001ec8:	4b81      	ldr	r3, [pc, #516]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	635a      	str	r2, [r3, #52]	; 0x34
 8001ece:	e034      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	3305      	adds	r3, #5
 8001ed6:	d111      	bne.n	8001efc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ed8:	4b7d      	ldr	r3, [pc, #500]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001eda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001edc:	4b7c      	ldr	r3, [pc, #496]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001ede:	2104      	movs	r1, #4
 8001ee0:	438a      	bics	r2, r1
 8001ee2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ee4:	4b7a      	ldr	r3, [pc, #488]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee8:	22f8      	movs	r2, #248	; 0xf8
 8001eea:	4393      	bics	r3, r2
 8001eec:	0019      	movs	r1, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	00da      	lsls	r2, r3, #3
 8001ef4:	4b76      	ldr	r3, [pc, #472]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	635a      	str	r2, [r3, #52]	; 0x34
 8001efa:	e01e      	b.n	8001f3a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001efc:	4b74      	ldr	r3, [pc, #464]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001efe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f00:	4b73      	ldr	r3, [pc, #460]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f02:	2104      	movs	r1, #4
 8001f04:	430a      	orrs	r2, r1
 8001f06:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001f08:	4b71      	ldr	r3, [pc, #452]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f0c:	4b70      	ldr	r3, [pc, #448]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f0e:	2101      	movs	r1, #1
 8001f10:	438a      	bics	r2, r1
 8001f12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f14:	f7ff f930 	bl	8001178 <HAL_GetTick>
 8001f18:	0003      	movs	r3, r0
 8001f1a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f1e:	f7ff f92b 	bl	8001178 <HAL_GetTick>
 8001f22:	0002      	movs	r2, r0
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e111      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f30:	4b67      	ldr	r3, [pc, #412]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f34:	2202      	movs	r2, #2
 8001f36:	4013      	ands	r3, r2
 8001f38:	d1f1      	bne.n	8001f1e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2220      	movs	r2, #32
 8001f40:	4013      	ands	r3, r2
 8001f42:	d05c      	beq.n	8001ffe <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001f44:	4b62      	ldr	r3, [pc, #392]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	220c      	movs	r2, #12
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	2b0c      	cmp	r3, #12
 8001f4e:	d00e      	beq.n	8001f6e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001f50:	4b5f      	ldr	r3, [pc, #380]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	220c      	movs	r2, #12
 8001f56:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001f58:	2b08      	cmp	r3, #8
 8001f5a:	d114      	bne.n	8001f86 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001f5c:	4b5c      	ldr	r3, [pc, #368]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	23c0      	movs	r3, #192	; 0xc0
 8001f62:	025b      	lsls	r3, r3, #9
 8001f64:	401a      	ands	r2, r3
 8001f66:	23c0      	movs	r3, #192	; 0xc0
 8001f68:	025b      	lsls	r3, r3, #9
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d10b      	bne.n	8001f86 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001f6e:	4b58      	ldr	r3, [pc, #352]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	025b      	lsls	r3, r3, #9
 8001f76:	4013      	ands	r3, r2
 8001f78:	d040      	beq.n	8001ffc <HAL_RCC_OscConfig+0x5a8>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d03c      	beq.n	8001ffc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e0e6      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d01b      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001f8e:	4b50      	ldr	r3, [pc, #320]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f92:	4b4f      	ldr	r3, [pc, #316]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001f94:	2180      	movs	r1, #128	; 0x80
 8001f96:	0249      	lsls	r1, r1, #9
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7ff f8ec 	bl	8001178 <HAL_GetTick>
 8001fa0:	0003      	movs	r3, r0
 8001fa2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fa6:	f7ff f8e7 	bl	8001178 <HAL_GetTick>
 8001faa:	0002      	movs	r2, r0
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e0cd      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001fb8:	4b45      	ldr	r3, [pc, #276]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001fba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fbc:	2380      	movs	r3, #128	; 0x80
 8001fbe:	025b      	lsls	r3, r3, #9
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d0f0      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x552>
 8001fc4:	e01b      	b.n	8001ffe <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001fc6:	4b42      	ldr	r3, [pc, #264]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001fc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fca:	4b41      	ldr	r3, [pc, #260]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001fcc:	4943      	ldr	r1, [pc, #268]	; (80020dc <HAL_RCC_OscConfig+0x688>)
 8001fce:	400a      	ands	r2, r1
 8001fd0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd2:	f7ff f8d1 	bl	8001178 <HAL_GetTick>
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fdc:	f7ff f8cc 	bl	8001178 <HAL_GetTick>
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e0b2      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001fee:	4b38      	ldr	r3, [pc, #224]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8001ff0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ff2:	2380      	movs	r3, #128	; 0x80
 8001ff4:	025b      	lsls	r3, r3, #9
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d1f0      	bne.n	8001fdc <HAL_RCC_OscConfig+0x588>
 8001ffa:	e000      	b.n	8001ffe <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001ffc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002002:	2b00      	cmp	r3, #0
 8002004:	d100      	bne.n	8002008 <HAL_RCC_OscConfig+0x5b4>
 8002006:	e0a4      	b.n	8002152 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002008:	4b31      	ldr	r3, [pc, #196]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	220c      	movs	r2, #12
 800200e:	4013      	ands	r3, r2
 8002010:	2b08      	cmp	r3, #8
 8002012:	d100      	bne.n	8002016 <HAL_RCC_OscConfig+0x5c2>
 8002014:	e078      	b.n	8002108 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201a:	2b02      	cmp	r3, #2
 800201c:	d14c      	bne.n	80020b8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800201e:	4b2c      	ldr	r3, [pc, #176]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	4b2b      	ldr	r3, [pc, #172]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002024:	492e      	ldr	r1, [pc, #184]	; (80020e0 <HAL_RCC_OscConfig+0x68c>)
 8002026:	400a      	ands	r2, r1
 8002028:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202a:	f7ff f8a5 	bl	8001178 <HAL_GetTick>
 800202e:	0003      	movs	r3, r0
 8002030:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002034:	f7ff f8a0 	bl	8001178 <HAL_GetTick>
 8002038:	0002      	movs	r2, r0
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e086      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002046:	4b22      	ldr	r3, [pc, #136]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	2380      	movs	r3, #128	; 0x80
 800204c:	049b      	lsls	r3, r3, #18
 800204e:	4013      	ands	r3, r2
 8002050:	d1f0      	bne.n	8002034 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002052:	4b1f      	ldr	r3, [pc, #124]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002056:	220f      	movs	r2, #15
 8002058:	4393      	bics	r3, r2
 800205a:	0019      	movs	r1, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002060:	4b1b      	ldr	r3, [pc, #108]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002062:	430a      	orrs	r2, r1
 8002064:	62da      	str	r2, [r3, #44]	; 0x2c
 8002066:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	4a1e      	ldr	r2, [pc, #120]	; (80020e4 <HAL_RCC_OscConfig+0x690>)
 800206c:	4013      	ands	r3, r2
 800206e:	0019      	movs	r1, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002078:	431a      	orrs	r2, r3
 800207a:	4b15      	ldr	r3, [pc, #84]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 800207c:	430a      	orrs	r2, r1
 800207e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002080:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 8002086:	2180      	movs	r1, #128	; 0x80
 8002088:	0449      	lsls	r1, r1, #17
 800208a:	430a      	orrs	r2, r1
 800208c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208e:	f7ff f873 	bl	8001178 <HAL_GetTick>
 8002092:	0003      	movs	r3, r0
 8002094:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002098:	f7ff f86e 	bl	8001178 <HAL_GetTick>
 800209c:	0002      	movs	r2, r0
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e054      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020aa:	4b09      	ldr	r3, [pc, #36]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	2380      	movs	r3, #128	; 0x80
 80020b0:	049b      	lsls	r3, r3, #18
 80020b2:	4013      	ands	r3, r2
 80020b4:	d0f0      	beq.n	8002098 <HAL_RCC_OscConfig+0x644>
 80020b6:	e04c      	b.n	8002152 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b8:	4b05      	ldr	r3, [pc, #20]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b04      	ldr	r3, [pc, #16]	; (80020d0 <HAL_RCC_OscConfig+0x67c>)
 80020be:	4908      	ldr	r1, [pc, #32]	; (80020e0 <HAL_RCC_OscConfig+0x68c>)
 80020c0:	400a      	ands	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7ff f858 	bl	8001178 <HAL_GetTick>
 80020c8:	0003      	movs	r3, r0
 80020ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020cc:	e015      	b.n	80020fa <HAL_RCC_OscConfig+0x6a6>
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	40021000 	.word	0x40021000
 80020d4:	00001388 	.word	0x00001388
 80020d8:	efffffff 	.word	0xefffffff
 80020dc:	fffeffff 	.word	0xfffeffff
 80020e0:	feffffff 	.word	0xfeffffff
 80020e4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020e8:	f7ff f846 	bl	8001178 <HAL_GetTick>
 80020ec:	0002      	movs	r2, r0
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e02c      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020fa:	4b18      	ldr	r3, [pc, #96]	; (800215c <HAL_RCC_OscConfig+0x708>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	2380      	movs	r3, #128	; 0x80
 8002100:	049b      	lsls	r3, r3, #18
 8002102:	4013      	ands	r3, r2
 8002104:	d1f0      	bne.n	80020e8 <HAL_RCC_OscConfig+0x694>
 8002106:	e024      	b.n	8002152 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e01f      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002114:	4b11      	ldr	r3, [pc, #68]	; (800215c <HAL_RCC_OscConfig+0x708>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <HAL_RCC_OscConfig+0x708>)
 800211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	23c0      	movs	r3, #192	; 0xc0
 8002124:	025b      	lsls	r3, r3, #9
 8002126:	401a      	ands	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212c:	429a      	cmp	r2, r3
 800212e:	d10e      	bne.n	800214e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	220f      	movs	r2, #15
 8002134:	401a      	ands	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800213a:	429a      	cmp	r2, r3
 800213c:	d107      	bne.n	800214e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	23f0      	movs	r3, #240	; 0xf0
 8002142:	039b      	lsls	r3, r3, #14
 8002144:	401a      	ands	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800214a:	429a      	cmp	r2, r3
 800214c:	d001      	beq.n	8002152 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e000      	b.n	8002154 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	0018      	movs	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	b008      	add	sp, #32
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40021000 	.word	0x40021000

08002160 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d101      	bne.n	8002174 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e0bf      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002174:	4b61      	ldr	r3, [pc, #388]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2201      	movs	r2, #1
 800217a:	4013      	ands	r3, r2
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	429a      	cmp	r2, r3
 8002180:	d911      	bls.n	80021a6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002182:	4b5e      	ldr	r3, [pc, #376]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2201      	movs	r2, #1
 8002188:	4393      	bics	r3, r2
 800218a:	0019      	movs	r1, r3
 800218c:	4b5b      	ldr	r3, [pc, #364]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	430a      	orrs	r2, r1
 8002192:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002194:	4b59      	ldr	r3, [pc, #356]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2201      	movs	r2, #1
 800219a:	4013      	ands	r3, r2
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d001      	beq.n	80021a6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e0a6      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2202      	movs	r2, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	d015      	beq.n	80021dc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2204      	movs	r2, #4
 80021b6:	4013      	ands	r3, r2
 80021b8:	d006      	beq.n	80021c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80021ba:	4b51      	ldr	r3, [pc, #324]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80021bc:	685a      	ldr	r2, [r3, #4]
 80021be:	4b50      	ldr	r3, [pc, #320]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80021c0:	21e0      	movs	r1, #224	; 0xe0
 80021c2:	00c9      	lsls	r1, r1, #3
 80021c4:	430a      	orrs	r2, r1
 80021c6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021c8:	4b4d      	ldr	r3, [pc, #308]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	22f0      	movs	r2, #240	; 0xf0
 80021ce:	4393      	bics	r3, r2
 80021d0:	0019      	movs	r1, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	4b4a      	ldr	r3, [pc, #296]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80021d8:	430a      	orrs	r2, r1
 80021da:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2201      	movs	r2, #1
 80021e2:	4013      	ands	r3, r2
 80021e4:	d04c      	beq.n	8002280 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d107      	bne.n	80021fe <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ee:	4b44      	ldr	r3, [pc, #272]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	2380      	movs	r3, #128	; 0x80
 80021f4:	029b      	lsls	r3, r3, #10
 80021f6:	4013      	ands	r3, r2
 80021f8:	d120      	bne.n	800223c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e07a      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	2b02      	cmp	r3, #2
 8002204:	d107      	bne.n	8002216 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002206:	4b3e      	ldr	r3, [pc, #248]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	049b      	lsls	r3, r3, #18
 800220e:	4013      	ands	r3, r2
 8002210:	d114      	bne.n	800223c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e06e      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	2b03      	cmp	r3, #3
 800221c:	d107      	bne.n	800222e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800221e:	4b38      	ldr	r3, [pc, #224]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 8002220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	025b      	lsls	r3, r3, #9
 8002226:	4013      	ands	r3, r2
 8002228:	d108      	bne.n	800223c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e062      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800222e:	4b34      	ldr	r3, [pc, #208]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2202      	movs	r2, #2
 8002234:	4013      	ands	r3, r2
 8002236:	d101      	bne.n	800223c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e05b      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800223c:	4b30      	ldr	r3, [pc, #192]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2203      	movs	r2, #3
 8002242:	4393      	bics	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	4b2d      	ldr	r3, [pc, #180]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 800224c:	430a      	orrs	r2, r1
 800224e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002250:	f7fe ff92 	bl	8001178 <HAL_GetTick>
 8002254:	0003      	movs	r3, r0
 8002256:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002258:	e009      	b.n	800226e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800225a:	f7fe ff8d 	bl	8001178 <HAL_GetTick>
 800225e:	0002      	movs	r2, r0
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	4a27      	ldr	r2, [pc, #156]	; (8002304 <HAL_RCC_ClockConfig+0x1a4>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d901      	bls.n	800226e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e042      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800226e:	4b24      	ldr	r3, [pc, #144]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	220c      	movs	r2, #12
 8002274:	401a      	ands	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	429a      	cmp	r2, r3
 800227e:	d1ec      	bne.n	800225a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002280:	4b1e      	ldr	r3, [pc, #120]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2201      	movs	r2, #1
 8002286:	4013      	ands	r3, r2
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d211      	bcs.n	80022b2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228e:	4b1b      	ldr	r3, [pc, #108]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2201      	movs	r2, #1
 8002294:	4393      	bics	r3, r2
 8002296:	0019      	movs	r1, r3
 8002298:	4b18      	ldr	r3, [pc, #96]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022a0:	4b16      	ldr	r3, [pc, #88]	; (80022fc <HAL_RCC_ClockConfig+0x19c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2201      	movs	r2, #1
 80022a6:	4013      	ands	r3, r2
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d001      	beq.n	80022b2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e020      	b.n	80022f4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2204      	movs	r2, #4
 80022b8:	4013      	ands	r3, r2
 80022ba:	d009      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80022bc:	4b10      	ldr	r3, [pc, #64]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	4a11      	ldr	r2, [pc, #68]	; (8002308 <HAL_RCC_ClockConfig+0x1a8>)
 80022c2:	4013      	ands	r3, r2
 80022c4:	0019      	movs	r1, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68da      	ldr	r2, [r3, #12]
 80022ca:	4b0d      	ldr	r3, [pc, #52]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80022cc:	430a      	orrs	r2, r1
 80022ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022d0:	f000 f820 	bl	8002314 <HAL_RCC_GetSysClockFreq>
 80022d4:	0001      	movs	r1, r0
 80022d6:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <HAL_RCC_ClockConfig+0x1a0>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	091b      	lsrs	r3, r3, #4
 80022dc:	220f      	movs	r2, #15
 80022de:	4013      	ands	r3, r2
 80022e0:	4a0a      	ldr	r2, [pc, #40]	; (800230c <HAL_RCC_ClockConfig+0x1ac>)
 80022e2:	5cd3      	ldrb	r3, [r2, r3]
 80022e4:	000a      	movs	r2, r1
 80022e6:	40da      	lsrs	r2, r3
 80022e8:	4b09      	ldr	r3, [pc, #36]	; (8002310 <HAL_RCC_ClockConfig+0x1b0>)
 80022ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7fe fefd 	bl	80010ec <HAL_InitTick>
  
  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	0018      	movs	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	b004      	add	sp, #16
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40022000 	.word	0x40022000
 8002300:	40021000 	.word	0x40021000
 8002304:	00001388 	.word	0x00001388
 8002308:	fffff8ff 	.word	0xfffff8ff
 800230c:	080052b4 	.word	0x080052b4
 8002310:	20000000 	.word	0x20000000

08002314 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002314:	b590      	push	{r4, r7, lr}
 8002316:	b08f      	sub	sp, #60	; 0x3c
 8002318:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800231a:	2314      	movs	r3, #20
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	4a37      	ldr	r2, [pc, #220]	; (80023fc <HAL_RCC_GetSysClockFreq+0xe8>)
 8002320:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002322:	c313      	stmia	r3!, {r0, r1, r4}
 8002324:	6812      	ldr	r2, [r2, #0]
 8002326:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002328:	1d3b      	adds	r3, r7, #4
 800232a:	4a35      	ldr	r2, [pc, #212]	; (8002400 <HAL_RCC_GetSysClockFreq+0xec>)
 800232c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800232e:	c313      	stmia	r3!, {r0, r1, r4}
 8002330:	6812      	ldr	r2, [r2, #0]
 8002332:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002334:	2300      	movs	r3, #0
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002338:	2300      	movs	r3, #0
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
 800233c:	2300      	movs	r3, #0
 800233e:	637b      	str	r3, [r7, #52]	; 0x34
 8002340:	2300      	movs	r3, #0
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002348:	4b2e      	ldr	r3, [pc, #184]	; (8002404 <HAL_RCC_GetSysClockFreq+0xf0>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800234e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002350:	220c      	movs	r2, #12
 8002352:	4013      	ands	r3, r2
 8002354:	2b08      	cmp	r3, #8
 8002356:	d006      	beq.n	8002366 <HAL_RCC_GetSysClockFreq+0x52>
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d043      	beq.n	80023e4 <HAL_RCC_GetSysClockFreq+0xd0>
 800235c:	2b04      	cmp	r3, #4
 800235e:	d144      	bne.n	80023ea <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002360:	4b29      	ldr	r3, [pc, #164]	; (8002408 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002362:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002364:	e044      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002368:	0c9b      	lsrs	r3, r3, #18
 800236a:	220f      	movs	r2, #15
 800236c:	4013      	ands	r3, r2
 800236e:	2214      	movs	r2, #20
 8002370:	18ba      	adds	r2, r7, r2
 8002372:	5cd3      	ldrb	r3, [r2, r3]
 8002374:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002376:	4b23      	ldr	r3, [pc, #140]	; (8002404 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237a:	220f      	movs	r2, #15
 800237c:	4013      	ands	r3, r2
 800237e:	1d3a      	adds	r2, r7, #4
 8002380:	5cd3      	ldrb	r3, [r2, r3]
 8002382:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002384:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002386:	23c0      	movs	r3, #192	; 0xc0
 8002388:	025b      	lsls	r3, r3, #9
 800238a:	401a      	ands	r2, r3
 800238c:	2380      	movs	r3, #128	; 0x80
 800238e:	025b      	lsls	r3, r3, #9
 8002390:	429a      	cmp	r2, r3
 8002392:	d109      	bne.n	80023a8 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002394:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002396:	481c      	ldr	r0, [pc, #112]	; (8002408 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002398:	f7fd feb6 	bl	8000108 <__udivsi3>
 800239c:	0003      	movs	r3, r0
 800239e:	001a      	movs	r2, r3
 80023a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a2:	4353      	muls	r3, r2
 80023a4:	637b      	str	r3, [r7, #52]	; 0x34
 80023a6:	e01a      	b.n	80023de <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80023a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023aa:	23c0      	movs	r3, #192	; 0xc0
 80023ac:	025b      	lsls	r3, r3, #9
 80023ae:	401a      	ands	r2, r3
 80023b0:	23c0      	movs	r3, #192	; 0xc0
 80023b2:	025b      	lsls	r3, r3, #9
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d109      	bne.n	80023cc <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80023b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023ba:	4814      	ldr	r0, [pc, #80]	; (800240c <HAL_RCC_GetSysClockFreq+0xf8>)
 80023bc:	f7fd fea4 	bl	8000108 <__udivsi3>
 80023c0:	0003      	movs	r3, r0
 80023c2:	001a      	movs	r2, r3
 80023c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c6:	4353      	muls	r3, r2
 80023c8:	637b      	str	r3, [r7, #52]	; 0x34
 80023ca:	e008      	b.n	80023de <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80023cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023ce:	480e      	ldr	r0, [pc, #56]	; (8002408 <HAL_RCC_GetSysClockFreq+0xf4>)
 80023d0:	f7fd fe9a 	bl	8000108 <__udivsi3>
 80023d4:	0003      	movs	r3, r0
 80023d6:	001a      	movs	r2, r3
 80023d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023da:	4353      	muls	r3, r2
 80023dc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80023de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023e2:	e005      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80023e4:	4b09      	ldr	r3, [pc, #36]	; (800240c <HAL_RCC_GetSysClockFreq+0xf8>)
 80023e6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023e8:	e002      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023ea:	4b07      	ldr	r3, [pc, #28]	; (8002408 <HAL_RCC_GetSysClockFreq+0xf4>)
 80023ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023ee:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80023f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80023f2:	0018      	movs	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	b00f      	add	sp, #60	; 0x3c
 80023f8:	bd90      	pop	{r4, r7, pc}
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	08005294 	.word	0x08005294
 8002400:	080052a4 	.word	0x080052a4
 8002404:	40021000 	.word	0x40021000
 8002408:	007a1200 	.word	0x007a1200
 800240c:	02dc6c00 	.word	0x02dc6c00

08002410 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002414:	4b02      	ldr	r3, [pc, #8]	; (8002420 <HAL_RCC_GetHCLKFreq+0x10>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	0018      	movs	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	46c0      	nop			; (mov r8, r8)
 8002420:	20000000 	.word	0x20000000

08002424 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002428:	f7ff fff2 	bl	8002410 <HAL_RCC_GetHCLKFreq>
 800242c:	0001      	movs	r1, r0
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	0a1b      	lsrs	r3, r3, #8
 8002434:	2207      	movs	r2, #7
 8002436:	4013      	ands	r3, r2
 8002438:	4a04      	ldr	r2, [pc, #16]	; (800244c <HAL_RCC_GetPCLK1Freq+0x28>)
 800243a:	5cd3      	ldrb	r3, [r2, r3]
 800243c:	40d9      	lsrs	r1, r3
 800243e:	000b      	movs	r3, r1
}    
 8002440:	0018      	movs	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	46c0      	nop			; (mov r8, r8)
 8002448:	40021000 	.word	0x40021000
 800244c:	080052c4 	.word	0x080052c4

08002450 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d101      	bne.n	8002462 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e01e      	b.n	80024a0 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	223d      	movs	r2, #61	; 0x3d
 8002466:	5c9b      	ldrb	r3, [r3, r2]
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d107      	bne.n	800247e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	223c      	movs	r2, #60	; 0x3c
 8002472:	2100      	movs	r1, #0
 8002474:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	0018      	movs	r0, r3
 800247a:	f7fe fc45 	bl	8000d08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	223d      	movs	r2, #61	; 0x3d
 8002482:	2102      	movs	r1, #2
 8002484:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3304      	adds	r3, #4
 800248e:	0019      	movs	r1, r3
 8002490:	0010      	movs	r0, r2
 8002492:	f000 fbf7 	bl	8002c84 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	223d      	movs	r2, #61	; 0x3d
 800249a:	2101      	movs	r1, #1
 800249c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	0018      	movs	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	b002      	add	sp, #8
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e01e      	b.n	80024f8 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	223d      	movs	r2, #61	; 0x3d
 80024be:	5c9b      	ldrb	r3, [r3, r2]
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d107      	bne.n	80024d6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	223c      	movs	r2, #60	; 0x3c
 80024ca:	2100      	movs	r1, #0
 80024cc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f000 f815 	bl	8002500 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	223d      	movs	r2, #61	; 0x3d
 80024da:	2102      	movs	r1, #2
 80024dc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	3304      	adds	r3, #4
 80024e6:	0019      	movs	r1, r3
 80024e8:	0010      	movs	r0, r2
 80024ea:	f000 fbcb 	bl	8002c84 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	223d      	movs	r2, #61	; 0x3d
 80024f2:	2101      	movs	r1, #1
 80024f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	0018      	movs	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	b002      	add	sp, #8
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002508:	46c0      	nop			; (mov r8, r8)
 800250a:	46bd      	mov	sp, r7
 800250c:	b002      	add	sp, #8
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
 800251c:	001a      	movs	r2, r3
 800251e:	1cbb      	adds	r3, r7, #2
 8002520:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	223d      	movs	r2, #61	; 0x3d
 8002526:	5c9b      	ldrb	r3, [r3, r2]
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d101      	bne.n	8002532 <HAL_TIM_PWM_Start_DMA+0x22>
  {
    return HAL_BUSY;
 800252e:	2302      	movs	r3, #2
 8002530:	e0e9      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0x1f6>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	223d      	movs	r2, #61	; 0x3d
 8002536:	5c9b      	ldrb	r3, [r3, r2]
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b01      	cmp	r3, #1
 800253c:	d10c      	bne.n	8002558 <HAL_TIM_PWM_Start_DMA+0x48>
  {
    if ((pData == NULL) && (Length > 0U))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d105      	bne.n	8002550 <HAL_TIM_PWM_Start_DMA+0x40>
 8002544:	1cbb      	adds	r3, r7, #2
 8002546:	881b      	ldrh	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_TIM_PWM_Start_DMA+0x40>
    {
      return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e0da      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0x1f6>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	223d      	movs	r2, #61	; 0x3d
 8002554:	2102      	movs	r1, #2
 8002556:	5499      	strb	r1, [r3, r2]
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	2b04      	cmp	r3, #4
 800255c:	d02e      	beq.n	80025bc <HAL_TIM_PWM_Start_DMA+0xac>
 800255e:	d802      	bhi.n	8002566 <HAL_TIM_PWM_Start_DMA+0x56>
 8002560:	2b00      	cmp	r3, #0
 8002562:	d006      	beq.n	8002572 <HAL_TIM_PWM_Start_DMA+0x62>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
      break;
    }

    default:
      break;
 8002564:	e099      	b.n	800269a <HAL_TIM_PWM_Start_DMA+0x18a>
  switch (Channel)
 8002566:	2b08      	cmp	r3, #8
 8002568:	d04d      	beq.n	8002606 <HAL_TIM_PWM_Start_DMA+0xf6>
 800256a:	2b0c      	cmp	r3, #12
 800256c:	d100      	bne.n	8002570 <HAL_TIM_PWM_Start_DMA+0x60>
 800256e:	e06f      	b.n	8002650 <HAL_TIM_PWM_Start_DMA+0x140>
      break;
 8002570:	e093      	b.n	800269a <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002576:	4a66      	ldr	r2, [pc, #408]	; (8002710 <HAL_TIM_PWM_Start_DMA+0x200>)
 8002578:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257e:	4a65      	ldr	r2, [pc, #404]	; (8002714 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002580:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002586:	4a64      	ldr	r2, [pc, #400]	; (8002718 <HAL_TIM_PWM_Start_DMA+0x208>)
 8002588:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	3334      	adds	r3, #52	; 0x34
 8002596:	001a      	movs	r2, r3
 8002598:	1cbb      	adds	r3, r7, #2
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	f7fe ff3e 	bl	800141c <HAL_DMA_Start_IT>
 80025a0:	1e03      	subs	r3, r0, #0
 80025a2:	d001      	beq.n	80025a8 <HAL_TIM_PWM_Start_DMA+0x98>
        return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e0ae      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	0089      	lsls	r1, r1, #2
 80025b6:	430a      	orrs	r2, r1
 80025b8:	60da      	str	r2, [r3, #12]
      break;
 80025ba:	e06e      	b.n	800269a <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c0:	4a53      	ldr	r2, [pc, #332]	; (8002710 <HAL_TIM_PWM_Start_DMA+0x200>)
 80025c2:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c8:	4a52      	ldr	r2, [pc, #328]	; (8002714 <HAL_TIM_PWM_Start_DMA+0x204>)
 80025ca:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	4a51      	ldr	r2, [pc, #324]	; (8002718 <HAL_TIM_PWM_Start_DMA+0x208>)
 80025d2:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80025d8:	6879      	ldr	r1, [r7, #4]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	3338      	adds	r3, #56	; 0x38
 80025e0:	001a      	movs	r2, r3
 80025e2:	1cbb      	adds	r3, r7, #2
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	f7fe ff19 	bl	800141c <HAL_DMA_Start_IT>
 80025ea:	1e03      	subs	r3, r0, #0
 80025ec:	d001      	beq.n	80025f2 <HAL_TIM_PWM_Start_DMA+0xe2>
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e089      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68da      	ldr	r2, [r3, #12]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2180      	movs	r1, #128	; 0x80
 80025fe:	00c9      	lsls	r1, r1, #3
 8002600:	430a      	orrs	r2, r1
 8002602:	60da      	str	r2, [r3, #12]
      break;
 8002604:	e049      	b.n	800269a <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260a:	4a41      	ldr	r2, [pc, #260]	; (8002710 <HAL_TIM_PWM_Start_DMA+0x200>)
 800260c:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002612:	4a40      	ldr	r2, [pc, #256]	; (8002714 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002614:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261a:	4a3f      	ldr	r2, [pc, #252]	; (8002718 <HAL_TIM_PWM_Start_DMA+0x208>)
 800261c:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	333c      	adds	r3, #60	; 0x3c
 800262a:	001a      	movs	r2, r3
 800262c:	1cbb      	adds	r3, r7, #2
 800262e:	881b      	ldrh	r3, [r3, #0]
 8002630:	f7fe fef4 	bl	800141c <HAL_DMA_Start_IT>
 8002634:	1e03      	subs	r3, r0, #0
 8002636:	d001      	beq.n	800263c <HAL_TIM_PWM_Start_DMA+0x12c>
        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e064      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2180      	movs	r1, #128	; 0x80
 8002648:	0109      	lsls	r1, r1, #4
 800264a:	430a      	orrs	r2, r1
 800264c:	60da      	str	r2, [r3, #12]
      break;
 800264e:	e024      	b.n	800269a <HAL_TIM_PWM_Start_DMA+0x18a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002654:	4a2e      	ldr	r2, [pc, #184]	; (8002710 <HAL_TIM_PWM_Start_DMA+0x200>)
 8002656:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265c:	4a2d      	ldr	r2, [pc, #180]	; (8002714 <HAL_TIM_PWM_Start_DMA+0x204>)
 800265e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002664:	4a2c      	ldr	r2, [pc, #176]	; (8002718 <HAL_TIM_PWM_Start_DMA+0x208>)
 8002666:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800266c:	6879      	ldr	r1, [r7, #4]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	3340      	adds	r3, #64	; 0x40
 8002674:	001a      	movs	r2, r3
 8002676:	1cbb      	adds	r3, r7, #2
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	f7fe fecf 	bl	800141c <HAL_DMA_Start_IT>
 800267e:	1e03      	subs	r3, r0, #0
 8002680:	d001      	beq.n	8002686 <HAL_TIM_PWM_Start_DMA+0x176>
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e03f      	b.n	8002706 <HAL_TIM_PWM_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68da      	ldr	r2, [r3, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2180      	movs	r1, #128	; 0x80
 8002692:	0149      	lsls	r1, r1, #5
 8002694:	430a      	orrs	r2, r1
 8002696:	60da      	str	r2, [r3, #12]
      break;
 8002698:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68b9      	ldr	r1, [r7, #8]
 80026a0:	2201      	movs	r2, #1
 80026a2:	0018      	movs	r0, r3
 80026a4:	f000 fdde 	bl	8003264 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a1b      	ldr	r2, [pc, #108]	; (800271c <HAL_TIM_PWM_Start_DMA+0x20c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d009      	beq.n	80026c6 <HAL_TIM_PWM_Start_DMA+0x1b6>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a1a      	ldr	r2, [pc, #104]	; (8002720 <HAL_TIM_PWM_Start_DMA+0x210>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d004      	beq.n	80026c6 <HAL_TIM_PWM_Start_DMA+0x1b6>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a18      	ldr	r2, [pc, #96]	; (8002724 <HAL_TIM_PWM_Start_DMA+0x214>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d101      	bne.n	80026ca <HAL_TIM_PWM_Start_DMA+0x1ba>
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <HAL_TIM_PWM_Start_DMA+0x1bc>
 80026ca:	2300      	movs	r3, #0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d008      	beq.n	80026e2 <HAL_TIM_PWM_Start_DMA+0x1d2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2180      	movs	r1, #128	; 0x80
 80026dc:	0209      	lsls	r1, r1, #8
 80026de:	430a      	orrs	r2, r1
 80026e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2207      	movs	r2, #7
 80026ea:	4013      	ands	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2b06      	cmp	r3, #6
 80026f2:	d007      	beq.n	8002704 <HAL_TIM_PWM_Start_DMA+0x1f4>
  {
    __HAL_TIM_ENABLE(htim);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2101      	movs	r1, #1
 8002700:	430a      	orrs	r2, r1
 8002702:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	0018      	movs	r0, r3
 8002708:	46bd      	mov	sp, r7
 800270a:	b006      	add	sp, #24
 800270c:	bd80      	pop	{r7, pc}
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	08002b9f 	.word	0x08002b9f
 8002714:	08002c11 	.word	0x08002c11
 8002718:	08002b79 	.word	0x08002b79
 800271c:	40012c00 	.word	0x40012c00
 8002720:	40014400 	.word	0x40014400
 8002724:	40014800 	.word	0x40014800

08002728 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b04      	cmp	r3, #4
 8002736:	d016      	beq.n	8002766 <HAL_TIM_PWM_Stop_DMA+0x3e>
 8002738:	d802      	bhi.n	8002740 <HAL_TIM_PWM_Stop_DMA+0x18>
 800273a:	2b00      	cmp	r3, #0
 800273c:	d005      	beq.n	800274a <HAL_TIM_PWM_Stop_DMA+0x22>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
      break;
    }

    default:
      break;
 800273e:	e03c      	b.n	80027ba <HAL_TIM_PWM_Stop_DMA+0x92>
  switch (Channel)
 8002740:	2b08      	cmp	r3, #8
 8002742:	d01e      	beq.n	8002782 <HAL_TIM_PWM_Stop_DMA+0x5a>
 8002744:	2b0c      	cmp	r3, #12
 8002746:	d02a      	beq.n	800279e <HAL_TIM_PWM_Stop_DMA+0x76>
      break;
 8002748:	e037      	b.n	80027ba <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	493f      	ldr	r1, [pc, #252]	; (8002854 <HAL_TIM_PWM_Stop_DMA+0x12c>)
 8002756:	400a      	ands	r2, r1
 8002758:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	0018      	movs	r0, r3
 8002760:	f7fe fec2 	bl	80014e8 <HAL_DMA_Abort_IT>
      break;
 8002764:	e029      	b.n	80027ba <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4939      	ldr	r1, [pc, #228]	; (8002858 <HAL_TIM_PWM_Stop_DMA+0x130>)
 8002772:	400a      	ands	r2, r1
 8002774:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277a:	0018      	movs	r0, r3
 800277c:	f7fe feb4 	bl	80014e8 <HAL_DMA_Abort_IT>
      break;
 8002780:	e01b      	b.n	80027ba <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4933      	ldr	r1, [pc, #204]	; (800285c <HAL_TIM_PWM_Stop_DMA+0x134>)
 800278e:	400a      	ands	r2, r1
 8002790:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002796:	0018      	movs	r0, r3
 8002798:	f7fe fea6 	bl	80014e8 <HAL_DMA_Abort_IT>
      break;
 800279c:	e00d      	b.n	80027ba <HAL_TIM_PWM_Stop_DMA+0x92>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	492d      	ldr	r1, [pc, #180]	; (8002860 <HAL_TIM_PWM_Stop_DMA+0x138>)
 80027aa:	400a      	ands	r2, r1
 80027ac:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	0018      	movs	r0, r3
 80027b4:	f7fe fe98 	bl	80014e8 <HAL_DMA_Abort_IT>
      break;
 80027b8:	46c0      	nop			; (mov r8, r8)
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6839      	ldr	r1, [r7, #0]
 80027c0:	2200      	movs	r2, #0
 80027c2:	0018      	movs	r0, r3
 80027c4:	f000 fd4e 	bl	8003264 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a25      	ldr	r2, [pc, #148]	; (8002864 <HAL_TIM_PWM_Stop_DMA+0x13c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d009      	beq.n	80027e6 <HAL_TIM_PWM_Stop_DMA+0xbe>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a24      	ldr	r2, [pc, #144]	; (8002868 <HAL_TIM_PWM_Stop_DMA+0x140>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d004      	beq.n	80027e6 <HAL_TIM_PWM_Stop_DMA+0xbe>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a22      	ldr	r2, [pc, #136]	; (800286c <HAL_TIM_PWM_Stop_DMA+0x144>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d101      	bne.n	80027ea <HAL_TIM_PWM_Stop_DMA+0xc2>
 80027e6:	2301      	movs	r3, #1
 80027e8:	e000      	b.n	80027ec <HAL_TIM_PWM_Stop_DMA+0xc4>
 80027ea:	2300      	movs	r3, #0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d013      	beq.n	8002818 <HAL_TIM_PWM_Stop_DMA+0xf0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	4a1e      	ldr	r2, [pc, #120]	; (8002870 <HAL_TIM_PWM_Stop_DMA+0x148>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	d10d      	bne.n	8002818 <HAL_TIM_PWM_Stop_DMA+0xf0>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	4a1c      	ldr	r2, [pc, #112]	; (8002874 <HAL_TIM_PWM_Stop_DMA+0x14c>)
 8002804:	4013      	ands	r3, r2
 8002806:	d107      	bne.n	8002818 <HAL_TIM_PWM_Stop_DMA+0xf0>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4919      	ldr	r1, [pc, #100]	; (8002878 <HAL_TIM_PWM_Stop_DMA+0x150>)
 8002814:	400a      	ands	r2, r1
 8002816:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	4a14      	ldr	r2, [pc, #80]	; (8002870 <HAL_TIM_PWM_Stop_DMA+0x148>)
 8002820:	4013      	ands	r3, r2
 8002822:	d10d      	bne.n	8002840 <HAL_TIM_PWM_Stop_DMA+0x118>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	4a12      	ldr	r2, [pc, #72]	; (8002874 <HAL_TIM_PWM_Stop_DMA+0x14c>)
 800282c:	4013      	ands	r3, r2
 800282e:	d107      	bne.n	8002840 <HAL_TIM_PWM_Stop_DMA+0x118>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2101      	movs	r1, #1
 800283c:	438a      	bics	r2, r1
 800283e:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	223d      	movs	r2, #61	; 0x3d
 8002844:	2101      	movs	r1, #1
 8002846:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	0018      	movs	r0, r3
 800284c:	46bd      	mov	sp, r7
 800284e:	b002      	add	sp, #8
 8002850:	bd80      	pop	{r7, pc}
 8002852:	46c0      	nop			; (mov r8, r8)
 8002854:	fffffdff 	.word	0xfffffdff
 8002858:	fffffbff 	.word	0xfffffbff
 800285c:	fffff7ff 	.word	0xfffff7ff
 8002860:	ffffefff 	.word	0xffffefff
 8002864:	40012c00 	.word	0x40012c00
 8002868:	40014400 	.word	0x40014400
 800286c:	40014800 	.word	0x40014800
 8002870:	00001111 	.word	0x00001111
 8002874:	00000444 	.word	0x00000444
 8002878:	ffff7fff 	.word	0xffff7fff

0800287c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	223c      	movs	r2, #60	; 0x3c
 800288c:	5c9b      	ldrb	r3, [r3, r2]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d101      	bne.n	8002896 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002892:	2302      	movs	r3, #2
 8002894:	e0a4      	b.n	80029e0 <HAL_TIM_PWM_ConfigChannel+0x164>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	223c      	movs	r2, #60	; 0x3c
 800289a:	2101      	movs	r1, #1
 800289c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	223d      	movs	r2, #61	; 0x3d
 80028a2:	2102      	movs	r1, #2
 80028a4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b04      	cmp	r3, #4
 80028aa:	d029      	beq.n	8002900 <HAL_TIM_PWM_ConfigChannel+0x84>
 80028ac:	d802      	bhi.n	80028b4 <HAL_TIM_PWM_ConfigChannel+0x38>
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d005      	beq.n	80028be <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 80028b2:	e08c      	b.n	80029ce <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d046      	beq.n	8002946 <HAL_TIM_PWM_ConfigChannel+0xca>
 80028b8:	2b0c      	cmp	r3, #12
 80028ba:	d065      	beq.n	8002988 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 80028bc:	e087      	b.n	80029ce <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	0011      	movs	r1, r2
 80028c6:	0018      	movs	r0, r3
 80028c8:	f000 fa52 	bl	8002d70 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	699a      	ldr	r2, [r3, #24]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2108      	movs	r1, #8
 80028d8:	430a      	orrs	r2, r1
 80028da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2104      	movs	r1, #4
 80028e8:	438a      	bics	r2, r1
 80028ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6999      	ldr	r1, [r3, #24]
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	691a      	ldr	r2, [r3, #16]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	619a      	str	r2, [r3, #24]
      break;
 80028fe:	e066      	b.n	80029ce <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	0011      	movs	r1, r2
 8002908:	0018      	movs	r0, r3
 800290a:	f000 faaf 	bl	8002e6c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	699a      	ldr	r2, [r3, #24]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2180      	movs	r1, #128	; 0x80
 800291a:	0109      	lsls	r1, r1, #4
 800291c:	430a      	orrs	r2, r1
 800291e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699a      	ldr	r2, [r3, #24]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	492f      	ldr	r1, [pc, #188]	; (80029e8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 800292c:	400a      	ands	r2, r1
 800292e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6999      	ldr	r1, [r3, #24]
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	021a      	lsls	r2, r3, #8
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	619a      	str	r2, [r3, #24]
      break;
 8002944:	e043      	b.n	80029ce <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	0011      	movs	r1, r2
 800294e:	0018      	movs	r0, r3
 8002950:	f000 fb0a 	bl	8002f68 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	69da      	ldr	r2, [r3, #28]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2108      	movs	r1, #8
 8002960:	430a      	orrs	r2, r1
 8002962:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	69da      	ldr	r2, [r3, #28]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2104      	movs	r1, #4
 8002970:	438a      	bics	r2, r1
 8002972:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	69d9      	ldr	r1, [r3, #28]
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	691a      	ldr	r2, [r3, #16]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	61da      	str	r2, [r3, #28]
      break;
 8002986:	e022      	b.n	80029ce <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	0011      	movs	r1, r2
 8002990:	0018      	movs	r0, r3
 8002992:	f000 fb69 	bl	8003068 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	69da      	ldr	r2, [r3, #28]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2180      	movs	r1, #128	; 0x80
 80029a2:	0109      	lsls	r1, r1, #4
 80029a4:	430a      	orrs	r2, r1
 80029a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	69da      	ldr	r2, [r3, #28]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	490d      	ldr	r1, [pc, #52]	; (80029e8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80029b4:	400a      	ands	r2, r1
 80029b6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	69d9      	ldr	r1, [r3, #28]
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	021a      	lsls	r2, r3, #8
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	61da      	str	r2, [r3, #28]
      break;
 80029cc:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	223d      	movs	r2, #61	; 0x3d
 80029d2:	2101      	movs	r1, #1
 80029d4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	223c      	movs	r2, #60	; 0x3c
 80029da:	2100      	movs	r1, #0
 80029dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	0018      	movs	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b004      	add	sp, #16
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	fffffbff 	.word	0xfffffbff

080029ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	223c      	movs	r2, #60	; 0x3c
 80029fa:	5c9b      	ldrb	r3, [r3, r2]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_TIM_ConfigClockSource+0x18>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e0ab      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x170>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	223c      	movs	r2, #60	; 0x3c
 8002a08:	2101      	movs	r1, #1
 8002a0a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	223d      	movs	r2, #61	; 0x3d
 8002a10:	2102      	movs	r1, #2
 8002a12:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2277      	movs	r2, #119	; 0x77
 8002a20:	4393      	bics	r3, r2
 8002a22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4a4f      	ldr	r2, [pc, #316]	; (8002b64 <HAL_TIM_ConfigClockSource+0x178>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b40      	cmp	r3, #64	; 0x40
 8002a3a:	d100      	bne.n	8002a3e <HAL_TIM_ConfigClockSource+0x52>
 8002a3c:	e06b      	b.n	8002b16 <HAL_TIM_ConfigClockSource+0x12a>
 8002a3e:	d80e      	bhi.n	8002a5e <HAL_TIM_ConfigClockSource+0x72>
 8002a40:	2b10      	cmp	r3, #16
 8002a42:	d100      	bne.n	8002a46 <HAL_TIM_ConfigClockSource+0x5a>
 8002a44:	e077      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x14a>
 8002a46:	d803      	bhi.n	8002a50 <HAL_TIM_ConfigClockSource+0x64>
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d100      	bne.n	8002a4e <HAL_TIM_ConfigClockSource+0x62>
 8002a4c:	e073      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002a4e:	e07c      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002a50:	2b20      	cmp	r3, #32
 8002a52:	d100      	bne.n	8002a56 <HAL_TIM_ConfigClockSource+0x6a>
 8002a54:	e06f      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x14a>
 8002a56:	2b30      	cmp	r3, #48	; 0x30
 8002a58:	d100      	bne.n	8002a5c <HAL_TIM_ConfigClockSource+0x70>
 8002a5a:	e06c      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8002a5c:	e075      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002a5e:	2b70      	cmp	r3, #112	; 0x70
 8002a60:	d00e      	beq.n	8002a80 <HAL_TIM_ConfigClockSource+0x94>
 8002a62:	d804      	bhi.n	8002a6e <HAL_TIM_ConfigClockSource+0x82>
 8002a64:	2b50      	cmp	r3, #80	; 0x50
 8002a66:	d036      	beq.n	8002ad6 <HAL_TIM_ConfigClockSource+0xea>
 8002a68:	2b60      	cmp	r3, #96	; 0x60
 8002a6a:	d044      	beq.n	8002af6 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8002a6c:	e06d      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002a6e:	2280      	movs	r2, #128	; 0x80
 8002a70:	0152      	lsls	r2, r2, #5
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d068      	beq.n	8002b48 <HAL_TIM_ConfigClockSource+0x15c>
 8002a76:	2280      	movs	r2, #128	; 0x80
 8002a78:	0192      	lsls	r2, r2, #6
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d017      	beq.n	8002aae <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8002a7e:	e064      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6818      	ldr	r0, [r3, #0]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	6899      	ldr	r1, [r3, #8]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685a      	ldr	r2, [r3, #4]
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	f000 fbc8 	bl	8003224 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2277      	movs	r2, #119	; 0x77
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	609a      	str	r2, [r3, #8]
      break;
 8002aac:	e04d      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6818      	ldr	r0, [r3, #0]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	6899      	ldr	r1, [r3, #8]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	f000 fbb1 	bl	8003224 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2180      	movs	r1, #128	; 0x80
 8002ace:	01c9      	lsls	r1, r1, #7
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	609a      	str	r2, [r3, #8]
      break;
 8002ad4:	e039      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6818      	ldr	r0, [r3, #0]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	6859      	ldr	r1, [r3, #4]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	001a      	movs	r2, r3
 8002ae4:	f000 fb24 	bl	8003130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2150      	movs	r1, #80	; 0x50
 8002aee:	0018      	movs	r0, r3
 8002af0:	f000 fb7e 	bl	80031f0 <TIM_ITRx_SetConfig>
      break;
 8002af4:	e029      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6818      	ldr	r0, [r3, #0]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	6859      	ldr	r1, [r3, #4]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	001a      	movs	r2, r3
 8002b04:	f000 fb42 	bl	800318c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2160      	movs	r1, #96	; 0x60
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f000 fb6e 	bl	80031f0 <TIM_ITRx_SetConfig>
      break;
 8002b14:	e019      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6818      	ldr	r0, [r3, #0]
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	6859      	ldr	r1, [r3, #4]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	001a      	movs	r2, r3
 8002b24:	f000 fb04 	bl	8003130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2140      	movs	r1, #64	; 0x40
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f000 fb5e 	bl	80031f0 <TIM_ITRx_SetConfig>
      break;
 8002b34:	e009      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	0019      	movs	r1, r3
 8002b40:	0010      	movs	r0, r2
 8002b42:	f000 fb55 	bl	80031f0 <TIM_ITRx_SetConfig>
      break;
 8002b46:	e000      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8002b48:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	223d      	movs	r2, #61	; 0x3d
 8002b4e:	2101      	movs	r1, #1
 8002b50:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	223c      	movs	r2, #60	; 0x3c
 8002b56:	2100      	movs	r1, #0
 8002b58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b004      	add	sp, #16
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	ffff00ff 	.word	0xffff00ff

08002b68 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002b70:	46c0      	nop			; (mov r8, r8)
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b002      	add	sp, #8
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	223d      	movs	r2, #61	; 0x3d
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	0018      	movs	r0, r3
 8002b92:	f7ff ffe9 	bl	8002b68 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b004      	add	sp, #16
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b084      	sub	sp, #16
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002baa:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	223d      	movs	r2, #61	; 0x3d
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	5499      	strb	r1, [r3, r2]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d103      	bne.n	8002bc6 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	771a      	strb	r2, [r3, #28]
 8002bc4:	e019      	b.n	8002bfa <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d103      	bne.n	8002bd8 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	771a      	strb	r2, [r3, #28]
 8002bd6:	e010      	b.n	8002bfa <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d103      	bne.n	8002bea <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2204      	movs	r2, #4
 8002be6:	771a      	strb	r2, [r3, #28]
 8002be8:	e007      	b.n	8002bfa <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d102      	bne.n	8002bfa <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2208      	movs	r2, #8
 8002bf8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f7fd ff81 	bl	8000b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	771a      	strb	r2, [r3, #28]
}
 8002c08:	46c0      	nop			; (mov r8, r8)
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	b004      	add	sp, #16
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	223d      	movs	r2, #61	; 0x3d
 8002c22:	2101      	movs	r1, #1
 8002c24:	5499      	strb	r1, [r3, r2]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d103      	bne.n	8002c38 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2201      	movs	r2, #1
 8002c34:	771a      	strb	r2, [r3, #28]
 8002c36:	e019      	b.n	8002c6c <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d103      	bne.n	8002c4a <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2202      	movs	r2, #2
 8002c46:	771a      	strb	r2, [r3, #28]
 8002c48:	e010      	b.n	8002c6c <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d103      	bne.n	8002c5c <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2204      	movs	r2, #4
 8002c58:	771a      	strb	r2, [r3, #28]
 8002c5a:	e007      	b.n	8002c6c <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d102      	bne.n	8002c6c <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2208      	movs	r2, #8
 8002c6a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f7fd feae 	bl	80009d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	771a      	strb	r2, [r3, #28]
}
 8002c7a:	46c0      	nop			; (mov r8, r8)
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	b004      	add	sp, #16
 8002c80:	bd80      	pop	{r7, pc}
	...

08002c84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4a30      	ldr	r2, [pc, #192]	; (8002d58 <TIM_Base_SetConfig+0xd4>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d008      	beq.n	8002cae <TIM_Base_SetConfig+0x2a>
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	2380      	movs	r3, #128	; 0x80
 8002ca0:	05db      	lsls	r3, r3, #23
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d003      	beq.n	8002cae <TIM_Base_SetConfig+0x2a>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a2c      	ldr	r2, [pc, #176]	; (8002d5c <TIM_Base_SetConfig+0xd8>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d108      	bne.n	8002cc0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2270      	movs	r2, #112	; 0x70
 8002cb2:	4393      	bics	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a25      	ldr	r2, [pc, #148]	; (8002d58 <TIM_Base_SetConfig+0xd4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d014      	beq.n	8002cf2 <TIM_Base_SetConfig+0x6e>
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	2380      	movs	r3, #128	; 0x80
 8002ccc:	05db      	lsls	r3, r3, #23
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d00f      	beq.n	8002cf2 <TIM_Base_SetConfig+0x6e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a21      	ldr	r2, [pc, #132]	; (8002d5c <TIM_Base_SetConfig+0xd8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d00b      	beq.n	8002cf2 <TIM_Base_SetConfig+0x6e>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a20      	ldr	r2, [pc, #128]	; (8002d60 <TIM_Base_SetConfig+0xdc>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d007      	beq.n	8002cf2 <TIM_Base_SetConfig+0x6e>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a1f      	ldr	r2, [pc, #124]	; (8002d64 <TIM_Base_SetConfig+0xe0>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d003      	beq.n	8002cf2 <TIM_Base_SetConfig+0x6e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a1e      	ldr	r2, [pc, #120]	; (8002d68 <TIM_Base_SetConfig+0xe4>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d108      	bne.n	8002d04 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	4a1d      	ldr	r2, [pc, #116]	; (8002d6c <TIM_Base_SetConfig+0xe8>)
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2280      	movs	r2, #128	; 0x80
 8002d08:	4393      	bics	r3, r2
 8002d0a:	001a      	movs	r2, r3
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a0a      	ldr	r2, [pc, #40]	; (8002d58 <TIM_Base_SetConfig+0xd4>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d007      	beq.n	8002d42 <TIM_Base_SetConfig+0xbe>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a0b      	ldr	r2, [pc, #44]	; (8002d64 <TIM_Base_SetConfig+0xe0>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d003      	beq.n	8002d42 <TIM_Base_SetConfig+0xbe>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a0a      	ldr	r2, [pc, #40]	; (8002d68 <TIM_Base_SetConfig+0xe4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d103      	bne.n	8002d4a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	691a      	ldr	r2, [r3, #16]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	615a      	str	r2, [r3, #20]
}
 8002d50:	46c0      	nop			; (mov r8, r8)
 8002d52:	46bd      	mov	sp, r7
 8002d54:	b004      	add	sp, #16
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40012c00 	.word	0x40012c00
 8002d5c:	40000400 	.word	0x40000400
 8002d60:	40002000 	.word	0x40002000
 8002d64:	40014400 	.word	0x40014400
 8002d68:	40014800 	.word	0x40014800
 8002d6c:	fffffcff 	.word	0xfffffcff

08002d70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	4393      	bics	r3, r2
 8002d82:	001a      	movs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2270      	movs	r2, #112	; 0x70
 8002d9e:	4393      	bics	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2203      	movs	r2, #3
 8002da6:	4393      	bics	r3, r2
 8002da8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	2202      	movs	r2, #2
 8002db8:	4393      	bics	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a23      	ldr	r2, [pc, #140]	; (8002e58 <TIM_OC1_SetConfig+0xe8>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d007      	beq.n	8002dde <TIM_OC1_SetConfig+0x6e>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a22      	ldr	r2, [pc, #136]	; (8002e5c <TIM_OC1_SetConfig+0xec>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d003      	beq.n	8002dde <TIM_OC1_SetConfig+0x6e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a21      	ldr	r2, [pc, #132]	; (8002e60 <TIM_OC1_SetConfig+0xf0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d10c      	bne.n	8002df8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	2208      	movs	r2, #8
 8002de2:	4393      	bics	r3, r2
 8002de4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	2204      	movs	r2, #4
 8002df4:	4393      	bics	r3, r2
 8002df6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a17      	ldr	r2, [pc, #92]	; (8002e58 <TIM_OC1_SetConfig+0xe8>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d007      	beq.n	8002e10 <TIM_OC1_SetConfig+0xa0>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a16      	ldr	r2, [pc, #88]	; (8002e5c <TIM_OC1_SetConfig+0xec>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d003      	beq.n	8002e10 <TIM_OC1_SetConfig+0xa0>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a15      	ldr	r2, [pc, #84]	; (8002e60 <TIM_OC1_SetConfig+0xf0>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d111      	bne.n	8002e34 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	4a14      	ldr	r2, [pc, #80]	; (8002e64 <TIM_OC1_SetConfig+0xf4>)
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	4a13      	ldr	r2, [pc, #76]	; (8002e68 <TIM_OC1_SetConfig+0xf8>)
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	621a      	str	r2, [r3, #32]
}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b006      	add	sp, #24
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	40012c00 	.word	0x40012c00
 8002e5c:	40014400 	.word	0x40014400
 8002e60:	40014800 	.word	0x40014800
 8002e64:	fffffeff 	.word	0xfffffeff
 8002e68:	fffffdff 	.word	0xfffffdff

08002e6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	2210      	movs	r2, #16
 8002e7c:	4393      	bics	r3, r2
 8002e7e:	001a      	movs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a1b      	ldr	r3, [r3, #32]
 8002e88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	4a2c      	ldr	r2, [pc, #176]	; (8002f4c <TIM_OC2_SetConfig+0xe0>)
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4a2b      	ldr	r2, [pc, #172]	; (8002f50 <TIM_OC2_SetConfig+0xe4>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	021b      	lsls	r3, r3, #8
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	4393      	bics	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	011b      	lsls	r3, r3, #4
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a22      	ldr	r2, [pc, #136]	; (8002f54 <TIM_OC2_SetConfig+0xe8>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d10d      	bne.n	8002eea <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	2280      	movs	r2, #128	; 0x80
 8002ed2:	4393      	bics	r3, r2
 8002ed4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	2240      	movs	r2, #64	; 0x40
 8002ee6:	4393      	bics	r3, r2
 8002ee8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a19      	ldr	r2, [pc, #100]	; (8002f54 <TIM_OC2_SetConfig+0xe8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d007      	beq.n	8002f02 <TIM_OC2_SetConfig+0x96>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a18      	ldr	r2, [pc, #96]	; (8002f58 <TIM_OC2_SetConfig+0xec>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d003      	beq.n	8002f02 <TIM_OC2_SetConfig+0x96>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a17      	ldr	r2, [pc, #92]	; (8002f5c <TIM_OC2_SetConfig+0xf0>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d113      	bne.n	8002f2a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	4a16      	ldr	r2, [pc, #88]	; (8002f60 <TIM_OC2_SetConfig+0xf4>)
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	4a15      	ldr	r2, [pc, #84]	; (8002f64 <TIM_OC2_SetConfig+0xf8>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685a      	ldr	r2, [r3, #4]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	621a      	str	r2, [r3, #32]
}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b006      	add	sp, #24
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	ffff8fff 	.word	0xffff8fff
 8002f50:	fffffcff 	.word	0xfffffcff
 8002f54:	40012c00 	.word	0x40012c00
 8002f58:	40014400 	.word	0x40014400
 8002f5c:	40014800 	.word	0x40014800
 8002f60:	fffffbff 	.word	0xfffffbff
 8002f64:	fffff7ff 	.word	0xfffff7ff

08002f68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b086      	sub	sp, #24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	4a33      	ldr	r2, [pc, #204]	; (8003044 <TIM_OC3_SetConfig+0xdc>)
 8002f78:	401a      	ands	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a1b      	ldr	r3, [r3, #32]
 8002f82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2270      	movs	r2, #112	; 0x70
 8002f94:	4393      	bics	r3, r2
 8002f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	4393      	bics	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	4a26      	ldr	r2, [pc, #152]	; (8003048 <TIM_OC3_SetConfig+0xe0>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	021b      	lsls	r3, r3, #8
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a22      	ldr	r2, [pc, #136]	; (800304c <TIM_OC3_SetConfig+0xe4>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d10d      	bne.n	8002fe2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	4a21      	ldr	r2, [pc, #132]	; (8003050 <TIM_OC3_SetConfig+0xe8>)
 8002fca:	4013      	ands	r3, r2
 8002fcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	021b      	lsls	r3, r3, #8
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	4a1d      	ldr	r2, [pc, #116]	; (8003054 <TIM_OC3_SetConfig+0xec>)
 8002fde:	4013      	ands	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a19      	ldr	r2, [pc, #100]	; (800304c <TIM_OC3_SetConfig+0xe4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d007      	beq.n	8002ffa <TIM_OC3_SetConfig+0x92>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a1a      	ldr	r2, [pc, #104]	; (8003058 <TIM_OC3_SetConfig+0xf0>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d003      	beq.n	8002ffa <TIM_OC3_SetConfig+0x92>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a19      	ldr	r2, [pc, #100]	; (800305c <TIM_OC3_SetConfig+0xf4>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d113      	bne.n	8003022 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	4a18      	ldr	r2, [pc, #96]	; (8003060 <TIM_OC3_SetConfig+0xf8>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	4a17      	ldr	r2, [pc, #92]	; (8003064 <TIM_OC3_SetConfig+0xfc>)
 8003006:	4013      	ands	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	4313      	orrs	r3, r2
 8003020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	621a      	str	r2, [r3, #32]
}
 800303c:	46c0      	nop			; (mov r8, r8)
 800303e:	46bd      	mov	sp, r7
 8003040:	b006      	add	sp, #24
 8003042:	bd80      	pop	{r7, pc}
 8003044:	fffffeff 	.word	0xfffffeff
 8003048:	fffffdff 	.word	0xfffffdff
 800304c:	40012c00 	.word	0x40012c00
 8003050:	fffff7ff 	.word	0xfffff7ff
 8003054:	fffffbff 	.word	0xfffffbff
 8003058:	40014400 	.word	0x40014400
 800305c:	40014800 	.word	0x40014800
 8003060:	ffffefff 	.word	0xffffefff
 8003064:	ffffdfff 	.word	0xffffdfff

08003068 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a1b      	ldr	r3, [r3, #32]
 8003076:	4a26      	ldr	r2, [pc, #152]	; (8003110 <TIM_OC4_SetConfig+0xa8>)
 8003078:	401a      	ands	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4a20      	ldr	r2, [pc, #128]	; (8003114 <TIM_OC4_SetConfig+0xac>)
 8003094:	4013      	ands	r3, r2
 8003096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4a1f      	ldr	r2, [pc, #124]	; (8003118 <TIM_OC4_SetConfig+0xb0>)
 800309c:	4013      	ands	r3, r2
 800309e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	021b      	lsls	r3, r3, #8
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	4a1b      	ldr	r2, [pc, #108]	; (800311c <TIM_OC4_SetConfig+0xb4>)
 80030b0:	4013      	ands	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	031b      	lsls	r3, r3, #12
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	4313      	orrs	r3, r2
 80030be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a17      	ldr	r2, [pc, #92]	; (8003120 <TIM_OC4_SetConfig+0xb8>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d007      	beq.n	80030d8 <TIM_OC4_SetConfig+0x70>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a16      	ldr	r2, [pc, #88]	; (8003124 <TIM_OC4_SetConfig+0xbc>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d003      	beq.n	80030d8 <TIM_OC4_SetConfig+0x70>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a15      	ldr	r2, [pc, #84]	; (8003128 <TIM_OC4_SetConfig+0xc0>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d109      	bne.n	80030ec <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	4a14      	ldr	r2, [pc, #80]	; (800312c <TIM_OC4_SetConfig+0xc4>)
 80030dc:	4013      	ands	r3, r2
 80030de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	019b      	lsls	r3, r3, #6
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	621a      	str	r2, [r3, #32]
}
 8003106:	46c0      	nop			; (mov r8, r8)
 8003108:	46bd      	mov	sp, r7
 800310a:	b006      	add	sp, #24
 800310c:	bd80      	pop	{r7, pc}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	ffffefff 	.word	0xffffefff
 8003114:	ffff8fff 	.word	0xffff8fff
 8003118:	fffffcff 	.word	0xfffffcff
 800311c:	ffffdfff 	.word	0xffffdfff
 8003120:	40012c00 	.word	0x40012c00
 8003124:	40014400 	.word	0x40014400
 8003128:	40014800 	.word	0x40014800
 800312c:	ffffbfff 	.word	0xffffbfff

08003130 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	2201      	movs	r2, #1
 8003148:	4393      	bics	r3, r2
 800314a:	001a      	movs	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	22f0      	movs	r2, #240	; 0xf0
 800315a:	4393      	bics	r3, r2
 800315c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	011b      	lsls	r3, r3, #4
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	220a      	movs	r2, #10
 800316c:	4393      	bics	r3, r2
 800316e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	4313      	orrs	r3, r2
 8003176:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	621a      	str	r2, [r3, #32]
}
 8003184:	46c0      	nop			; (mov r8, r8)
 8003186:	46bd      	mov	sp, r7
 8003188:	b006      	add	sp, #24
 800318a:	bd80      	pop	{r7, pc}

0800318c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	2210      	movs	r2, #16
 800319e:	4393      	bics	r3, r2
 80031a0:	001a      	movs	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	4a0d      	ldr	r2, [pc, #52]	; (80031ec <TIM_TI2_ConfigInputStage+0x60>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	031b      	lsls	r3, r3, #12
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	22a0      	movs	r2, #160	; 0xa0
 80031c8:	4393      	bics	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	011b      	lsls	r3, r3, #4
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	621a      	str	r2, [r3, #32]
}
 80031e2:	46c0      	nop			; (mov r8, r8)
 80031e4:	46bd      	mov	sp, r7
 80031e6:	b006      	add	sp, #24
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	ffff0fff 	.word	0xffff0fff

080031f0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2270      	movs	r2, #112	; 0x70
 8003204:	4393      	bics	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003208:	683a      	ldr	r2, [r7, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4313      	orrs	r3, r2
 800320e:	2207      	movs	r2, #7
 8003210:	4313      	orrs	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	609a      	str	r2, [r3, #8]
}
 800321a:	46c0      	nop			; (mov r8, r8)
 800321c:	46bd      	mov	sp, r7
 800321e:	b004      	add	sp, #16
 8003220:	bd80      	pop	{r7, pc}
	...

08003224 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
 8003230:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	4a09      	ldr	r2, [pc, #36]	; (8003260 <TIM_ETR_SetConfig+0x3c>)
 800323c:	4013      	ands	r3, r2
 800323e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	021a      	lsls	r2, r3, #8
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	431a      	orrs	r2, r3
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	4313      	orrs	r3, r2
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	4313      	orrs	r3, r2
 8003250:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	609a      	str	r2, [r3, #8]
}
 8003258:	46c0      	nop			; (mov r8, r8)
 800325a:	46bd      	mov	sp, r7
 800325c:	b006      	add	sp, #24
 800325e:	bd80      	pop	{r7, pc}
 8003260:	ffff00ff 	.word	0xffff00ff

08003264 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	221f      	movs	r2, #31
 8003274:	4013      	ands	r3, r2
 8003276:	2201      	movs	r2, #1
 8003278:	409a      	lsls	r2, r3
 800327a:	0013      	movs	r3, r2
 800327c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	43d2      	mvns	r2, r2
 8003286:	401a      	ands	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6a1a      	ldr	r2, [r3, #32]
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	211f      	movs	r1, #31
 8003294:	400b      	ands	r3, r1
 8003296:	6879      	ldr	r1, [r7, #4]
 8003298:	4099      	lsls	r1, r3
 800329a:	000b      	movs	r3, r1
 800329c:	431a      	orrs	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	621a      	str	r2, [r3, #32]
}
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	46bd      	mov	sp, r7
 80032a6:	b006      	add	sp, #24
 80032a8:	bd80      	pop	{r7, pc}
	...

080032ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	223c      	movs	r2, #60	; 0x3c
 80032ba:	5c9b      	ldrb	r3, [r3, r2]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e042      	b.n	800334a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	223c      	movs	r2, #60	; 0x3c
 80032c8:	2101      	movs	r1, #1
 80032ca:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	223d      	movs	r2, #61	; 0x3d
 80032d0:	2102      	movs	r1, #2
 80032d2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2270      	movs	r2, #112	; 0x70
 80032e8:	4393      	bics	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a14      	ldr	r2, [pc, #80]	; (8003354 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d00a      	beq.n	800331e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	2380      	movs	r3, #128	; 0x80
 800330e:	05db      	lsls	r3, r3, #23
 8003310:	429a      	cmp	r2, r3
 8003312:	d004      	beq.n	800331e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a0f      	ldr	r2, [pc, #60]	; (8003358 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d10c      	bne.n	8003338 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	2280      	movs	r2, #128	; 0x80
 8003322:	4393      	bics	r3, r2
 8003324:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	4313      	orrs	r3, r2
 800332e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	223d      	movs	r2, #61	; 0x3d
 800333c:	2101      	movs	r1, #1
 800333e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	223c      	movs	r2, #60	; 0x3c
 8003344:	2100      	movs	r1, #0
 8003346:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	0018      	movs	r0, r3
 800334c:	46bd      	mov	sp, r7
 800334e:	b004      	add	sp, #16
 8003350:	bd80      	pop	{r7, pc}
 8003352:	46c0      	nop			; (mov r8, r8)
 8003354:	40012c00 	.word	0x40012c00
 8003358:	40000400 	.word	0x40000400

0800335c <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 800335c:	b590      	push	{r4, r7, lr}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e074      	b.n	8003458 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	223c      	movs	r2, #60	; 0x3c
 8003372:	5c9b      	ldrb	r3, [r3, r2]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d107      	bne.n	800338a <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	223d      	movs	r2, #61	; 0x3d
 800337e:	2100      	movs	r1, #0
 8003380:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	0018      	movs	r0, r3
 8003386:	f7fd fd45 	bl	8000e14 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	223c      	movs	r2, #60	; 0x3c
 800338e:	2102      	movs	r1, #2
 8003390:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2201      	movs	r2, #1
 8003398:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6819      	ldr	r1, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80033a8:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 80033b0:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80033b6:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 80033bc:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 80033c2:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 80033c8:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 80033ce:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	430a      	orrs	r2, r1
 80033d6:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	7b1b      	ldrb	r3, [r3, #12]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d108      	bne.n	80033f2 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2180      	movs	r1, #128	; 0x80
 80033ec:	0249      	lsls	r1, r1, #9
 80033ee:	430a      	orrs	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	43d2      	mvns	r2, r2
 8003408:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003422:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681c      	ldr	r4, [r3, #0]
 800342c:	0010      	movs	r0, r2
 800342e:	f000 f817 	bl	8003460 <TSC_extract_groups>
 8003432:	0003      	movs	r3, r0
 8003434:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2103      	movs	r1, #3
 8003442:	438a      	bics	r2, r1
 8003444:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2203      	movs	r2, #3
 800344c:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	223c      	movs	r2, #60	; 0x3c
 8003452:	2101      	movs	r1, #1
 8003454:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	0018      	movs	r0, r3
 800345a:	46bd      	mov	sp, r7
 800345c:	b003      	add	sp, #12
 800345e:	bd90      	pop	{r4, r7, pc}

08003460 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8003468:	2300      	movs	r3, #0
 800346a:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800346c:	2300      	movs	r3, #0
 800346e:	60bb      	str	r3, [r7, #8]
 8003470:	e011      	b.n	8003496 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	220f      	movs	r2, #15
 8003478:	409a      	lsls	r2, r3
 800347a:	0013      	movs	r3, r2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	4013      	ands	r3, r2
 8003480:	d006      	beq.n	8003490 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8003482:	2201      	movs	r2, #1
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	409a      	lsls	r2, r3
 8003488:	0013      	movs	r3, r2
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	4313      	orrs	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	3301      	adds	r3, #1
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b07      	cmp	r3, #7
 800349a:	d9ea      	bls.n	8003472 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 800349c:	68fb      	ldr	r3, [r7, #12]
}
 800349e:	0018      	movs	r0, r3
 80034a0:	46bd      	mov	sp, r7
 80034a2:	b004      	add	sp, #16
 80034a4:	bd80      	pop	{r7, pc}
	...

080034a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e044      	b.n	8003544 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d107      	bne.n	80034d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2270      	movs	r2, #112	; 0x70
 80034c6:	2100      	movs	r1, #0
 80034c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	0018      	movs	r0, r3
 80034ce:	f7fd fd05 	bl	8000edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2224      	movs	r2, #36	; 0x24
 80034d6:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2101      	movs	r1, #1
 80034e4:	438a      	bics	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	0018      	movs	r0, r3
 80034ec:	f000 f830 	bl	8003550 <UART_SetConfig>
 80034f0:	0003      	movs	r3, r0
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d101      	bne.n	80034fa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e024      	b.n	8003544 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	0018      	movs	r0, r3
 8003506:	f000 f9a9 	bl	800385c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	490d      	ldr	r1, [pc, #52]	; (800354c <HAL_UART_Init+0xa4>)
 8003516:	400a      	ands	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	212a      	movs	r1, #42	; 0x2a
 8003526:	438a      	bics	r2, r1
 8003528:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2101      	movs	r1, #1
 8003536:	430a      	orrs	r2, r1
 8003538:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	0018      	movs	r0, r3
 800353e:	f000 fa41 	bl	80039c4 <UART_CheckIdleState>
 8003542:	0003      	movs	r3, r0
}
 8003544:	0018      	movs	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	b002      	add	sp, #8
 800354a:	bd80      	pop	{r7, pc}
 800354c:	ffffb7ff 	.word	0xffffb7ff

08003550 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003558:	2300      	movs	r3, #0
 800355a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800355c:	2317      	movs	r3, #23
 800355e:	18fb      	adds	r3, r7, r3
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	431a      	orrs	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	4313      	orrs	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4aad      	ldr	r2, [pc, #692]	; (8003838 <UART_SetConfig+0x2e8>)
 8003584:	4013      	ands	r3, r2
 8003586:	0019      	movs	r1, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	430a      	orrs	r2, r1
 8003590:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	4aa8      	ldr	r2, [pc, #672]	; (800383c <UART_SetConfig+0x2ec>)
 800359a:	4013      	ands	r3, r2
 800359c:	0019      	movs	r1, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	4a9f      	ldr	r2, [pc, #636]	; (8003840 <UART_SetConfig+0x2f0>)
 80035c2:	4013      	ands	r3, r2
 80035c4:	0019      	movs	r1, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a9b      	ldr	r2, [pc, #620]	; (8003844 <UART_SetConfig+0x2f4>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d125      	bne.n	8003626 <UART_SetConfig+0xd6>
 80035da:	4b9b      	ldr	r3, [pc, #620]	; (8003848 <UART_SetConfig+0x2f8>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	2203      	movs	r2, #3
 80035e0:	4013      	ands	r3, r2
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d00f      	beq.n	8003606 <UART_SetConfig+0xb6>
 80035e6:	d304      	bcc.n	80035f2 <UART_SetConfig+0xa2>
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d011      	beq.n	8003610 <UART_SetConfig+0xc0>
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d005      	beq.n	80035fc <UART_SetConfig+0xac>
 80035f0:	e013      	b.n	800361a <UART_SetConfig+0xca>
 80035f2:	231f      	movs	r3, #31
 80035f4:	18fb      	adds	r3, r7, r3
 80035f6:	2200      	movs	r2, #0
 80035f8:	701a      	strb	r2, [r3, #0]
 80035fa:	e022      	b.n	8003642 <UART_SetConfig+0xf2>
 80035fc:	231f      	movs	r3, #31
 80035fe:	18fb      	adds	r3, r7, r3
 8003600:	2202      	movs	r2, #2
 8003602:	701a      	strb	r2, [r3, #0]
 8003604:	e01d      	b.n	8003642 <UART_SetConfig+0xf2>
 8003606:	231f      	movs	r3, #31
 8003608:	18fb      	adds	r3, r7, r3
 800360a:	2204      	movs	r2, #4
 800360c:	701a      	strb	r2, [r3, #0]
 800360e:	e018      	b.n	8003642 <UART_SetConfig+0xf2>
 8003610:	231f      	movs	r3, #31
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	2208      	movs	r2, #8
 8003616:	701a      	strb	r2, [r3, #0]
 8003618:	e013      	b.n	8003642 <UART_SetConfig+0xf2>
 800361a:	231f      	movs	r3, #31
 800361c:	18fb      	adds	r3, r7, r3
 800361e:	2210      	movs	r2, #16
 8003620:	701a      	strb	r2, [r3, #0]
 8003622:	46c0      	nop			; (mov r8, r8)
 8003624:	e00d      	b.n	8003642 <UART_SetConfig+0xf2>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a88      	ldr	r2, [pc, #544]	; (800384c <UART_SetConfig+0x2fc>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d104      	bne.n	800363a <UART_SetConfig+0xea>
 8003630:	231f      	movs	r3, #31
 8003632:	18fb      	adds	r3, r7, r3
 8003634:	2200      	movs	r2, #0
 8003636:	701a      	strb	r2, [r3, #0]
 8003638:	e003      	b.n	8003642 <UART_SetConfig+0xf2>
 800363a:	231f      	movs	r3, #31
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	2210      	movs	r2, #16
 8003640:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69da      	ldr	r2, [r3, #28]
 8003646:	2380      	movs	r3, #128	; 0x80
 8003648:	021b      	lsls	r3, r3, #8
 800364a:	429a      	cmp	r2, r3
 800364c:	d000      	beq.n	8003650 <UART_SetConfig+0x100>
 800364e:	e07d      	b.n	800374c <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8003650:	231f      	movs	r3, #31
 8003652:	18fb      	adds	r3, r7, r3
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d01c      	beq.n	8003694 <UART_SetConfig+0x144>
 800365a:	dc02      	bgt.n	8003662 <UART_SetConfig+0x112>
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <UART_SetConfig+0x11c>
 8003660:	e04b      	b.n	80036fa <UART_SetConfig+0x1aa>
 8003662:	2b04      	cmp	r3, #4
 8003664:	d025      	beq.n	80036b2 <UART_SetConfig+0x162>
 8003666:	2b08      	cmp	r3, #8
 8003668:	d037      	beq.n	80036da <UART_SetConfig+0x18a>
 800366a:	e046      	b.n	80036fa <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800366c:	f7fe feda 	bl	8002424 <HAL_RCC_GetPCLK1Freq>
 8003670:	0003      	movs	r3, r0
 8003672:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	005a      	lsls	r2, r3, #1
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	085b      	lsrs	r3, r3, #1
 800367e:	18d2      	adds	r2, r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	0019      	movs	r1, r3
 8003686:	0010      	movs	r0, r2
 8003688:	f7fc fd3e 	bl	8000108 <__udivsi3>
 800368c:	0003      	movs	r3, r0
 800368e:	b29b      	uxth	r3, r3
 8003690:	61bb      	str	r3, [r7, #24]
        break;
 8003692:	e037      	b.n	8003704 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	085b      	lsrs	r3, r3, #1
 800369a:	4a6d      	ldr	r2, [pc, #436]	; (8003850 <UART_SetConfig+0x300>)
 800369c:	189a      	adds	r2, r3, r2
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	0019      	movs	r1, r3
 80036a4:	0010      	movs	r0, r2
 80036a6:	f7fc fd2f 	bl	8000108 <__udivsi3>
 80036aa:	0003      	movs	r3, r0
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	61bb      	str	r3, [r7, #24]
        break;
 80036b0:	e028      	b.n	8003704 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036b2:	f7fe fe2f 	bl	8002314 <HAL_RCC_GetSysClockFreq>
 80036b6:	0003      	movs	r3, r0
 80036b8:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	005a      	lsls	r2, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	085b      	lsrs	r3, r3, #1
 80036c4:	18d2      	adds	r2, r2, r3
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	0019      	movs	r1, r3
 80036cc:	0010      	movs	r0, r2
 80036ce:	f7fc fd1b 	bl	8000108 <__udivsi3>
 80036d2:	0003      	movs	r3, r0
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	61bb      	str	r3, [r7, #24]
        break;
 80036d8:	e014      	b.n	8003704 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	085b      	lsrs	r3, r3, #1
 80036e0:	2280      	movs	r2, #128	; 0x80
 80036e2:	0252      	lsls	r2, r2, #9
 80036e4:	189a      	adds	r2, r3, r2
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	0019      	movs	r1, r3
 80036ec:	0010      	movs	r0, r2
 80036ee:	f7fc fd0b 	bl	8000108 <__udivsi3>
 80036f2:	0003      	movs	r3, r0
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	61bb      	str	r3, [r7, #24]
        break;
 80036f8:	e004      	b.n	8003704 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 80036fa:	2317      	movs	r3, #23
 80036fc:	18fb      	adds	r3, r7, r3
 80036fe:	2201      	movs	r2, #1
 8003700:	701a      	strb	r2, [r3, #0]
        break;
 8003702:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003704:	69bb      	ldr	r3, [r7, #24]
 8003706:	2b0f      	cmp	r3, #15
 8003708:	d91b      	bls.n	8003742 <UART_SetConfig+0x1f2>
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	4a51      	ldr	r2, [pc, #324]	; (8003854 <UART_SetConfig+0x304>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d817      	bhi.n	8003742 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	b29a      	uxth	r2, r3
 8003716:	200a      	movs	r0, #10
 8003718:	183b      	adds	r3, r7, r0
 800371a:	210f      	movs	r1, #15
 800371c:	438a      	bics	r2, r1
 800371e:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	085b      	lsrs	r3, r3, #1
 8003724:	b29b      	uxth	r3, r3
 8003726:	2207      	movs	r2, #7
 8003728:	4013      	ands	r3, r2
 800372a:	b299      	uxth	r1, r3
 800372c:	183b      	adds	r3, r7, r0
 800372e:	183a      	adds	r2, r7, r0
 8003730:	8812      	ldrh	r2, [r2, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	183a      	adds	r2, r7, r0
 800373c:	8812      	ldrh	r2, [r2, #0]
 800373e:	60da      	str	r2, [r3, #12]
 8003740:	e06c      	b.n	800381c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8003742:	2317      	movs	r3, #23
 8003744:	18fb      	adds	r3, r7, r3
 8003746:	2201      	movs	r2, #1
 8003748:	701a      	strb	r2, [r3, #0]
 800374a:	e067      	b.n	800381c <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 800374c:	231f      	movs	r3, #31
 800374e:	18fb      	adds	r3, r7, r3
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d01b      	beq.n	800378e <UART_SetConfig+0x23e>
 8003756:	dc02      	bgt.n	800375e <UART_SetConfig+0x20e>
 8003758:	2b00      	cmp	r3, #0
 800375a:	d005      	beq.n	8003768 <UART_SetConfig+0x218>
 800375c:	e049      	b.n	80037f2 <UART_SetConfig+0x2a2>
 800375e:	2b04      	cmp	r3, #4
 8003760:	d024      	beq.n	80037ac <UART_SetConfig+0x25c>
 8003762:	2b08      	cmp	r3, #8
 8003764:	d035      	beq.n	80037d2 <UART_SetConfig+0x282>
 8003766:	e044      	b.n	80037f2 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003768:	f7fe fe5c 	bl	8002424 <HAL_RCC_GetPCLK1Freq>
 800376c:	0003      	movs	r3, r0
 800376e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	085a      	lsrs	r2, r3, #1
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	18d2      	adds	r2, r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	0019      	movs	r1, r3
 8003780:	0010      	movs	r0, r2
 8003782:	f7fc fcc1 	bl	8000108 <__udivsi3>
 8003786:	0003      	movs	r3, r0
 8003788:	b29b      	uxth	r3, r3
 800378a:	61bb      	str	r3, [r7, #24]
        break;
 800378c:	e036      	b.n	80037fc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	085b      	lsrs	r3, r3, #1
 8003794:	4a30      	ldr	r2, [pc, #192]	; (8003858 <UART_SetConfig+0x308>)
 8003796:	189a      	adds	r2, r3, r2
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	0019      	movs	r1, r3
 800379e:	0010      	movs	r0, r2
 80037a0:	f7fc fcb2 	bl	8000108 <__udivsi3>
 80037a4:	0003      	movs	r3, r0
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	61bb      	str	r3, [r7, #24]
        break;
 80037aa:	e027      	b.n	80037fc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037ac:	f7fe fdb2 	bl	8002314 <HAL_RCC_GetSysClockFreq>
 80037b0:	0003      	movs	r3, r0
 80037b2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	085a      	lsrs	r2, r3, #1
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	18d2      	adds	r2, r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	0019      	movs	r1, r3
 80037c4:	0010      	movs	r0, r2
 80037c6:	f7fc fc9f 	bl	8000108 <__udivsi3>
 80037ca:	0003      	movs	r3, r0
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	61bb      	str	r3, [r7, #24]
        break;
 80037d0:	e014      	b.n	80037fc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	085b      	lsrs	r3, r3, #1
 80037d8:	2280      	movs	r2, #128	; 0x80
 80037da:	0212      	lsls	r2, r2, #8
 80037dc:	189a      	adds	r2, r3, r2
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	0019      	movs	r1, r3
 80037e4:	0010      	movs	r0, r2
 80037e6:	f7fc fc8f 	bl	8000108 <__udivsi3>
 80037ea:	0003      	movs	r3, r0
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	61bb      	str	r3, [r7, #24]
        break;
 80037f0:	e004      	b.n	80037fc <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 80037f2:	2317      	movs	r3, #23
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	2201      	movs	r2, #1
 80037f8:	701a      	strb	r2, [r3, #0]
        break;
 80037fa:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	2b0f      	cmp	r3, #15
 8003800:	d908      	bls.n	8003814 <UART_SetConfig+0x2c4>
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	4a13      	ldr	r2, [pc, #76]	; (8003854 <UART_SetConfig+0x304>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d804      	bhi.n	8003814 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	60da      	str	r2, [r3, #12]
 8003812:	e003      	b.n	800381c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8003814:	2317      	movs	r3, #23
 8003816:	18fb      	adds	r3, r7, r3
 8003818:	2201      	movs	r2, #1
 800381a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003828:	2317      	movs	r3, #23
 800382a:	18fb      	adds	r3, r7, r3
 800382c:	781b      	ldrb	r3, [r3, #0]
}
 800382e:	0018      	movs	r0, r3
 8003830:	46bd      	mov	sp, r7
 8003832:	b008      	add	sp, #32
 8003834:	bd80      	pop	{r7, pc}
 8003836:	46c0      	nop			; (mov r8, r8)
 8003838:	efff69f3 	.word	0xefff69f3
 800383c:	ffffcfff 	.word	0xffffcfff
 8003840:	fffff4ff 	.word	0xfffff4ff
 8003844:	40013800 	.word	0x40013800
 8003848:	40021000 	.word	0x40021000
 800384c:	40004400 	.word	0x40004400
 8003850:	00f42400 	.word	0x00f42400
 8003854:	0000ffff 	.word	0x0000ffff
 8003858:	007a1200 	.word	0x007a1200

0800385c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003868:	2201      	movs	r2, #1
 800386a:	4013      	ands	r3, r2
 800386c:	d00b      	beq.n	8003886 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4a4a      	ldr	r2, [pc, #296]	; (80039a0 <UART_AdvFeatureConfig+0x144>)
 8003876:	4013      	ands	r3, r2
 8003878:	0019      	movs	r1, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	2202      	movs	r2, #2
 800388c:	4013      	ands	r3, r2
 800388e:	d00b      	beq.n	80038a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	4a43      	ldr	r2, [pc, #268]	; (80039a4 <UART_AdvFeatureConfig+0x148>)
 8003898:	4013      	ands	r3, r2
 800389a:	0019      	movs	r1, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	2204      	movs	r2, #4
 80038ae:	4013      	ands	r3, r2
 80038b0:	d00b      	beq.n	80038ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	4a3b      	ldr	r2, [pc, #236]	; (80039a8 <UART_AdvFeatureConfig+0x14c>)
 80038ba:	4013      	ands	r3, r2
 80038bc:	0019      	movs	r1, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	2208      	movs	r2, #8
 80038d0:	4013      	ands	r3, r2
 80038d2:	d00b      	beq.n	80038ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4a34      	ldr	r2, [pc, #208]	; (80039ac <UART_AdvFeatureConfig+0x150>)
 80038dc:	4013      	ands	r3, r2
 80038de:	0019      	movs	r1, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f0:	2210      	movs	r2, #16
 80038f2:	4013      	ands	r3, r2
 80038f4:	d00b      	beq.n	800390e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	4a2c      	ldr	r2, [pc, #176]	; (80039b0 <UART_AdvFeatureConfig+0x154>)
 80038fe:	4013      	ands	r3, r2
 8003900:	0019      	movs	r1, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003912:	2220      	movs	r2, #32
 8003914:	4013      	ands	r3, r2
 8003916:	d00b      	beq.n	8003930 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	4a25      	ldr	r2, [pc, #148]	; (80039b4 <UART_AdvFeatureConfig+0x158>)
 8003920:	4013      	ands	r3, r2
 8003922:	0019      	movs	r1, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003934:	2240      	movs	r2, #64	; 0x40
 8003936:	4013      	ands	r3, r2
 8003938:	d01d      	beq.n	8003976 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	4a1d      	ldr	r2, [pc, #116]	; (80039b8 <UART_AdvFeatureConfig+0x15c>)
 8003942:	4013      	ands	r3, r2
 8003944:	0019      	movs	r1, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003956:	2380      	movs	r3, #128	; 0x80
 8003958:	035b      	lsls	r3, r3, #13
 800395a:	429a      	cmp	r2, r3
 800395c:	d10b      	bne.n	8003976 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4a15      	ldr	r2, [pc, #84]	; (80039bc <UART_AdvFeatureConfig+0x160>)
 8003966:	4013      	ands	r3, r2
 8003968:	0019      	movs	r1, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397a:	2280      	movs	r2, #128	; 0x80
 800397c:	4013      	ands	r3, r2
 800397e:	d00b      	beq.n	8003998 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	4a0e      	ldr	r2, [pc, #56]	; (80039c0 <UART_AdvFeatureConfig+0x164>)
 8003988:	4013      	ands	r3, r2
 800398a:	0019      	movs	r1, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	605a      	str	r2, [r3, #4]
  }
}
 8003998:	46c0      	nop			; (mov r8, r8)
 800399a:	46bd      	mov	sp, r7
 800399c:	b002      	add	sp, #8
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	fffdffff 	.word	0xfffdffff
 80039a4:	fffeffff 	.word	0xfffeffff
 80039a8:	fffbffff 	.word	0xfffbffff
 80039ac:	ffff7fff 	.word	0xffff7fff
 80039b0:	ffffefff 	.word	0xffffefff
 80039b4:	ffffdfff 	.word	0xffffdfff
 80039b8:	ffefffff 	.word	0xffefffff
 80039bc:	ff9fffff 	.word	0xff9fffff
 80039c0:	fff7ffff 	.word	0xfff7ffff

080039c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af02      	add	r7, sp, #8
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80039d2:	f7fd fbd1 	bl	8001178 <HAL_GetTick>
 80039d6:	0003      	movs	r3, r0
 80039d8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2208      	movs	r2, #8
 80039e2:	4013      	ands	r3, r2
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	d10d      	bne.n	8003a04 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	2380      	movs	r3, #128	; 0x80
 80039ec:	0399      	lsls	r1, r3, #14
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	4b16      	ldr	r3, [pc, #88]	; (8003a4c <UART_CheckIdleState+0x88>)
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	0013      	movs	r3, r2
 80039f6:	2200      	movs	r2, #0
 80039f8:	f000 f82a 	bl	8003a50 <UART_WaitOnFlagUntilTimeout>
 80039fc:	1e03      	subs	r3, r0, #0
 80039fe:	d001      	beq.n	8003a04 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e01f      	b.n	8003a44 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d10d      	bne.n	8003a2e <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	2380      	movs	r3, #128	; 0x80
 8003a16:	03d9      	lsls	r1, r3, #15
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	4b0c      	ldr	r3, [pc, #48]	; (8003a4c <UART_CheckIdleState+0x88>)
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	0013      	movs	r3, r2
 8003a20:	2200      	movs	r2, #0
 8003a22:	f000 f815 	bl	8003a50 <UART_WaitOnFlagUntilTimeout>
 8003a26:	1e03      	subs	r3, r0, #0
 8003a28:	d001      	beq.n	8003a2e <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e00a      	b.n	8003a44 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2220      	movs	r2, #32
 8003a32:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2220      	movs	r2, #32
 8003a38:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2270      	movs	r2, #112	; 0x70
 8003a3e:	2100      	movs	r1, #0
 8003a40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	0018      	movs	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	b004      	add	sp, #16
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	01ffffff 	.word	0x01ffffff

08003a50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	603b      	str	r3, [r7, #0]
 8003a5c:	1dfb      	adds	r3, r7, #7
 8003a5e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a60:	e05d      	b.n	8003b1e <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	3301      	adds	r3, #1
 8003a66:	d05a      	beq.n	8003b1e <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a68:	f7fd fb86 	bl	8001178 <HAL_GetTick>
 8003a6c:	0002      	movs	r2, r0
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d302      	bcc.n	8003a7e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d11b      	bne.n	8003ab6 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	492f      	ldr	r1, [pc, #188]	; (8003b48 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003a8a:	400a      	ands	r2, r1
 8003a8c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2101      	movs	r1, #1
 8003a9a:	438a      	bics	r2, r1
 8003a9c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2270      	movs	r2, #112	; 0x70
 8003aae:	2100      	movs	r1, #0
 8003ab0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e043      	b.n	8003b3e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2204      	movs	r2, #4
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d02d      	beq.n	8003b1e <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69da      	ldr	r2, [r3, #28]
 8003ac8:	2380      	movs	r3, #128	; 0x80
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	401a      	ands	r2, r3
 8003ace:	2380      	movs	r3, #128	; 0x80
 8003ad0:	011b      	lsls	r3, r3, #4
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d123      	bne.n	8003b1e <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2280      	movs	r2, #128	; 0x80
 8003adc:	0112      	lsls	r2, r2, #4
 8003ade:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4917      	ldr	r1, [pc, #92]	; (8003b48 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003aec:	400a      	ands	r2, r1
 8003aee:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2101      	movs	r1, #1
 8003afc:	438a      	bics	r2, r1
 8003afe:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2220      	movs	r2, #32
 8003b04:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2220      	movs	r2, #32
 8003b0a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2270      	movs	r2, #112	; 0x70
 8003b16:	2100      	movs	r1, #0
 8003b18:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e00f      	b.n	8003b3e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	68ba      	ldr	r2, [r7, #8]
 8003b26:	4013      	ands	r3, r2
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	425a      	negs	r2, r3
 8003b2e:	4153      	adcs	r3, r2
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	001a      	movs	r2, r3
 8003b34:	1dfb      	adds	r3, r7, #7
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d092      	beq.n	8003a62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b004      	add	sp, #16
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	fffffe5f 	.word	0xfffffe5f

08003b4c <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 8003b54:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <TSL_Init+0x50>)
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	605a      	str	r2, [r3, #4]

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8003b5a:	4b11      	ldr	r3, [pc, #68]	; (8003ba0 <TSL_Init+0x54>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4911      	ldr	r1, [pc, #68]	; (8003ba4 <TSL_Init+0x58>)
 8003b60:	0018      	movs	r0, r3
 8003b62:	f7fc fad1 	bl	8000108 <__udivsi3>
 8003b66:	0003      	movs	r3, r0
 8003b68:	001a      	movs	r2, r3
 8003b6a:	0013      	movs	r3, r2
 8003b6c:	015b      	lsls	r3, r3, #5
 8003b6e:	1a9b      	subs	r3, r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	189b      	adds	r3, r3, r2
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	2148      	movs	r1, #72	; 0x48
 8003b78:	0018      	movs	r0, r3
 8003b7a:	f7fc fac5 	bl	8000108 <__udivsi3>
 8003b7e:	0003      	movs	r3, r0
 8003b80:	001a      	movs	r2, r3
 8003b82:	4b06      	ldr	r3, [pc, #24]	; (8003b9c <TSL_Init+0x50>)
 8003b84:	611a      	str	r2, [r3, #16]
  // Note: The timing configuration (Systick) must be done in the user code.

  // Initialization of the acquisition module
#ifdef __TSL_ACQ_TSC_H
  // Note: The TSC peripheral initialization must be done in the user code.
  retval = TSL_STATUS_OK;
 8003b86:	210f      	movs	r1, #15
 8003b88:	187b      	adds	r3, r7, r1
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
 8003b8e:	187b      	adds	r3, r7, r1
 8003b90:	781b      	ldrb	r3, [r3, #0]
}
 8003b92:	0018      	movs	r0, r3
 8003b94:	46bd      	mov	sp, r7
 8003b96:	b004      	add	sp, #16
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	2000024c 	.word	0x2000024c
 8003ba0:	20000000 	.word	0x20000000
 8003ba4:	000f4240 	.word	0x000f4240

08003ba8 <TSL_acq_BankGetResult>:
  * @param[in]  mfilter Pointer to the Measure filter function
  * @param[in]  dfilter Pointer to the Delta filter function
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankGetResult(TSL_tIndex_T idx_bk, TSL_pFuncMeasFilter_T mfilter, TSL_pFuncDeltaFilter_T dfilter)
{
 8003ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003baa:	b08b      	sub	sp, #44	; 0x2c
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	240f      	movs	r4, #15
 8003bb4:	193b      	adds	r3, r7, r4
 8003bb6:	1c02      	adds	r2, r0, #0
 8003bb8:	701a      	strb	r2, [r3, #0]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 8003bba:	2327      	movs	r3, #39	; 0x27
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8003bc2:	4bc1      	ldr	r3, [pc, #772]	; (8003ec8 <TSL_acq_BankGetResult+0x320>)
 8003bc4:	6859      	ldr	r1, [r3, #4]
 8003bc6:	0020      	movs	r0, r4
 8003bc8:	183b      	adds	r3, r7, r0
 8003bca:	781a      	ldrb	r2, [r3, #0]
 8003bcc:	0013      	movs	r3, r2
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	189b      	adds	r3, r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	18cb      	adds	r3, r1, r3
 8003bd6:	61bb      	str	r3, [r7, #24]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	623b      	str	r3, [r7, #32]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	61fb      	str	r3, [r7, #28]

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8003be4:	183b      	adds	r3, r7, r0
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <TSL_acq_BankGetResult+0x48>
  {
    return TSL_STATUS_ERROR;
 8003bec:	2302      	movs	r3, #2
 8003bee:	e167      	b.n	8003ec0 <TSL_acq_BankGetResult+0x318>
  }

  // For all channels in the bank copy the measure + calculate delta and store them.
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8003bf0:	2326      	movs	r3, #38	; 0x26
 8003bf2:	18fb      	adds	r3, r7, r3
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	701a      	strb	r2, [r3, #0]
 8003bf8:	e156      	b.n	8003ea8 <TSL_acq_BankGetResult+0x300>
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;
 8003bfa:	2016      	movs	r0, #22
 8003bfc:	183b      	adds	r3, r7, r0
 8003bfe:	6a3a      	ldr	r2, [r7, #32]
 8003c00:	8812      	ldrh	r2, [r2, #0]
 8003c02:	801a      	strh	r2, [r3, #0]

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	6899      	ldr	r1, [r3, #8]
 8003c08:	183b      	adds	r3, r7, r0
 8003c0a:	881a      	ldrh	r2, [r3, #0]
 8003c0c:	0013      	movs	r3, r2
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	189b      	adds	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	18cb      	adds	r3, r1, r3
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	2218      	movs	r2, #24
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b18      	cmp	r3, #24
 8003c20:	d000      	beq.n	8003c24 <TSL_acq_BankGetResult+0x7c>
 8003c22:	e135      	b.n	8003e90 <TSL_acq_BankGetResult+0x2e8>
    {

      // Initialize flag to inform the Object of that a new data is ready
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	6899      	ldr	r1, [r3, #8]
 8003c28:	2516      	movs	r5, #22
 8003c2a:	197b      	adds	r3, r7, r5
 8003c2c:	881a      	ldrh	r2, [r3, #0]
 8003c2e:	0013      	movs	r3, r2
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	189b      	adds	r3, r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	18cb      	adds	r3, r1, r3
 8003c38:	781a      	ldrb	r2, [r3, #0]
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	701a      	strb	r2, [r3, #0]

      // Get the new measure (the access is different between acquisitions)
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2624      	movs	r6, #36	; 0x24
 8003c46:	19bc      	adds	r4, r7, r6
 8003c48:	0018      	movs	r0, r3
 8003c4a:	f000 f9ed 	bl	8004028 <TSL_acq_GetMeas>
 8003c4e:	0003      	movs	r3, r0
 8003c50:	8023      	strh	r3, [r4, #0]

      // Store last measure for the filter below
#if TSLPRM_USE_MEAS > 0
      old_meas = bank->p_chData[idx_dest].Meas;
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	6899      	ldr	r1, [r3, #8]
 8003c56:	197b      	adds	r3, r7, r5
 8003c58:	881a      	ldrh	r2, [r3, #0]
 8003c5a:	0013      	movs	r3, r2
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	189b      	adds	r3, r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	18ca      	adds	r2, r1, r3
 8003c64:	2314      	movs	r3, #20
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	8952      	ldrh	r2, [r2, #10]
 8003c6a:	801a      	strh	r2, [r3, #0]
      old_meas = new_meas;
#endif

      // Store the new measure
#if TSLPRM_USE_MEAS > 0
      bank->p_chData[idx_dest].Meas = new_meas;
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	6899      	ldr	r1, [r3, #8]
 8003c70:	197b      	adds	r3, r7, r5
 8003c72:	881a      	ldrh	r2, [r3, #0]
 8003c74:	0013      	movs	r3, r2
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	189b      	adds	r3, r3, r2
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	18cb      	adds	r3, r1, r3
 8003c7e:	19ba      	adds	r2, r7, r6
 8003c80:	8812      	ldrh	r2, [r2, #0]
 8003c82:	815a      	strh	r2, [r3, #10]
#endif

      // Check acquisition value min/max and set acquisition status flag
      if (new_meas < TSL_Params.AcqMin)
 8003c84:	4b91      	ldr	r3, [pc, #580]	; (8003ecc <TSL_acq_BankGetResult+0x324>)
 8003c86:	881b      	ldrh	r3, [r3, #0]
 8003c88:	19ba      	adds	r2, r7, r6
 8003c8a:	8812      	ldrh	r2, [r2, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d220      	bcs.n	8003cd2 <TSL_acq_BankGetResult+0x12a>
      {
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	6899      	ldr	r1, [r3, #8]
 8003c94:	2016      	movs	r0, #22
 8003c96:	183b      	adds	r3, r7, r0
 8003c98:	881a      	ldrh	r2, [r3, #0]
 8003c9a:	0013      	movs	r3, r2
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	189b      	adds	r3, r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	18cb      	adds	r3, r1, r3
 8003ca4:	781a      	ldrb	r2, [r3, #0]
 8003ca6:	2106      	movs	r1, #6
 8003ca8:	438a      	bics	r2, r1
 8003caa:	1c11      	adds	r1, r2, #0
 8003cac:	2204      	movs	r2, #4
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	701a      	strb	r2, [r3, #0]
        bank->p_chData[idx_dest].Delta = 0;
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	6899      	ldr	r1, [r3, #8]
 8003cb6:	183b      	adds	r3, r7, r0
 8003cb8:	881a      	ldrh	r2, [r3, #0]
 8003cba:	0013      	movs	r3, r2
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	189b      	adds	r3, r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	18cb      	adds	r3, r1, r3
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	811a      	strh	r2, [r3, #8]
        retval = TSL_STATUS_ERROR;
 8003cc8:	2327      	movs	r3, #39	; 0x27
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	2202      	movs	r2, #2
 8003cce:	701a      	strb	r2, [r3, #0]
 8003cd0:	e0de      	b.n	8003e90 <TSL_acq_BankGetResult+0x2e8>
      }
      else
      {
        if (new_meas >= TSL_Params.AcqMax)
 8003cd2:	4b7e      	ldr	r3, [pc, #504]	; (8003ecc <TSL_acq_BankGetResult+0x324>)
 8003cd4:	885b      	ldrh	r3, [r3, #2]
 8003cd6:	2224      	movs	r2, #36	; 0x24
 8003cd8:	18ba      	adds	r2, r7, r2
 8003cda:	8812      	ldrh	r2, [r2, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d31d      	bcc.n	8003d1c <TSL_acq_BankGetResult+0x174>
        {
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	6899      	ldr	r1, [r3, #8]
 8003ce4:	2016      	movs	r0, #22
 8003ce6:	183b      	adds	r3, r7, r0
 8003ce8:	881a      	ldrh	r2, [r3, #0]
 8003cea:	0013      	movs	r3, r2
 8003cec:	005b      	lsls	r3, r3, #1
 8003cee:	189b      	adds	r3, r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	18cb      	adds	r3, r1, r3
 8003cf4:	781a      	ldrb	r2, [r3, #0]
 8003cf6:	2106      	movs	r1, #6
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	701a      	strb	r2, [r3, #0]
          bank->p_chData[idx_dest].Delta = 0;
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	6899      	ldr	r1, [r3, #8]
 8003d00:	183b      	adds	r3, r7, r0
 8003d02:	881a      	ldrh	r2, [r3, #0]
 8003d04:	0013      	movs	r3, r2
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	189b      	adds	r3, r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	18cb      	adds	r3, r1, r3
 8003d0e:	2200      	movs	r2, #0
 8003d10:	811a      	strh	r2, [r3, #8]
          retval = TSL_STATUS_ERROR;
 8003d12:	2327      	movs	r3, #39	; 0x27
 8003d14:	18fb      	adds	r3, r7, r3
 8003d16:	2202      	movs	r2, #2
 8003d18:	701a      	strb	r2, [r3, #0]
 8003d1a:	e0b9      	b.n	8003e90 <TSL_acq_BankGetResult+0x2e8>
        }
        else // The measure is OK
        {
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	6899      	ldr	r1, [r3, #8]
 8003d20:	2316      	movs	r3, #22
 8003d22:	18fb      	adds	r3, r7, r3
 8003d24:	881a      	ldrh	r2, [r3, #0]
 8003d26:	0013      	movs	r3, r2
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	189b      	adds	r3, r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	18cb      	adds	r3, r1, r3
 8003d30:	0018      	movs	r0, r3
 8003d32:	f000 f9c2 	bl	80040ba <TSL_acq_UseFilter>
 8003d36:	1e03      	subs	r3, r0, #0
 8003d38:	d100      	bne.n	8003d3c <TSL_acq_BankGetResult+0x194>
 8003d3a:	e072      	b.n	8003e22 <TSL_acq_BankGetResult+0x27a>
          {
            // Apply Measure filter if it exists
            if (mfilter)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d018      	beq.n	8003d74 <TSL_acq_BankGetResult+0x1cc>
            {
              new_meas = mfilter(old_meas, new_meas);
 8003d42:	2524      	movs	r5, #36	; 0x24
 8003d44:	197c      	adds	r4, r7, r5
 8003d46:	197b      	adds	r3, r7, r5
 8003d48:	8819      	ldrh	r1, [r3, #0]
 8003d4a:	2314      	movs	r3, #20
 8003d4c:	18fb      	adds	r3, r7, r3
 8003d4e:	881a      	ldrh	r2, [r3, #0]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	0010      	movs	r0, r2
 8003d54:	4798      	blx	r3
 8003d56:	0003      	movs	r3, r0
 8003d58:	8023      	strh	r3, [r4, #0]
              // Store the measure (optional - used for debug purpose)
#if TSLPRM_USE_MEAS > 0
              bank->p_chData[idx_dest].Meas = new_meas;
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	6899      	ldr	r1, [r3, #8]
 8003d5e:	2316      	movs	r3, #22
 8003d60:	18fb      	adds	r3, r7, r3
 8003d62:	881a      	ldrh	r2, [r3, #0]
 8003d64:	0013      	movs	r3, r2
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	189b      	adds	r3, r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	18cb      	adds	r3, r1, r3
 8003d6e:	197a      	adds	r2, r7, r5
 8003d70:	8812      	ldrh	r2, [r2, #0]
 8003d72:	815a      	strh	r2, [r3, #10]
#endif
            }

            // Calculate the new Delta
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	6899      	ldr	r1, [r3, #8]
 8003d78:	2516      	movs	r5, #22
 8003d7a:	197b      	adds	r3, r7, r5
 8003d7c:	881a      	ldrh	r2, [r3, #0]
 8003d7e:	0013      	movs	r3, r2
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	189b      	adds	r3, r3, r2
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	18cb      	adds	r3, r1, r3
 8003d88:	889a      	ldrh	r2, [r3, #4]
 8003d8a:	2312      	movs	r3, #18
 8003d8c:	18fc      	adds	r4, r7, r3
 8003d8e:	2324      	movs	r3, #36	; 0x24
 8003d90:	18fb      	adds	r3, r7, r3
 8003d92:	881b      	ldrh	r3, [r3, #0]
 8003d94:	0019      	movs	r1, r3
 8003d96:	0010      	movs	r0, r2
 8003d98:	f000 f962 	bl	8004060 <TSL_acq_ComputeDelta>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	8023      	strh	r3, [r4, #0]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8003da0:	f000 f985 	bl	80040ae <TSL_acq_CheckNoise>
 8003da4:	0003      	movs	r3, r0
 8003da6:	0018      	movs	r0, r3
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	6899      	ldr	r1, [r3, #8]
 8003dac:	197b      	adds	r3, r7, r5
 8003dae:	881a      	ldrh	r2, [r3, #0]
 8003db0:	0013      	movs	r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	189b      	adds	r3, r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	18cb      	adds	r3, r1, r3
 8003dba:	1c01      	adds	r1, r0, #0
 8003dbc:	2203      	movs	r2, #3
 8003dbe:	400a      	ands	r2, r1
 8003dc0:	b2d2      	uxtb	r2, r2
 8003dc2:	2103      	movs	r1, #3
 8003dc4:	400a      	ands	r2, r1
 8003dc6:	1890      	adds	r0, r2, r2
 8003dc8:	781a      	ldrb	r2, [r3, #0]
 8003dca:	2106      	movs	r1, #6
 8003dcc:	438a      	bics	r2, r1
 8003dce:	1c11      	adds	r1, r2, #0
 8003dd0:	1c02      	adds	r2, r0, #0
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	701a      	strb	r2, [r3, #0]

            // Apply Delta filter if it exists
            if (dfilter)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d013      	beq.n	8003e04 <TSL_acq_BankGetResult+0x25c>
            {
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	6899      	ldr	r1, [r3, #8]
 8003de0:	2316      	movs	r3, #22
 8003de2:	18fb      	adds	r3, r7, r3
 8003de4:	881a      	ldrh	r2, [r3, #0]
 8003de6:	0013      	movs	r3, r2
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	189b      	adds	r3, r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	18cc      	adds	r4, r1, r3
 8003df0:	2312      	movs	r3, #18
 8003df2:	18fb      	adds	r3, r7, r3
 8003df4:	2200      	movs	r2, #0
 8003df6:	5e9a      	ldrsh	r2, [r3, r2]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	0010      	movs	r0, r2
 8003dfc:	4798      	blx	r3
 8003dfe:	0003      	movs	r3, r0
 8003e00:	8123      	strh	r3, [r4, #8]
 8003e02:	e045      	b.n	8003e90 <TSL_acq_BankGetResult+0x2e8>
            }
            else
            {
              bank->p_chData[idx_dest].Delta = new_delta;
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	6899      	ldr	r1, [r3, #8]
 8003e08:	2316      	movs	r3, #22
 8003e0a:	18fb      	adds	r3, r7, r3
 8003e0c:	881a      	ldrh	r2, [r3, #0]
 8003e0e:	0013      	movs	r3, r2
 8003e10:	005b      	lsls	r3, r3, #1
 8003e12:	189b      	adds	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	18cb      	adds	r3, r1, r3
 8003e18:	2212      	movs	r2, #18
 8003e1a:	18ba      	adds	r2, r7, r2
 8003e1c:	8812      	ldrh	r2, [r2, #0]
 8003e1e:	811a      	strh	r2, [r3, #8]
 8003e20:	e036      	b.n	8003e90 <TSL_acq_BankGetResult+0x2e8>
            }
          }
          else
          {
            // Calculate the new Delta
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	6899      	ldr	r1, [r3, #8]
 8003e26:	2516      	movs	r5, #22
 8003e28:	197b      	adds	r3, r7, r5
 8003e2a:	881a      	ldrh	r2, [r3, #0]
 8003e2c:	0013      	movs	r3, r2
 8003e2e:	005b      	lsls	r3, r3, #1
 8003e30:	189b      	adds	r3, r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	18cb      	adds	r3, r1, r3
 8003e36:	8898      	ldrh	r0, [r3, #4]
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	6899      	ldr	r1, [r3, #8]
 8003e3c:	197b      	adds	r3, r7, r5
 8003e3e:	881a      	ldrh	r2, [r3, #0]
 8003e40:	0013      	movs	r3, r2
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	189b      	adds	r3, r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	18cc      	adds	r4, r1, r3
 8003e4a:	2324      	movs	r3, #36	; 0x24
 8003e4c:	18fb      	adds	r3, r7, r3
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	0019      	movs	r1, r3
 8003e52:	f000 f905 	bl	8004060 <TSL_acq_ComputeDelta>
 8003e56:	0003      	movs	r3, r0
 8003e58:	8123      	strh	r3, [r4, #8]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8003e5a:	f000 f928 	bl	80040ae <TSL_acq_CheckNoise>
 8003e5e:	0003      	movs	r3, r0
 8003e60:	0018      	movs	r0, r3
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	6899      	ldr	r1, [r3, #8]
 8003e66:	197b      	adds	r3, r7, r5
 8003e68:	881a      	ldrh	r2, [r3, #0]
 8003e6a:	0013      	movs	r3, r2
 8003e6c:	005b      	lsls	r3, r3, #1
 8003e6e:	189b      	adds	r3, r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	18cb      	adds	r3, r1, r3
 8003e74:	1c01      	adds	r1, r0, #0
 8003e76:	2203      	movs	r2, #3
 8003e78:	400a      	ands	r2, r1
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	2103      	movs	r1, #3
 8003e7e:	400a      	ands	r2, r1
 8003e80:	1890      	adds	r0, r2, r2
 8003e82:	781a      	ldrb	r2, [r3, #0]
 8003e84:	2106      	movs	r1, #6
 8003e86:	438a      	bics	r2, r1
 8003e88:	1c11      	adds	r1, r2, #0
 8003e8a:	1c02      	adds	r2, r0, #0
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    // Next channel
    pchDest++;
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	3302      	adds	r3, #2
 8003e94:	623b      	str	r3, [r7, #32]
    pchSrc++;
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	330c      	adds	r3, #12
 8003e9a:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8003e9c:	2126      	movs	r1, #38	; 0x26
 8003e9e:	187b      	adds	r3, r7, r1
 8003ea0:	781a      	ldrb	r2, [r3, #0]
 8003ea2:	187b      	adds	r3, r7, r1
 8003ea4:	3201      	adds	r2, #1
 8003ea6:	701a      	strb	r2, [r3, #0]
 8003ea8:	2326      	movs	r3, #38	; 0x26
 8003eaa:	18fb      	adds	r3, r7, r3
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	899b      	ldrh	r3, [r3, #12]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d200      	bcs.n	8003eba <TSL_acq_BankGetResult+0x312>
 8003eb8:	e69f      	b.n	8003bfa <TSL_acq_BankGetResult+0x52>

  }

  return retval;
 8003eba:	2327      	movs	r3, #39	; 0x27
 8003ebc:	18fb      	adds	r3, r7, r3
 8003ebe:	781b      	ldrb	r3, [r3, #0]
}
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	b00b      	add	sp, #44	; 0x2c
 8003ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ec8:	2000024c 	.word	0x2000024c
 8003ecc:	2000001c 	.word	0x2000001c

08003ed0 <TSL_acq_BankConfig>:
  * @brief Configures a Bank.
  * @param[in] idx_bk  Index of the Bank to configure
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankConfig(TSL_tIndex_T idx_bk)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b08a      	sub	sp, #40	; 0x28
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	0002      	movs	r2, r0
 8003ed8:	1dfb      	adds	r3, r7, #7
 8003eda:	701a      	strb	r2, [r3, #0]
  CONST TSL_Bank_T *bank;
  CONST TSL_ChannelSrc_T *pchSrc;
  CONST TSL_ChannelDest_T *pchDest;

  // Check bank index
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8003edc:	1dfb      	adds	r3, r7, #7
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <TSL_acq_BankConfig+0x18>
  {
    return TSL_STATUS_ERROR;
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	e057      	b.n	8003f98 <TSL_acq_BankConfig+0xc8>
  }

  // Initialize bank pointers
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8003ee8:	4b2d      	ldr	r3, [pc, #180]	; (8003fa0 <TSL_acq_BankConfig+0xd0>)
 8003eea:	6859      	ldr	r1, [r3, #4]
 8003eec:	1dfb      	adds	r3, r7, #7
 8003eee:	781a      	ldrb	r2, [r3, #0]
 8003ef0:	0013      	movs	r3, r2
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	189b      	adds	r3, r3, r2
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	18cb      	adds	r3, r1, r3
 8003efa:	61bb      	str	r3, [r7, #24]
  pchSrc = bank->p_chSrc;
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	623b      	str	r3, [r7, #32]
  pchDest = bank->p_chDest;
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	61fb      	str	r3, [r7, #28]
  
  // Mark the current bank processed
  TSL_Globals.This_Bank = idx_bk;
 8003f08:	4b25      	ldr	r3, [pc, #148]	; (8003fa0 <TSL_acq_BankConfig+0xd0>)
 8003f0a:	1dfa      	adds	r2, r7, #7
 8003f0c:	7812      	ldrb	r2, [r2, #0]
 8003f0e:	721a      	strb	r2, [r3, #8]

  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
  // Enable the Gx_IOy used as channels (channels + shield)
  TSC->IOCCR = bank->msk_IOCCR_channels;
 8003f10:	4a24      	ldr	r2, [pc, #144]	; (8003fa4 <TSL_acq_BankConfig+0xd4>)
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	6293      	str	r3, [r2, #40]	; 0x28
  // Enable acquisition on selected Groups
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 8003f18:	4a22      	ldr	r2, [pc, #136]	; (8003fa4 <TSL_acq_BankConfig+0xd4>)
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	6313      	str	r3, [r2, #48]	; 0x30
  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

  // For all channels of the bank check if they are OFF or BURST_ONLY
  // and set acquisition status flag
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8003f20:	2300      	movs	r3, #0
 8003f22:	627b      	str	r3, [r7, #36]	; 0x24
 8003f24:	e031      	b.n	8003f8a <TSL_acq_BankConfig+0xba>
  {

    // Check Object status flag
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	0019      	movs	r1, r3
 8003f30:	000b      	movs	r3, r1
 8003f32:	005b      	lsls	r3, r3, #1
 8003f34:	185b      	adds	r3, r3, r1
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	18d3      	adds	r3, r2, r3
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	06db      	lsls	r3, r3, #27
 8003f3e:	0f9b      	lsrs	r3, r3, #30
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	617b      	str	r3, [r7, #20]

    if (objs != TSL_OBJ_STATUS_ON)
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	2b03      	cmp	r3, #3
 8003f48:	d016      	beq.n	8003f78 <TSL_acq_BankConfig+0xa8>
    {
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      // Get the Channel Group mask
      gx = pchSrc->msk_IOGCSR_group;
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	613b      	str	r3, [r7, #16]
      // Stop acquisition of the Group
      TSC->IOGCSR &= (uint32_t)~gx;
 8003f50:	4b14      	ldr	r3, [pc, #80]	; (8003fa4 <TSL_acq_BankConfig+0xd4>)
 8003f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	43d9      	mvns	r1, r3
 8003f58:	4b12      	ldr	r3, [pc, #72]	; (8003fa4 <TSL_acq_BankConfig+0xd4>)
 8003f5a:	400a      	ands	r2, r1
 8003f5c:	631a      	str	r2, [r3, #48]	; 0x30
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

      if (objs == TSL_OBJ_STATUS_OFF)
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d109      	bne.n	8003f78 <TSL_acq_BankConfig+0xa8>
      {
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
        // Get the Channel IO mask
        ioy = pchSrc->msk_IOCCR_channel;
 8003f64:	6a3b      	ldr	r3, [r7, #32]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	60fb      	str	r3, [r7, #12]
        // Stop Burst of the Channel
        TSC->IOCCR &= (uint32_t)~ioy;
 8003f6a:	4b0e      	ldr	r3, [pc, #56]	; (8003fa4 <TSL_acq_BankConfig+0xd4>)
 8003f6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	43d9      	mvns	r1, r3
 8003f72:	4b0c      	ldr	r3, [pc, #48]	; (8003fa4 <TSL_acq_BankConfig+0xd4>)
 8003f74:	400a      	ands	r2, r1
 8003f76:	629a      	str	r2, [r3, #40]	; 0x28
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      }
    }

    // Next channel
    pchSrc++;
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	330c      	adds	r3, #12
 8003f7c:	623b      	str	r3, [r7, #32]
    pchDest++;
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	3302      	adds	r3, #2
 8003f82:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	3301      	adds	r3, #1
 8003f88:	627b      	str	r3, [r7, #36]	; 0x24
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	899b      	ldrh	r3, [r3, #12]
 8003f8e:	001a      	movs	r2, r3
 8003f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d3c7      	bcc.n	8003f26 <TSL_acq_BankConfig+0x56>
  }

  return TSL_STATUS_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	0018      	movs	r0, r3
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	b00a      	add	sp, #40	; 0x28
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	2000024c 	.word	0x2000024c
 8003fa4:	40024000 	.word	0x40024000

08003fa8 <TSL_acq_BankStartAcq>:
  * @brief Start acquisition on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 8003fac:	4b0c      	ldr	r3, [pc, #48]	; (8003fe0 <TSL_acq_BankStartAcq+0x38>)
 8003fae:	689a      	ldr	r2, [r3, #8]
 8003fb0:	4b0b      	ldr	r3, [pc, #44]	; (8003fe0 <TSL_acq_BankStartAcq+0x38>)
 8003fb2:	2103      	movs	r1, #3
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 8003fb8:	4b0a      	ldr	r3, [pc, #40]	; (8003fe4 <TSL_acq_BankStartAcq+0x3c>)
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 f89a 	bl	80040f6 <SoftDelay>
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
#endif

  // Clear both EOA and MCE interrupts
  TSC->IER &= (uint32_t)(~0x03);
 8003fc2:	4b07      	ldr	r3, [pc, #28]	; (8003fe0 <TSL_acq_BankStartAcq+0x38>)
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	4b06      	ldr	r3, [pc, #24]	; (8003fe0 <TSL_acq_BankStartAcq+0x38>)
 8003fc8:	2103      	movs	r1, #3
 8003fca:	438a      	bics	r2, r1
 8003fcc:	605a      	str	r2, [r3, #4]

  // Start acquisition
  TSC->CR |= 0x02;
 8003fce:	4b04      	ldr	r3, [pc, #16]	; (8003fe0 <TSL_acq_BankStartAcq+0x38>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	4b03      	ldr	r3, [pc, #12]	; (8003fe0 <TSL_acq_BankStartAcq+0x38>)
 8003fd4:	2102      	movs	r1, #2
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	601a      	str	r2, [r3, #0]
}
 8003fda:	46c0      	nop			; (mov r8, r8)
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40024000 	.word	0x40024000
 8003fe4:	2000024c 	.word	0x2000024c

08003fe8 <TSL_acq_BankWaitEOC>:
  * @brief Wait end of acquisition
  * @param None
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankWaitEOC(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 8003fee:	1dfb      	adds	r3, r7, #7
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	701a      	strb	r2, [r3, #0]

  // Check EOAF flag
  if (TSC->ISR & 0x01)
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <TSL_acq_BankWaitEOC+0x3c>)
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d00b      	beq.n	8004016 <TSL_acq_BankWaitEOC+0x2e>
    // Set IO default in Output PP Low to discharge all capacitors
    TSC->CR &= (uint32_t)(~(1 << 4));
#endif

    // Check MCEF flag
    if (TSC->ISR & 0x02)
 8003ffe:	4b09      	ldr	r3, [pc, #36]	; (8004024 <TSL_acq_BankWaitEOC+0x3c>)
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2202      	movs	r2, #2
 8004004:	4013      	ands	r3, r2
 8004006:	d003      	beq.n	8004010 <TSL_acq_BankWaitEOC+0x28>
    {
      retval = TSL_STATUS_ERROR;
 8004008:	1dfb      	adds	r3, r7, #7
 800400a:	2202      	movs	r2, #2
 800400c:	701a      	strb	r2, [r3, #0]
 800400e:	e002      	b.n	8004016 <TSL_acq_BankWaitEOC+0x2e>
    }
    else
    {
      retval = TSL_STATUS_OK;
 8004010:	1dfb      	adds	r3, r7, #7
 8004012:	2200      	movs	r2, #0
 8004014:	701a      	strb	r2, [r3, #0]
    }
  }

  return retval;
 8004016:	1dfb      	adds	r3, r7, #7
 8004018:	781b      	ldrb	r3, [r3, #0]
}
 800401a:	0018      	movs	r0, r3
 800401c:	46bd      	mov	sp, r7
 800401e:	b002      	add	sp, #8
 8004020:	bd80      	pop	{r7, pc}
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	40024000 	.word	0x40024000

08004028 <TSL_acq_GetMeas>:
  * @brief Return the current measure
  * @param[in] index Index of the measure source
  * @retval Measure
  */
TSL_tMeas_T TSL_acq_GetMeas(TSL_tIndex_T index)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	0002      	movs	r2, r0
 8004030:	1dfb      	adds	r3, r7, #7
 8004032:	701a      	strb	r2, [r3, #0]
  if (index < TSC_NB_GROUPS_SUPPORTED)
 8004034:	1dfb      	adds	r3, r7, #7
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	2b07      	cmp	r3, #7
 800403a:	d809      	bhi.n	8004050 <TSL_acq_GetMeas+0x28>
  {
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 800403c:	4a07      	ldr	r2, [pc, #28]	; (800405c <TSL_acq_GetMeas+0x34>)
 800403e:	1dfb      	adds	r3, r7, #7
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	330c      	adds	r3, #12
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	18d3      	adds	r3, r2, r3
 8004048:	3304      	adds	r3, #4
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	b29b      	uxth	r3, r3
 800404e:	e000      	b.n	8004052 <TSL_acq_GetMeas+0x2a>
  }
  else
  {
    return((TSL_tMeas_T)0);
 8004050:	2300      	movs	r3, #0
  }
}
 8004052:	0018      	movs	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	b002      	add	sp, #8
 8004058:	bd80      	pop	{r7, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	40024000 	.word	0x40024000

08004060 <TSL_acq_ComputeDelta>:
  * @param[in] ref Reference value
  * @param[in] meas Last Measurement value
  * @retval Delta value
  */
TSL_tDelta_T TSL_acq_ComputeDelta(TSL_tRef_T ref, TSL_tMeas_T meas)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	0002      	movs	r2, r0
 8004068:	1dbb      	adds	r3, r7, #6
 800406a:	801a      	strh	r2, [r3, #0]
 800406c:	1d3b      	adds	r3, r7, #4
 800406e:	1c0a      	adds	r2, r1, #0
 8004070:	801a      	strh	r2, [r3, #0]
  return((TSL_tDelta_T)(ref - meas));
 8004072:	1dba      	adds	r2, r7, #6
 8004074:	1d3b      	adds	r3, r7, #4
 8004076:	8812      	ldrh	r2, [r2, #0]
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	b29b      	uxth	r3, r3
 800407e:	b21b      	sxth	r3, r3
}
 8004080:	0018      	movs	r0, r3
 8004082:	46bd      	mov	sp, r7
 8004084:	b002      	add	sp, #8
 8004086:	bd80      	pop	{r7, pc}

08004088 <TSL_acq_ComputeMeas>:
  * @param[in] ref Reference value
  * @param[in] delta Delta value
  * @retval Measurement value
  */
TSL_tMeas_T TSL_acq_ComputeMeas(TSL_tRef_T ref, TSL_tDelta_T delta)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	0002      	movs	r2, r0
 8004090:	1dbb      	adds	r3, r7, #6
 8004092:	801a      	strh	r2, [r3, #0]
 8004094:	1d3b      	adds	r3, r7, #4
 8004096:	1c0a      	adds	r2, r1, #0
 8004098:	801a      	strh	r2, [r3, #0]
  return((TSL_tMeas_T)(ref - delta));
 800409a:	1d3b      	adds	r3, r7, #4
 800409c:	881b      	ldrh	r3, [r3, #0]
 800409e:	1dba      	adds	r2, r7, #6
 80040a0:	8812      	ldrh	r2, [r2, #0]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	b29b      	uxth	r3, r3
}
 80040a6:	0018      	movs	r0, r3
 80040a8:	46bd      	mov	sp, r7
 80040aa:	b002      	add	sp, #8
 80040ac:	bd80      	pop	{r7, pc}

080040ae <TSL_acq_CheckNoise>:
  * @brief  Check noise (not used)
  * @param  None
  * @retval Status
  */
TSL_AcqStatus_enum_T TSL_acq_CheckNoise(void)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	af00      	add	r7, sp, #0
  return TSL_ACQ_STATUS_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	0018      	movs	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <TSL_acq_UseFilter>:
  * @brief Check if a filter must be used on the current channel (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if a filter can be applied
  */
TSL_Bool_enum_T TSL_acq_UseFilter(TSL_ChannelData_T *pCh)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b082      	sub	sp, #8
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  return TSL_TRUE;
 80040c2:	2301      	movs	r3, #1
}
 80040c4:	0018      	movs	r0, r3
 80040c6:	46bd      	mov	sp, r7
 80040c8:	b002      	add	sp, #8
 80040ca:	bd80      	pop	{r7, pc}

080040cc <TSL_acq_TestReferenceOutOfRange>:
  * @brief Test if the Reference is incorrect (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if the Reference is out of range
  */
TSL_Bool_enum_T TSL_acq_TestReferenceOutOfRange(TSL_ChannelData_T *pCh)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  return TSL_FALSE;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	0018      	movs	r0, r3
 80040d8:	46bd      	mov	sp, r7
 80040da:	b002      	add	sp, #8
 80040dc:	bd80      	pop	{r7, pc}

080040de <TSL_acq_TestFirstReferenceIsValid>:
  * @param[in] pCh Pointer on the channel data information
  * @param[in] new_meas Measure of the last acquisition on this channel
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b082      	sub	sp, #8
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
 80040e6:	000a      	movs	r2, r1
 80040e8:	1cbb      	adds	r3, r7, #2
 80040ea:	801a      	strh	r2, [r3, #0]
  return TSL_TRUE;
 80040ec:	2301      	movs	r3, #1
}
 80040ee:	0018      	movs	r0, r3
 80040f0:	46bd      	mov	sp, r7
 80040f2:	b002      	add	sp, #8
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b084      	sub	sp, #16
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  volatile uint32_t idx;
  for (idx = val; idx > 0; idx--)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	e002      	b.n	800410a <SoftDelay+0x14>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	3b01      	subs	r3, #1
 8004108:	60fb      	str	r3, [r7, #12]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1f9      	bne.n	8004104 <SoftDelay+0xe>
  {}
}
 8004110:	46c0      	nop			; (mov r8, r8)
 8004112:	46bd      	mov	sp, r7
 8004114:	b004      	add	sp, #16
 8004116:	bd80      	pop	{r7, pc}

08004118 <TSL_dxs_FirstObj>:
  * @brief Detection Exclusion System on the first object in detect state
  * @param[in] objgrp  Pointer to the objects group to process
  * @retval None
  */
void TSL_dxs_FirstObj(CONST TSL_ObjectGroup_T *objgrp)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 8004120:	46c0      	nop			; (mov r8, r8)
 8004122:	46bd      	mov	sp, r7
 8004124:	b002      	add	sp, #8
 8004126:	bd80      	pop	{r7, pc}

08004128 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b088      	sub	sp, #32
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	0008      	movs	r0, r1
 8004132:	0011      	movs	r1, r2
 8004134:	1cbb      	adds	r3, r7, #2
 8004136:	1c02      	adds	r2, r0, #0
 8004138:	801a      	strh	r2, [r3, #0]
 800413a:	003b      	movs	r3, r7
 800413c:	1c0a      	adds	r2, r1, #0
 800413e:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_obj; // Index of current object
  TSL_tIndex_T idx_ch; // Index of current channel
  TSL_tDelta_T ldelta = 0; // Temporary delta
 8004140:	230a      	movs	r3, #10
 8004142:	18fb      	adds	r3, r7, r3
 8004144:	2200      	movs	r2, #0
 8004146:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Enable = 1;
 8004148:	231c      	movs	r3, #28
 800414a:	18fb      	adds	r3, r7, r3
 800414c:	2201      	movs	r2, #1
 800414e:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Direction = 0;
 8004150:	231a      	movs	r3, #26
 8004152:	18fb      	adds	r3, r7, r3
 8004154:	2200      	movs	r2, #0
 8004156:	801a      	strh	r2, [r3, #0]
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
 8004158:	2312      	movs	r3, #18
 800415a:	18fb      	adds	r3, r7, r3
 800415c:	1cba      	adds	r2, r7, #2
 800415e:	8812      	ldrh	r2, [r2, #0]
 8004160:	801a      	strh	r2, [r3, #0]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8004162:	2310      	movs	r3, #16
 8004164:	18fb      	adds	r3, r7, r3
 8004166:	2200      	movs	r2, #0
 8004168:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]

  // Check parameters
  if (k_slow > 255) k_slow = 255;
 800416e:	1cbb      	adds	r3, r7, #2
 8004170:	881b      	ldrh	r3, [r3, #0]
 8004172:	2bff      	cmp	r3, #255	; 0xff
 8004174:	d902      	bls.n	800417c <TSL_ecs_CalcK+0x54>
 8004176:	1cbb      	adds	r3, r7, #2
 8004178:	22ff      	movs	r2, #255	; 0xff
 800417a:	801a      	strh	r2, [r3, #0]
  if (k_fast > 255) k_fast = 255;
 800417c:	003b      	movs	r3, r7
 800417e:	881b      	ldrh	r3, [r3, #0]
 8004180:	2bff      	cmp	r3, #255	; 0xff
 8004182:	d902      	bls.n	800418a <TSL_ecs_CalcK+0x62>
 8004184:	003b      	movs	r3, r7
 8004186:	22ff      	movs	r2, #255	; 0xff
 8004188:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	617b      	str	r3, [r7, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8004190:	231f      	movs	r3, #31
 8004192:	18fb      	adds	r3, r7, r3
 8004194:	2200      	movs	r2, #0
 8004196:	701a      	strb	r2, [r3, #0]
 8004198:	e079      	b.n	800428e <TSL_ecs_CalcK+0x166>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	0018      	movs	r0, r3
 800419e:	f000 fa75 	bl	800468c <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 80041a2:	4b48      	ldr	r3, [pc, #288]	; (80042c4 <TSL_ecs_CalcK+0x19c>)
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	2b10      	cmp	r3, #16
 80041aa:	d004      	beq.n	80041b6 <TSL_ecs_CalcK+0x8e>
 80041ac:	4b45      	ldr	r3, [pc, #276]	; (80042c4 <TSL_ecs_CalcK+0x19c>)
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b11      	cmp	r3, #17
 80041b4:	d111      	bne.n	80041da <TSL_ecs_CalcK+0xb2>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 80041b6:	4b43      	ldr	r3, [pc, #268]	; (80042c4 <TSL_ecs_CalcK+0x19c>)
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d003      	beq.n	80041ca <TSL_ecs_CalcK+0xa2>
      {
        pobj++; // Next object
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	3308      	adds	r3, #8
 80041c6:	617b      	str	r3, [r7, #20]
        continue; // Stop processing of current object
 80041c8:	e05b      	b.n	8004282 <TSL_ecs_CalcK+0x15a>
      }
      nb_channels = 1;
 80041ca:	2310      	movs	r3, #16
 80041cc:	18fb      	adds	r3, r7, r3
 80041ce:	2201      	movs	r2, #1
 80041d0:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 80041d2:	4b3c      	ldr	r3, [pc, #240]	; (80042c4 <TSL_ecs_CalcK+0x19c>)
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	60fb      	str	r3, [r7, #12]
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return 0;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d101      	bne.n	80041e4 <TSL_ecs_CalcK+0xbc>
 80041e0:	2300      	movs	r3, #0
 80041e2:	e06b      	b.n	80042bc <TSL_ecs_CalcK+0x194>

    // Check all channels of current object
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80041e4:	231e      	movs	r3, #30
 80041e6:	18fb      	adds	r3, r7, r3
 80041e8:	2200      	movs	r2, #0
 80041ea:	701a      	strb	r2, [r3, #0]
 80041ec:	e03d      	b.n	800426a <TSL_ecs_CalcK+0x142>
    {

      ldelta = p_Ch->Delta;
 80041ee:	210a      	movs	r1, #10
 80041f0:	187b      	adds	r3, r7, r1
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	8912      	ldrh	r2, [r2, #8]
 80041f6:	801a      	strh	r2, [r3, #0]

      // Check delta
      if (ldelta == 0) // No Fast ECS !
 80041f8:	187b      	adds	r3, r7, r1
 80041fa:	2200      	movs	r2, #0
 80041fc:	5e9b      	ldrsh	r3, [r3, r2]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d104      	bne.n	800420c <TSL_ecs_CalcK+0xe4>
      {
        ECS_Fast_Enable = 0;
 8004202:	231c      	movs	r3, #28
 8004204:	18fb      	adds	r3, r7, r3
 8004206:	2200      	movs	r2, #0
 8004208:	801a      	strh	r2, [r3, #0]
 800420a:	e025      	b.n	8004258 <TSL_ecs_CalcK+0x130>
      }
      else
      {
        if (ldelta < 0)
 800420c:	230a      	movs	r3, #10
 800420e:	18fb      	adds	r3, r7, r3
 8004210:	2200      	movs	r2, #0
 8004212:	5e9b      	ldrsh	r3, [r3, r2]
 8004214:	2b00      	cmp	r3, #0
 8004216:	da10      	bge.n	800423a <TSL_ecs_CalcK+0x112>
        {
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 8004218:	231a      	movs	r3, #26
 800421a:	18fb      	adds	r3, r7, r3
 800421c:	2200      	movs	r2, #0
 800421e:	5e9b      	ldrsh	r3, [r3, r2]
 8004220:	2b00      	cmp	r3, #0
 8004222:	dd04      	ble.n	800422e <TSL_ecs_CalcK+0x106>
          {
            ECS_Fast_Enable = 0;
 8004224:	231c      	movs	r3, #28
 8004226:	18fb      	adds	r3, r7, r3
 8004228:	2200      	movs	r2, #0
 800422a:	801a      	strh	r2, [r3, #0]
 800422c:	e014      	b.n	8004258 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = -1;
 800422e:	231a      	movs	r3, #26
 8004230:	18fb      	adds	r3, r7, r3
 8004232:	2201      	movs	r2, #1
 8004234:	4252      	negs	r2, r2
 8004236:	801a      	strh	r2, [r3, #0]
 8004238:	e00e      	b.n	8004258 <TSL_ecs_CalcK+0x130>
          }
        }
        else
        {
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 800423a:	231a      	movs	r3, #26
 800423c:	18fb      	adds	r3, r7, r3
 800423e:	2200      	movs	r2, #0
 8004240:	5e9b      	ldrsh	r3, [r3, r2]
 8004242:	2b00      	cmp	r3, #0
 8004244:	da04      	bge.n	8004250 <TSL_ecs_CalcK+0x128>
          {
            ECS_Fast_Enable = 0;
 8004246:	231c      	movs	r3, #28
 8004248:	18fb      	adds	r3, r7, r3
 800424a:	2200      	movs	r2, #0
 800424c:	801a      	strh	r2, [r3, #0]
 800424e:	e003      	b.n	8004258 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = 1;
 8004250:	231a      	movs	r3, #26
 8004252:	18fb      	adds	r3, r7, r3
 8004254:	2201      	movs	r2, #1
 8004256:	801a      	strh	r2, [r3, #0]
          }
        }
      }

      p_Ch++; // Next channel
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	330c      	adds	r3, #12
 800425c:	60fb      	str	r3, [r7, #12]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 800425e:	211e      	movs	r1, #30
 8004260:	187b      	adds	r3, r7, r1
 8004262:	781a      	ldrb	r2, [r3, #0]
 8004264:	187b      	adds	r3, r7, r1
 8004266:	3201      	adds	r2, #1
 8004268:	701a      	strb	r2, [r3, #0]
 800426a:	231e      	movs	r3, #30
 800426c:	18fb      	adds	r3, r7, r3
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	b29b      	uxth	r3, r3
 8004272:	2210      	movs	r2, #16
 8004274:	18ba      	adds	r2, r7, r2
 8004276:	8812      	ldrh	r2, [r2, #0]
 8004278:	429a      	cmp	r2, r3
 800427a:	d8b8      	bhi.n	80041ee <TSL_ecs_CalcK+0xc6>

    } // for all channels of current object

    pobj++; // Next object
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	3308      	adds	r3, #8
 8004280:	617b      	str	r3, [r7, #20]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8004282:	211f      	movs	r1, #31
 8004284:	187b      	adds	r3, r7, r1
 8004286:	781a      	ldrb	r2, [r3, #0]
 8004288:	187b      	adds	r3, r7, r1
 800428a:	3201      	adds	r2, #1
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	231f      	movs	r3, #31
 8004290:	18fb      	adds	r3, r7, r3
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	b29a      	uxth	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	889b      	ldrh	r3, [r3, #4]
 800429a:	429a      	cmp	r2, r3
 800429c:	d200      	bcs.n	80042a0 <TSL_ecs_CalcK+0x178>
 800429e:	e77c      	b.n	800419a <TSL_ecs_CalcK+0x72>

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 80042a0:	231c      	movs	r3, #28
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	2200      	movs	r2, #0
 80042a6:	5e9b      	ldrsh	r3, [r3, r2]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d004      	beq.n	80042b6 <TSL_ecs_CalcK+0x18e>
  {
    retval = k_fast;
 80042ac:	2312      	movs	r3, #18
 80042ae:	18fb      	adds	r3, r7, r3
 80042b0:	003a      	movs	r2, r7
 80042b2:	8812      	ldrh	r2, [r2, #0]
 80042b4:	801a      	strh	r2, [r3, #0]
  }

  return retval;
 80042b6:	2312      	movs	r3, #18
 80042b8:	18fb      	adds	r3, r7, r3
 80042ba:	881b      	ldrh	r3, [r3, #0]
}
 80042bc:	0018      	movs	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	b008      	add	sp, #32
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	2000024c 	.word	0x2000024c

080042c8 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b08a      	sub	sp, #40	; 0x28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	000a      	movs	r2, r1
 80042d2:	1cbb      	adds	r3, r7, #2
 80042d4:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_ch; // Index of current channel
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 80042d6:	231e      	movs	r3, #30
 80042d8:	18fb      	adds	r3, r7, r3
 80042da:	2200      	movs	r2, #0
 80042dc:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 80042de:	2300      	movs	r3, #0
 80042e0:	61bb      	str	r3, [r7, #24]
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]

  // Check parameter
  if (Kcoeff > 255) Kcoeff = 255;
 80042e6:	1cbb      	adds	r3, r7, #2
 80042e8:	881b      	ldrh	r3, [r3, #0]
 80042ea:	2bff      	cmp	r3, #255	; 0xff
 80042ec:	d902      	bls.n	80042f4 <TSL_ecs_ProcessK+0x2c>
 80042ee:	1cbb      	adds	r3, r7, #2
 80042f0:	22ff      	movs	r2, #255	; 0xff
 80042f2:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	623b      	str	r3, [r7, #32]

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 80042fa:	1cbb      	adds	r3, r7, #2
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	22ff      	movs	r2, #255	; 0xff
 8004300:	4053      	eors	r3, r2
 8004302:	b29a      	uxth	r2, r3
 8004304:	2312      	movs	r3, #18
 8004306:	18fb      	adds	r3, r7, r3
 8004308:	3201      	adds	r2, #1
 800430a:	801a      	strh	r2, [r3, #0]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800430c:	2327      	movs	r3, #39	; 0x27
 800430e:	18fb      	adds	r3, r7, r3
 8004310:	2200      	movs	r2, #0
 8004312:	701a      	strb	r2, [r3, #0]
 8004314:	e07f      	b.n	8004416 <TSL_ecs_ProcessK+0x14e>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	0018      	movs	r0, r3
 800431a:	f000 f9b7 	bl	800468c <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 800431e:	4b45      	ldr	r3, [pc, #276]	; (8004434 <TSL_ecs_ProcessK+0x16c>)
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	2b10      	cmp	r3, #16
 8004326:	d004      	beq.n	8004332 <TSL_ecs_ProcessK+0x6a>
 8004328:	4b42      	ldr	r3, [pc, #264]	; (8004434 <TSL_ecs_ProcessK+0x16c>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b11      	cmp	r3, #17
 8004330:	d113      	bne.n	800435a <TSL_ecs_ProcessK+0x92>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 8004332:	4b40      	ldr	r3, [pc, #256]	; (8004434 <TSL_ecs_ProcessK+0x16c>)
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d003      	beq.n	8004346 <TSL_ecs_ProcessK+0x7e>
      {
        pobj++; // Next object
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	3308      	adds	r3, #8
 8004342:	623b      	str	r3, [r7, #32]
        continue; // Stop processing of current object
 8004344:	e061      	b.n	800440a <TSL_ecs_ProcessK+0x142>
      }
      nb_channels = 1;
 8004346:	231e      	movs	r3, #30
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	2201      	movs	r2, #1
 800434c:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 800434e:	4b39      	ldr	r3, [pc, #228]	; (8004434 <TSL_ecs_ProcessK+0x16c>)
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	61bb      	str	r3, [r7, #24]
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
 8004356:	4b38      	ldr	r3, [pc, #224]	; (8004438 <TSL_ecs_ProcessK+0x170>)
 8004358:	617b      	str	r3, [r7, #20]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d064      	beq.n	800442a <TSL_ecs_ProcessK+0x162>

    // Calculate the new reference + rest for all channels
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8004360:	2326      	movs	r3, #38	; 0x26
 8004362:	18fb      	adds	r3, r7, r3
 8004364:	2200      	movs	r2, #0
 8004366:	701a      	strb	r2, [r3, #0]
 8004368:	e043      	b.n	80043f2 <TSL_ecs_ProcessK+0x12a>
    {
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	889a      	ldrh	r2, [r3, #4]
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	2108      	movs	r1, #8
 8004372:	5e5b      	ldrsh	r3, [r3, r1]
 8004374:	0019      	movs	r1, r3
 8004376:	0010      	movs	r0, r2
 8004378:	f7ff fe86 	bl	8004088 <TSL_acq_ComputeMeas>
 800437c:	0003      	movs	r3, r0
 800437e:	60fb      	str	r3, [r7, #12]
      ECS_meas <<= 8;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	021b      	lsls	r3, r3, #8
 8004384:	60fb      	str	r3, [r7, #12]

      ECS_ref = (uint32_t)(p_Ch->Ref);
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	889b      	ldrh	r3, [r3, #4]
 800438a:	60bb      	str	r3, [r7, #8]
      ECS_ref <<= 8;
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	60bb      	str	r3, [r7, #8]
      ECS_ref += p_Ch->RefRest;
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	799b      	ldrb	r3, [r3, #6]
 8004396:	001a      	movs	r2, r3
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	189b      	adds	r3, r3, r2
 800439c:	60bb      	str	r3, [r7, #8]
      ECS_ref *= Kcoeff_comp;
 800439e:	2312      	movs	r3, #18
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	881a      	ldrh	r2, [r3, #0]
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	4353      	muls	r3, r2
 80043a8:	60bb      	str	r3, [r7, #8]
      ECS_ref += (Kcoeff * ECS_meas);
 80043aa:	1cbb      	adds	r3, r7, #2
 80043ac:	881b      	ldrh	r3, [r3, #0]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	4353      	muls	r3, r2
 80043b2:	68ba      	ldr	r2, [r7, #8]
 80043b4:	18d3      	adds	r3, r2, r3
 80043b6:	60bb      	str	r3, [r7, #8]

      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	0a1b      	lsrs	r3, r3, #8
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	719a      	strb	r2, [r3, #6]
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	0c1b      	lsrs	r3, r3, #16
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	809a      	strh	r2, [r3, #4]

      // Go in Calibration state in the Reference is out of Range
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	0018      	movs	r0, r3
 80043d0:	f7ff fe7c 	bl	80040cc <TSL_acq_TestReferenceOutOfRange>
 80043d4:	0003      	movs	r3, r0
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d102      	bne.n	80043e0 <TSL_ecs_ProcessK+0x118>
      {
        pFunc_SetStateCalibration(0);
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2000      	movs	r0, #0
 80043de:	4798      	blx	r3
      }

      p_Ch++; // Next channel
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	330c      	adds	r3, #12
 80043e4:	61bb      	str	r3, [r7, #24]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80043e6:	2126      	movs	r1, #38	; 0x26
 80043e8:	187b      	adds	r3, r7, r1
 80043ea:	781a      	ldrb	r2, [r3, #0]
 80043ec:	187b      	adds	r3, r7, r1
 80043ee:	3201      	adds	r2, #1
 80043f0:	701a      	strb	r2, [r3, #0]
 80043f2:	2326      	movs	r3, #38	; 0x26
 80043f4:	18fb      	adds	r3, r7, r3
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	221e      	movs	r2, #30
 80043fc:	18ba      	adds	r2, r7, r2
 80043fe:	8812      	ldrh	r2, [r2, #0]
 8004400:	429a      	cmp	r2, r3
 8004402:	d8b2      	bhi.n	800436a <TSL_ecs_ProcessK+0xa2>
    }

    pobj++; // Next object
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	3308      	adds	r3, #8
 8004408:	623b      	str	r3, [r7, #32]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800440a:	2127      	movs	r1, #39	; 0x27
 800440c:	187b      	adds	r3, r7, r1
 800440e:	781a      	ldrb	r2, [r3, #0]
 8004410:	187b      	adds	r3, r7, r1
 8004412:	3201      	adds	r2, #1
 8004414:	701a      	strb	r2, [r3, #0]
 8004416:	2327      	movs	r3, #39	; 0x27
 8004418:	18fb      	adds	r3, r7, r3
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	b29a      	uxth	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	889b      	ldrh	r3, [r3, #4]
 8004422:	429a      	cmp	r2, r3
 8004424:	d200      	bcs.n	8004428 <TSL_ecs_ProcessK+0x160>
 8004426:	e776      	b.n	8004316 <TSL_ecs_ProcessK+0x4e>
 8004428:	e000      	b.n	800442c <TSL_ecs_ProcessK+0x164>
    if (p_Ch == 0) return;
 800442a:	46c0      	nop			; (mov r8, r8)

  } // for all objects

}
 800442c:	46bd      	mov	sp, r7
 800442e:	b00a      	add	sp, #40	; 0x28
 8004430:	bd80      	pop	{r7, pc}
 8004432:	46c0      	nop			; (mov r8, r8)
 8004434:	2000024c 	.word	0x2000024c
 8004438:	080048c9 	.word	0x080048c9

0800443c <TSL_ecs_Process>:
  * An optional delay is added after the ECS condition (all sensors in Release state) is reached.
  * @param[in] objgrp Pointer to the objects group to process
  * @retval Status
  */
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
 800443c:	b5b0      	push	{r4, r5, r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	88db      	ldrh	r3, [r3, #6]
 8004448:	001a      	movs	r2, r3
 800444a:	2301      	movs	r3, #1
 800444c:	4013      	ands	r3, r2
 800444e:	d020      	beq.n	8004492 <TSL_ecs_Process+0x56>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	88db      	ldrh	r3, [r3, #6]
 8004454:	001a      	movs	r2, r3
 8004456:	233e      	movs	r3, #62	; 0x3e
 8004458:	4013      	ands	r3, r2
 800445a:	d11a      	bne.n	8004492 <TSL_ecs_Process+0x56>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	7a9b      	ldrb	r3, [r3, #10]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d11c      	bne.n	800449e <TSL_ecs_Process+0x62>
    {
      disableInterrupts();
 8004464:	4b2b      	ldr	r3, [pc, #172]	; (8004514 <TSL_ecs_Process+0xd8>)
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	4b2a      	ldr	r3, [pc, #168]	; (8004514 <TSL_ecs_Process+0xd8>)
 800446a:	2102      	movs	r1, #2
 800446c:	438a      	bics	r2, r1
 800446e:	601a      	str	r2, [r3, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 8004470:	4b29      	ldr	r3, [pc, #164]	; (8004518 <TSL_ecs_Process+0xdc>)
 8004472:	881a      	ldrh	r2, [r3, #0]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	819a      	strh	r2, [r3, #12]
      enableInterrupts();
 8004478:	4b26      	ldr	r3, [pc, #152]	; (8004514 <TSL_ecs_Process+0xd8>)
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	4b25      	ldr	r3, [pc, #148]	; (8004514 <TSL_ecs_Process+0xd8>)
 800447e:	2102      	movs	r1, #2
 8004480:	430a      	orrs	r2, r1
 8004482:	601a      	str	r2, [r3, #0]
      objgrp->ECS_wait = 1;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	729a      	strb	r2, [r3, #10]
      objgrp->ECS_exec = 0;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	725a      	strb	r2, [r3, #9]
    if (!objgrp->ECS_wait)
 8004490:	e005      	b.n	800449e <TSL_ecs_Process+0x62>
#endif
  }
  else
  {
#if TSLPRM_ECS_DELAY > 0
    objgrp->ECS_wait = 0;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	729a      	strb	r2, [r3, #10]
#endif
    objgrp->ECS_exec = 0;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	725a      	strb	r2, [r3, #9]
  }

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	7a9b      	ldrb	r3, [r3, #10]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d011      	beq.n	80044ca <TSL_ecs_Process+0x8e>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	7a5b      	ldrb	r3, [r3, #9]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10d      	bne.n	80044ca <TSL_ecs_Process+0x8e>
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	330c      	adds	r3, #12
 80044b2:	001a      	movs	r2, r3
 80044b4:	23fa      	movs	r3, #250	; 0xfa
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	0011      	movs	r1, r2
 80044ba:	0018      	movs	r0, r3
 80044bc:	f000 f92a 	bl	8004714 <TSL_tim_CheckDelay_ms>
 80044c0:	1e03      	subs	r3, r0, #0
 80044c2:	d102      	bne.n	80044ca <TSL_ecs_Process+0x8e>
    {
      objgrp->ECS_exec = 1;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	725a      	strb	r2, [r3, #9]
    }
  }
#endif

  if (objgrp->ECS_exec)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	7a5b      	ldrb	r3, [r3, #9]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d015      	beq.n	80044fe <TSL_ecs_Process+0xc2>
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 80044d2:	250c      	movs	r5, #12
 80044d4:	197c      	adds	r4, r7, r5
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2214      	movs	r2, #20
 80044da:	210a      	movs	r1, #10
 80044dc:	0018      	movs	r0, r3
 80044de:	f7ff fe23 	bl	8004128 <TSL_ecs_CalcK>
 80044e2:	0003      	movs	r3, r0
 80044e4:	8023      	strh	r3, [r4, #0]
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 80044e6:	197b      	adds	r3, r7, r5
 80044e8:	881a      	ldrh	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	0011      	movs	r1, r2
 80044ee:	0018      	movs	r0, r3
 80044f0:	f7ff feea 	bl	80042c8 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 80044f4:	230f      	movs	r3, #15
 80044f6:	18fb      	adds	r3, r7, r3
 80044f8:	2200      	movs	r2, #0
 80044fa:	701a      	strb	r2, [r3, #0]
 80044fc:	e003      	b.n	8004506 <TSL_ecs_Process+0xca>
  }
  else
  {
    retval = TSL_STATUS_BUSY;
 80044fe:	230f      	movs	r3, #15
 8004500:	18fb      	adds	r3, r7, r3
 8004502:	2201      	movs	r2, #1
 8004504:	701a      	strb	r2, [r3, #0]
  }

  return retval;
 8004506:	230f      	movs	r3, #15
 8004508:	18fb      	adds	r3, r7, r3
 800450a:	781b      	ldrb	r3, [r3, #0]
}
 800450c:	0018      	movs	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	b004      	add	sp, #16
 8004512:	bdb0      	pop	{r4, r5, r7, pc}
 8004514:	e000e010 	.word	0xe000e010
 8004518:	2000024c 	.word	0x2000024c

0800451c <TSL_obj_GroupInit>:
  * @brief Initialize a group of Objects
  * @param[in] objgrp  Pointer to the group of objects
  * @retval None
  */
void TSL_obj_GroupInit(TSL_ObjectGroup_T *objgrp)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 8004524:	230e      	movs	r3, #14
 8004526:	18fb      	adds	r3, r7, r3
 8004528:	2200      	movs	r2, #0
 800452a:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8004538:	2317      	movs	r3, #23
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	2200      	movs	r2, #0
 800453e:	701a      	strb	r2, [r3, #0]
 8004540:	e032      	b.n	80045a8 <TSL_obj_GroupInit+0x8c>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	0018      	movs	r0, r3
 8004546:	f000 f8a1 	bl	800468c <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	2b11      	cmp	r3, #17
 8004550:	d000      	beq.n	8004554 <TSL_obj_GroupInit+0x38>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8004552:	e020      	b.n	8004596 <TSL_obj_GroupInit+0x7a>
        TSL_Params.p_TKeyMT->Init();
 8004554:	4b1d      	ldr	r3, [pc, #116]	; (80045cc <TSL_obj_GroupInit+0xb0>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 800455c:	4b1c      	ldr	r3, [pc, #112]	; (80045d0 <TSL_obj_GroupInit+0xb4>)
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	789b      	ldrb	r3, [r3, #2]
 8004564:	2240      	movs	r2, #64	; 0x40
 8004566:	4013      	ands	r3, r2
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d002      	beq.n	8004574 <TSL_obj_GroupInit+0x58>
          objgrp->Change = TSL_STATE_CHANGED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	721a      	strb	r2, [r3, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8004574:	4b15      	ldr	r3, [pc, #84]	; (80045cc <TSL_obj_GroupInit+0xb0>)
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	4b15      	ldr	r3, [pc, #84]	; (80045d0 <TSL_obj_GroupInit+0xb4>)
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	18d3      	adds	r3, r2, r3
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	b299      	uxth	r1, r3
 8004588:	220e      	movs	r2, #14
 800458a:	18bb      	adds	r3, r7, r2
 800458c:	18ba      	adds	r2, r7, r2
 800458e:	8812      	ldrh	r2, [r2, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	801a      	strh	r2, [r3, #0]
        break;
 8004594:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	3308      	adds	r3, #8
 800459a:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800459c:	2117      	movs	r1, #23
 800459e:	187b      	adds	r3, r7, r1
 80045a0:	781a      	ldrb	r2, [r3, #0]
 80045a2:	187b      	adds	r3, r7, r1
 80045a4:	3201      	adds	r2, #1
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	2317      	movs	r3, #23
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	889b      	ldrh	r3, [r3, #4]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d3c4      	bcc.n	8004542 <TSL_obj_GroupInit+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	220e      	movs	r2, #14
 80045bc:	18ba      	adds	r2, r7, r2
 80045be:	8812      	ldrh	r2, [r2, #0]
 80045c0:	80da      	strh	r2, [r3, #6]
}
 80045c2:	46c0      	nop			; (mov r8, r8)
 80045c4:	46bd      	mov	sp, r7
 80045c6:	b006      	add	sp, #24
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	46c0      	nop			; (mov r8, r8)
 80045cc:	2000001c 	.word	0x2000001c
 80045d0:	2000024c 	.word	0x2000024c

080045d4 <TSL_obj_GroupProcess>:
  * @brief Process the state machine on a group of Objects
  * @param[in] objgrp  Pointer to the group of objects to process
  * @retval None
  */
void TSL_obj_GroupProcess(TSL_ObjectGroup_T *objgrp)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 80045dc:	230e      	movs	r3, #14
 80045de:	18fb      	adds	r3, r7, r3
 80045e0:	2200      	movs	r2, #0
 80045e2:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80045f0:	2317      	movs	r3, #23
 80045f2:	18fb      	adds	r3, r7, r3
 80045f4:	2200      	movs	r2, #0
 80045f6:	701a      	strb	r2, [r3, #0]
 80045f8:	e032      	b.n	8004660 <TSL_obj_GroupProcess+0x8c>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	0018      	movs	r0, r3
 80045fe:	f000 f845 	bl	800468c <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	2b11      	cmp	r3, #17
 8004608:	d000      	beq.n	800460c <TSL_obj_GroupProcess+0x38>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 800460a:	e020      	b.n	800464e <TSL_obj_GroupProcess+0x7a>
        TSL_Params.p_TKeyMT->Process();
 800460c:	4b1d      	ldr	r3, [pc, #116]	; (8004684 <TSL_obj_GroupProcess+0xb0>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 8004614:	4b1c      	ldr	r3, [pc, #112]	; (8004688 <TSL_obj_GroupProcess+0xb4>)
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	789b      	ldrb	r3, [r3, #2]
 800461c:	2240      	movs	r2, #64	; 0x40
 800461e:	4013      	ands	r3, r2
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <TSL_obj_GroupProcess+0x58>
          objgrp->Change = TSL_STATE_CHANGED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	721a      	strb	r2, [r3, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 800462c:	4b15      	ldr	r3, [pc, #84]	; (8004684 <TSL_obj_GroupProcess+0xb0>)
 800462e:	689a      	ldr	r2, [r3, #8]
 8004630:	4b15      	ldr	r3, [pc, #84]	; (8004688 <TSL_obj_GroupProcess+0xb4>)
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	18d3      	adds	r3, r2, r3
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	b299      	uxth	r1, r3
 8004640:	220e      	movs	r2, #14
 8004642:	18bb      	adds	r3, r7, r2
 8004644:	18ba      	adds	r2, r7, r2
 8004646:	8812      	ldrh	r2, [r2, #0]
 8004648:	430a      	orrs	r2, r1
 800464a:	801a      	strh	r2, [r3, #0]
        break;
 800464c:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	3308      	adds	r3, #8
 8004652:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8004654:	2117      	movs	r1, #23
 8004656:	187b      	adds	r3, r7, r1
 8004658:	781a      	ldrb	r2, [r3, #0]
 800465a:	187b      	adds	r3, r7, r1
 800465c:	3201      	adds	r2, #1
 800465e:	701a      	strb	r2, [r3, #0]
 8004660:	2317      	movs	r3, #23
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	b29a      	uxth	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	889b      	ldrh	r3, [r3, #4]
 800466c:	429a      	cmp	r2, r3
 800466e:	d3c4      	bcc.n	80045fa <TSL_obj_GroupProcess+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	220e      	movs	r2, #14
 8004674:	18ba      	adds	r2, r7, r2
 8004676:	8812      	ldrh	r2, [r2, #0]
 8004678:	80da      	strh	r2, [r3, #6]
}
 800467a:	46c0      	nop			; (mov r8, r8)
 800467c:	46bd      	mov	sp, r7
 800467e:	b006      	add	sp, #24
 8004680:	bd80      	pop	{r7, pc}
 8004682:	46c0      	nop			; (mov r8, r8)
 8004684:	2000001c 	.word	0x2000001c
 8004688:	2000024c 	.word	0x2000024c

0800468c <TSL_obj_SetGlobalObj>:
  * @brief Set the global object variable
  * @param[in] pobj  Pointer to the object to process
  * @retval None
  */
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]

  TSL_Globals.This_Obj = pobj;
 8004694:	4b08      	ldr	r3, [pc, #32]	; (80046b8 <TSL_obj_SetGlobalObj+0x2c>)
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	60da      	str	r2, [r3, #12]

  switch (pobj->Type)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	3b10      	subs	r3, #16
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d804      	bhi.n	80046ae <TSL_obj_SetGlobalObj+0x22>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685a      	ldr	r2, [r3, #4]
 80046a8:	4b03      	ldr	r3, [pc, #12]	; (80046b8 <TSL_obj_SetGlobalObj+0x2c>)
 80046aa:	615a      	str	r2, [r3, #20]
      break;
 80046ac:	e000      	b.n	80046b0 <TSL_obj_SetGlobalObj+0x24>
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
      break;
#endif
    default:
      break;
 80046ae:	46c0      	nop			; (mov r8, r8)
  }
}
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	46bd      	mov	sp, r7
 80046b4:	b002      	add	sp, #8
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	2000024c 	.word	0x2000024c

080046bc <TSL_tim_ProcessIT>:
  * @brief  Management of the timing module interrupt service routine.
  * @param  None
  * @retval None
  */
void TSL_tim_ProcessIT(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 80046c0:	4b11      	ldr	r3, [pc, #68]	; (8004708 <TSL_tim_ProcessIT+0x4c>)
 80046c2:	881b      	ldrh	r3, [r3, #0]
 80046c4:	3301      	adds	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	4b0f      	ldr	r3, [pc, #60]	; (8004708 <TSL_tim_ProcessIT+0x4c>)
 80046ca:	801a      	strh	r2, [r3, #0]

  // Check if 1 second has elapsed
  count_1s++;
 80046cc:	4b0f      	ldr	r3, [pc, #60]	; (800470c <TSL_tim_ProcessIT+0x50>)
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	3301      	adds	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	4b0d      	ldr	r3, [pc, #52]	; (800470c <TSL_tim_ProcessIT+0x50>)
 80046d6:	801a      	strh	r2, [r3, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 80046d8:	4b0c      	ldr	r3, [pc, #48]	; (800470c <TSL_tim_ProcessIT+0x50>)
 80046da:	881b      	ldrh	r3, [r3, #0]
 80046dc:	4a0c      	ldr	r2, [pc, #48]	; (8004710 <TSL_tim_ProcessIT+0x54>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d90f      	bls.n	8004702 <TSL_tim_ProcessIT+0x46>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 80046e2:	4b09      	ldr	r3, [pc, #36]	; (8004708 <TSL_tim_ProcessIT+0x4c>)
 80046e4:	789b      	ldrb	r3, [r3, #2]
 80046e6:	3301      	adds	r3, #1
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	4b07      	ldr	r3, [pc, #28]	; (8004708 <TSL_tim_ProcessIT+0x4c>)
 80046ec:	709a      	strb	r2, [r3, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 80046ee:	4b06      	ldr	r3, [pc, #24]	; (8004708 <TSL_tim_ProcessIT+0x4c>)
 80046f0:	789b      	ldrb	r3, [r3, #2]
 80046f2:	2b3f      	cmp	r3, #63	; 0x3f
 80046f4:	d902      	bls.n	80046fc <TSL_tim_ProcessIT+0x40>
    {
      TSL_Globals.Tick_sec = 0;
 80046f6:	4b04      	ldr	r3, [pc, #16]	; (8004708 <TSL_tim_ProcessIT+0x4c>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	709a      	strb	r2, [r3, #2]
    }
    count_1s = 0;
 80046fc:	4b03      	ldr	r3, [pc, #12]	; (800470c <TSL_tim_ProcessIT+0x50>)
 80046fe:	2200      	movs	r2, #0
 8004700:	801a      	strh	r2, [r3, #0]
  }
}
 8004702:	46c0      	nop			; (mov r8, r8)
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	2000024c 	.word	0x2000024c
 800470c:	20000234 	.word	0x20000234
 8004710:	000003e7 	.word	0x000003e7

08004714 <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	0002      	movs	r2, r0
 800471c:	6039      	str	r1, [r7, #0]
 800471e:	1dbb      	adds	r3, r7, #6
 8004720:	801a      	strh	r2, [r3, #0]
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 8004722:	4b29      	ldr	r3, [pc, #164]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	4b28      	ldr	r3, [pc, #160]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 8004728:	2102      	movs	r1, #2
 800472a:	438a      	bics	r2, r1
 800472c:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_ms;
 800472e:	230c      	movs	r3, #12
 8004730:	18fb      	adds	r3, r7, r3
 8004732:	4a26      	ldr	r2, [pc, #152]	; (80047cc <TSL_tim_CheckDelay_ms+0xb8>)
 8004734:	8812      	ldrh	r2, [r2, #0]
 8004736:	801a      	strh	r2, [r3, #0]

  if (delay_ms == 0)
 8004738:	1dbb      	adds	r3, r7, #6
 800473a:	881b      	ldrh	r3, [r3, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d107      	bne.n	8004750 <TSL_tim_CheckDelay_ms+0x3c>
  {
    enableInterrupts();
 8004740:	4b21      	ldr	r3, [pc, #132]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	4b20      	ldr	r3, [pc, #128]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 8004746:	2102      	movs	r1, #2
 8004748:	430a      	orrs	r2, r1
 800474a:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 800474c:	2302      	movs	r3, #2
 800474e:	e037      	b.n	80047c0 <TSL_tim_CheckDelay_ms+0xac>
  }

  // Counter Roll-over management
  if (tick >= *last_tick)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	881b      	ldrh	r3, [r3, #0]
 8004754:	b29b      	uxth	r3, r3
 8004756:	220c      	movs	r2, #12
 8004758:	18ba      	adds	r2, r7, r2
 800475a:	8812      	ldrh	r2, [r2, #0]
 800475c:	429a      	cmp	r2, r3
 800475e:	d30a      	bcc.n	8004776 <TSL_tim_CheckDelay_ms+0x62>
  {
    diff = tick - *last_tick;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	881b      	ldrh	r3, [r3, #0]
 8004764:	b29a      	uxth	r2, r3
 8004766:	230e      	movs	r3, #14
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	210c      	movs	r1, #12
 800476c:	1879      	adds	r1, r7, r1
 800476e:	8809      	ldrh	r1, [r1, #0]
 8004770:	1a8a      	subs	r2, r1, r2
 8004772:	801a      	strh	r2, [r3, #0]
 8004774:	e009      	b.n	800478a <TSL_tim_CheckDelay_ms+0x76>
  }
  else
  {
    diff = (0xFFFF - *last_tick) + tick + 1;
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	881b      	ldrh	r3, [r3, #0]
 800477a:	b29a      	uxth	r2, r3
 800477c:	230e      	movs	r3, #14
 800477e:	18fb      	adds	r3, r7, r3
 8004780:	210c      	movs	r1, #12
 8004782:	1879      	adds	r1, r7, r1
 8004784:	8809      	ldrh	r1, [r1, #0]
 8004786:	1a8a      	subs	r2, r1, r2
 8004788:	801a      	strh	r2, [r3, #0]
#endif
#if (TSLPRM_TICK_FREQ == 500)
  if (diff >= (TSL_tTick_ms_T)(delay_ms >> 1)) // Divide by 2 for 2ms tick
#endif
#if (TSLPRM_TICK_FREQ == 1000)
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
 800478a:	230e      	movs	r3, #14
 800478c:	18fa      	adds	r2, r7, r3
 800478e:	1dbb      	adds	r3, r7, #6
 8004790:	8812      	ldrh	r2, [r2, #0]
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	429a      	cmp	r2, r3
 8004796:	d30c      	bcc.n	80047b2 <TSL_tim_CheckDelay_ms+0x9e>
#if (TSLPRM_TICK_FREQ == 2000)
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
#endif
  {
    // Save current time
    *last_tick = tick;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	220c      	movs	r2, #12
 800479c:	18ba      	adds	r2, r7, r2
 800479e:	8812      	ldrh	r2, [r2, #0]
 80047a0:	801a      	strh	r2, [r3, #0]
    enableInterrupts();
 80047a2:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	4b08      	ldr	r3, [pc, #32]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 80047a8:	2102      	movs	r1, #2
 80047aa:	430a      	orrs	r2, r1
 80047ac:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 80047ae:	2300      	movs	r3, #0
 80047b0:	e006      	b.n	80047c0 <TSL_tim_CheckDelay_ms+0xac>
  }

  enableInterrupts();
 80047b2:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	4b04      	ldr	r3, [pc, #16]	; (80047c8 <TSL_tim_CheckDelay_ms+0xb4>)
 80047b8:	2102      	movs	r1, #2
 80047ba:	430a      	orrs	r2, r1
 80047bc:	601a      	str	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 80047be:	2301      	movs	r3, #1

}
 80047c0:	0018      	movs	r0, r3
 80047c2:	46bd      	mov	sp, r7
 80047c4:	b004      	add	sp, #16
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	e000e010 	.word	0xe000e010
 80047cc:	2000024c 	.word	0x2000024c

080047d0 <TSL_tkey_Init>:
  * @brief  Init parameters with default values from configuration file
  * @param  None
  * @retval None
  */
void TSL_tkey_Init(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  // Thresholds
#if TSLPRM_USE_PROX > 0
  THIS_PROXIN_TH    = TSLPRM_TKEY_PROX_IN_TH;
  THIS_PROXOUT_TH   = TSLPRM_TKEY_PROX_OUT_TH;
#endif
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 80047d4:	4b14      	ldr	r3, [pc, #80]	; (8004828 <TSL_tkey_Init+0x58>)
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2207      	movs	r2, #7
 80047dc:	701a      	strb	r2, [r3, #0]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 80047de:	4b12      	ldr	r3, [pc, #72]	; (8004828 <TSL_tkey_Init+0x58>)
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	2204      	movs	r2, #4
 80047e6:	705a      	strb	r2, [r3, #1]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 80047e8:	4b0f      	ldr	r3, [pc, #60]	; (8004828 <TSL_tkey_Init+0x58>)
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	220a      	movs	r2, #10
 80047f0:	709a      	strb	r2, [r3, #2]

  // Debounce counters
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 80047f2:	4b0d      	ldr	r3, [pc, #52]	; (8004828 <TSL_tkey_Init+0x58>)
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	2203      	movs	r2, #3
 80047fa:	70da      	strb	r2, [r3, #3]
#if TSLPRM_USE_PROX > 0
  THIS_COUNTER_DEB_PROX    = TSLPRM_DEBOUNCE_PROX;
#endif
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 80047fc:	4b0a      	ldr	r3, [pc, #40]	; (8004828 <TSL_tkey_Init+0x58>)
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	711a      	strb	r2, [r3, #4]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8004806:	4b08      	ldr	r3, [pc, #32]	; (8004828 <TSL_tkey_Init+0x58>)
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2202      	movs	r2, #2
 800480e:	715a      	strb	r2, [r3, #5]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8004810:	4b05      	ldr	r3, [pc, #20]	; (8004828 <TSL_tkey_Init+0x58>)
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	2203      	movs	r2, #3
 8004818:	719a      	strb	r2, [r3, #6]

  // Initial state
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 800481a:	2000      	movs	r0, #0
 800481c:	f000 f854 	bl	80048c8 <TSL_tkey_SetStateCalibration>
}
 8004820:	46c0      	nop			; (mov r8, r8)
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	46c0      	nop			; (mov r8, r8)
 8004828:	2000024c 	.word	0x2000024c

0800482c <TSL_tkey_Process>:
  * @brief  Process the State Machine
  * @param  None
  * @retval None
  */
void TSL_tkey_Process(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 8004832:	4b23      	ldr	r3, [pc, #140]	; (80048c0 <TSL_tkey_Process+0x94>)
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	2201      	movs	r2, #1
 800483c:	4013      	ands	r3, r2
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b00      	cmp	r3, #0
 8004842:	d105      	bne.n	8004850 <TSL_tkey_Process+0x24>
 8004844:	4b1e      	ldr	r3, [pc, #120]	; (80048c0 <TSL_tkey_Process+0x94>)
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b13      	cmp	r3, #19
 800484e:	d132      	bne.n	80048b6 <TSL_tkey_Process+0x8a>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 8004850:	4b1b      	ldr	r3, [pc, #108]	; (80048c0 <TSL_tkey_Process+0x94>)
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	781a      	ldrb	r2, [r3, #0]
 8004858:	2101      	movs	r1, #1
 800485a:	438a      	bics	r2, r1
 800485c:	701a      	strb	r2, [r3, #0]

    prev_state_id = THIS_STATEID;
 800485e:	4b18      	ldr	r3, [pc, #96]	; (80048c0 <TSL_tkey_Process+0x94>)
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	1dfb      	adds	r3, r7, #7
 8004866:	7812      	ldrb	r2, [r2, #0]
 8004868:	701a      	strb	r2, [r3, #0]
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
    }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 800486a:	4b15      	ldr	r3, [pc, #84]	; (80048c0 <TSL_tkey_Process+0x94>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	2b11      	cmp	r3, #17
 8004872:	d109      	bne.n	8004888 <TSL_tkey_Process+0x5c>
    {
      // Launch the TSL_Params state function
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
 8004874:	4b13      	ldr	r3, [pc, #76]	; (80048c4 <TSL_tkey_Process+0x98>)
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	4b11      	ldr	r3, [pc, #68]	; (80048c0 <TSL_tkey_Process+0x94>)
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	18d3      	adds	r3, r2, r3
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	4798      	blx	r3
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 8004888:	4b0d      	ldr	r3, [pc, #52]	; (80048c0 <TSL_tkey_Process+0x94>)
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	1dfa      	adds	r2, r7, #7
 8004892:	7812      	ldrb	r2, [r2, #0]
 8004894:	429a      	cmp	r2, r3
 8004896:	d107      	bne.n	80048a8 <TSL_tkey_Process+0x7c>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 8004898:	4b09      	ldr	r3, [pc, #36]	; (80048c0 <TSL_tkey_Process+0x94>)
 800489a:	695b      	ldr	r3, [r3, #20]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	789a      	ldrb	r2, [r3, #2]
 80048a0:	2140      	movs	r1, #64	; 0x40
 80048a2:	438a      	bics	r2, r1
 80048a4:	709a      	strb	r2, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 80048a6:	e006      	b.n	80048b6 <TSL_tkey_Process+0x8a>
      THIS_CHANGE = TSL_STATE_CHANGED;
 80048a8:	4b05      	ldr	r3, [pc, #20]	; (80048c0 <TSL_tkey_Process+0x94>)
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	789a      	ldrb	r2, [r3, #2]
 80048b0:	2140      	movs	r1, #64	; 0x40
 80048b2:	430a      	orrs	r2, r1
 80048b4:	709a      	strb	r2, [r3, #2]
}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	46bd      	mov	sp, r7
 80048ba:	b002      	add	sp, #8
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	46c0      	nop			; (mov r8, r8)
 80048c0:	2000024c 	.word	0x2000024c
 80048c4:	2000001c 	.word	0x2000001c

080048c8 <TSL_tkey_SetStateCalibration>:
  * @brief  Go in Calibration state
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	0002      	movs	r2, r0
 80048d0:	1dfb      	adds	r3, r7, #7
 80048d2:	701a      	strb	r2, [r3, #0]
  THIS_STATEID = TSL_STATEID_CALIB;
 80048d4:	4b1e      	ldr	r3, [pc, #120]	; (8004950 <TSL_tkey_SetStateCalibration+0x88>)
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2200      	movs	r2, #0
 80048dc:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 80048de:	4b1c      	ldr	r3, [pc, #112]	; (8004950 <TSL_tkey_SetStateCalibration+0x88>)
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	789a      	ldrb	r2, [r3, #2]
 80048e6:	2140      	movs	r1, #64	; 0x40
 80048e8:	430a      	orrs	r2, r1
 80048ea:	709a      	strb	r2, [r3, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 80048ec:	4b18      	ldr	r3, [pc, #96]	; (8004950 <TSL_tkey_SetStateCalibration+0x88>)
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	781a      	ldrb	r2, [r3, #0]
 80048f4:	2118      	movs	r1, #24
 80048f6:	430a      	orrs	r2, r1
 80048f8:	701a      	strb	r2, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 80048fa:	4b16      	ldr	r3, [pc, #88]	; (8004954 <TSL_tkey_SetStateCalibration+0x8c>)
 80048fc:	889b      	ldrh	r3, [r3, #4]
 80048fe:	2b04      	cmp	r3, #4
 8004900:	d002      	beq.n	8004908 <TSL_tkey_SetStateCalibration+0x40>
 8004902:	2b10      	cmp	r3, #16
 8004904:	d004      	beq.n	8004910 <TSL_tkey_SetStateCalibration+0x48>
 8004906:	e007      	b.n	8004918 <TSL_tkey_SetStateCalibration+0x50>
  {
    case 4:
      CalibDiv = 2;
 8004908:	4b13      	ldr	r3, [pc, #76]	; (8004958 <TSL_tkey_SetStateCalibration+0x90>)
 800490a:	2202      	movs	r2, #2
 800490c:	801a      	strh	r2, [r3, #0]
      break;
 800490e:	e00a      	b.n	8004926 <TSL_tkey_SetStateCalibration+0x5e>
    case 16:
      CalibDiv = 4;
 8004910:	4b11      	ldr	r3, [pc, #68]	; (8004958 <TSL_tkey_SetStateCalibration+0x90>)
 8004912:	2204      	movs	r2, #4
 8004914:	801a      	strh	r2, [r3, #0]
      break;
 8004916:	e006      	b.n	8004926 <TSL_tkey_SetStateCalibration+0x5e>
    default:
      TSL_Params.NbCalibSamples =  8;
 8004918:	4b0e      	ldr	r3, [pc, #56]	; (8004954 <TSL_tkey_SetStateCalibration+0x8c>)
 800491a:	2208      	movs	r2, #8
 800491c:	809a      	strh	r2, [r3, #4]
      CalibDiv = 3;
 800491e:	4b0e      	ldr	r3, [pc, #56]	; (8004958 <TSL_tkey_SetStateCalibration+0x90>)
 8004920:	2203      	movs	r2, #3
 8004922:	801a      	strh	r2, [r3, #0]
      break;
 8004924:	46c0      	nop			; (mov r8, r8)
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 8004926:	4b0b      	ldr	r3, [pc, #44]	; (8004954 <TSL_tkey_SetStateCalibration+0x8c>)
 8004928:	889b      	ldrh	r3, [r3, #4]
 800492a:	b2d9      	uxtb	r1, r3
 800492c:	4b08      	ldr	r3, [pc, #32]	; (8004950 <TSL_tkey_SetStateCalibration+0x88>)
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	1dfa      	adds	r2, r7, #7
 8004934:	7812      	ldrb	r2, [r2, #0]
 8004936:	188a      	adds	r2, r1, r2
 8004938:	b2d2      	uxtb	r2, r2
 800493a:	705a      	strb	r2, [r3, #1]
  THIS_REF = 0;
 800493c:	4b04      	ldr	r3, [pc, #16]	; (8004950 <TSL_tkey_SetStateCalibration+0x88>)
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	2200      	movs	r2, #0
 8004944:	809a      	strh	r2, [r3, #4]
}
 8004946:	46c0      	nop			; (mov r8, r8)
 8004948:	46bd      	mov	sp, r7
 800494a:	b002      	add	sp, #8
 800494c:	bd80      	pop	{r7, pc}
 800494e:	46c0      	nop			; (mov r8, r8)
 8004950:	2000024c 	.word	0x2000024c
 8004954:	2000001c 	.word	0x2000001c
 8004958:	20000236 	.word	0x20000236

0800495c <TSL_tkey_GetStateMask>:
  * @brief  Return the current state mask
  * @param  None
  * @retval State mask
  */
TSL_StateMask_enum_T TSL_tkey_GetStateMask(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8004962:	1dfb      	adds	r3, r7, #7
 8004964:	2200      	movs	r2, #0
 8004966:	701a      	strb	r2, [r3, #0]
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
  }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8004968:	4b0a      	ldr	r3, [pc, #40]	; (8004994 <TSL_tkey_GetStateMask+0x38>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	2b11      	cmp	r3, #17
 8004970:	d10a      	bne.n	8004988 <TSL_tkey_GetStateMask+0x2c>
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
 8004972:	4b09      	ldr	r3, [pc, #36]	; (8004998 <TSL_tkey_GetStateMask+0x3c>)
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	4b07      	ldr	r3, [pc, #28]	; (8004994 <TSL_tkey_GetStateMask+0x38>)
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	00db      	lsls	r3, r3, #3
 8004980:	18d2      	adds	r2, r2, r3
 8004982:	1dfb      	adds	r3, r7, #7
 8004984:	7812      	ldrb	r2, [r2, #0]
 8004986:	701a      	strb	r2, [r3, #0]
  }
#endif

  return state_mask;
 8004988:	1dfb      	adds	r3, r7, #7
 800498a:	781b      	ldrb	r3, [r3, #0]
}
 800498c:	0018      	movs	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	b002      	add	sp, #8
 8004992:	bd80      	pop	{r7, pc}
 8004994:	2000024c 	.word	0x2000024c
 8004998:	2000001c 	.word	0x2000001c

0800499c <TSL_tkey_DebReleaseDetectStateProcess>:
  * @brief  Debounce Release processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80049a0:	4b1e      	ldr	r3, [pc, #120]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	075b      	lsls	r3, r3, #29
 80049aa:	0f9b      	lsrs	r3, r3, #30
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	001a      	movs	r2, r3
 80049b0:	2302      	movs	r3, #2
 80049b2:	4013      	ands	r3, r2
 80049b4:	d005      	beq.n	80049c2 <TSL_tkey_DebReleaseDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT; // Go back to the previous state
 80049b6:	4b19      	ldr	r3, [pc, #100]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	220a      	movs	r2, #10
 80049be:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 80049c0:	e029      	b.n	8004a16 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 80049c2:	4b16      	ldr	r3, [pc, #88]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2208      	movs	r2, #8
 80049ca:	5e9b      	ldrsh	r3, [r3, r2]
 80049cc:	001a      	movs	r2, r3
 80049ce:	4b13      	ldr	r3, [pc, #76]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	785b      	ldrb	r3, [r3, #1]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	dd05      	ble.n	80049e6 <TSL_tkey_DebReleaseDetectStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_DETECT;
 80049da:	4b10      	ldr	r3, [pc, #64]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	220a      	movs	r2, #10
 80049e2:	701a      	strb	r2, [r3, #0]
}
 80049e4:	e017      	b.n	8004a16 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80049e6:	4b0d      	ldr	r3, [pc, #52]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	785b      	ldrb	r3, [r3, #1]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d006      	beq.n	8004a00 <TSL_tkey_DebReleaseDetectStateProcess+0x64>
 80049f2:	4b0a      	ldr	r3, [pc, #40]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	785a      	ldrb	r2, [r3, #1]
 80049fa:	3a01      	subs	r2, #1
 80049fc:	b2d2      	uxtb	r2, r2
 80049fe:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8004a00:	4b06      	ldr	r3, [pc, #24]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8004a02:	695b      	ldr	r3, [r3, #20]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	785b      	ldrb	r3, [r3, #1]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d104      	bne.n	8004a16 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004a0c:	4b03      	ldr	r3, [pc, #12]	; (8004a1c <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2202      	movs	r2, #2
 8004a14:	701a      	strb	r2, [r3, #0]
}
 8004a16:	46c0      	nop			; (mov r8, r8)
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	2000024c 	.word	0x2000024c

08004a20 <TSL_tkey_DebReleaseTouchStateProcess>:
  * Same as Debounce Release Detect processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004a24:	4b1e      	ldr	r3, [pc, #120]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	075b      	lsls	r3, r3, #29
 8004a2e:	0f9b      	lsrs	r3, r3, #30
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	001a      	movs	r2, r3
 8004a34:	2302      	movs	r3, #2
 8004a36:	4013      	ands	r3, r2
 8004a38:	d005      	beq.n	8004a46 <TSL_tkey_DebReleaseTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH; // Go back to the previous state
 8004a3a:	4b19      	ldr	r3, [pc, #100]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	220c      	movs	r2, #12
 8004a42:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 8004a44:	e029      	b.n	8004a9a <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004a46:	4b16      	ldr	r3, [pc, #88]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	2208      	movs	r2, #8
 8004a4e:	5e9b      	ldrsh	r3, [r3, r2]
 8004a50:	001a      	movs	r2, r3
 8004a52:	4b13      	ldr	r3, [pc, #76]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	785b      	ldrb	r3, [r3, #1]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	dd05      	ble.n	8004a6a <TSL_tkey_DebReleaseTouchStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_TOUCH;
 8004a5e:	4b10      	ldr	r3, [pc, #64]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	220c      	movs	r2, #12
 8004a66:	701a      	strb	r2, [r3, #0]
}
 8004a68:	e017      	b.n	8004a9a <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	785b      	ldrb	r3, [r3, #1]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d006      	beq.n	8004a84 <TSL_tkey_DebReleaseTouchStateProcess+0x64>
 8004a76:	4b0a      	ldr	r3, [pc, #40]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	785a      	ldrb	r2, [r3, #1]
 8004a7e:	3a01      	subs	r2, #1
 8004a80:	b2d2      	uxtb	r2, r2
 8004a82:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8004a84:	4b06      	ldr	r3, [pc, #24]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d104      	bne.n	8004a9a <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004a90:	4b03      	ldr	r3, [pc, #12]	; (8004aa0 <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2202      	movs	r2, #2
 8004a98:	701a      	strb	r2, [r3, #0]
}
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	2000024c 	.word	0x2000024c

08004aa4 <TSL_tkey_ReleaseStateProcess>:
  * @brief  Release state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004aa8:	4b38      	ldr	r3, [pc, #224]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004aaa:	695b      	ldr	r3, [r3, #20]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	075b      	lsls	r3, r3, #29
 8004ab2:	0f9b      	lsrs	r3, r3, #30
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	001a      	movs	r2, r3
 8004ab8:	2302      	movs	r3, #2
 8004aba:	4013      	ands	r3, r2
 8004abc:	d019      	beq.n	8004af2 <TSL_tkey_ReleaseStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004abe:	4b33      	ldr	r3, [pc, #204]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	685a      	ldr	r2, [r3, #4]
 8004ac4:	4b31      	ldr	r3, [pc, #196]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	7992      	ldrb	r2, [r2, #6]
 8004acc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004ace:	4b2f      	ldr	r3, [pc, #188]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	785b      	ldrb	r3, [r3, #1]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d105      	bne.n	8004ae6 <TSL_tkey_ReleaseStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004ada:	4b2c      	ldr	r3, [pc, #176]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	220d      	movs	r2, #13
 8004ae2:	701a      	strb	r2, [r3, #0]
 8004ae4:	e04f      	b.n	8004b86 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 8004ae6:	4b29      	ldr	r3, [pc, #164]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	220f      	movs	r2, #15
 8004aee:	701a      	strb	r2, [r3, #0]
 8004af0:	e049      	b.n	8004b86 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8004af2:	4b26      	ldr	r3, [pc, #152]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	2208      	movs	r2, #8
 8004afa:	5e9b      	ldrsh	r3, [r3, r2]
 8004afc:	001a      	movs	r2, r3
 8004afe:	4b23      	ldr	r3, [pc, #140]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	db19      	blt.n	8004b3e <TSL_tkey_ReleaseStateProcess+0x9a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8004b0a:	4b20      	ldr	r3, [pc, #128]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	4b1e      	ldr	r3, [pc, #120]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b12:	695b      	ldr	r3, [r3, #20]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	7912      	ldrb	r2, [r2, #4]
 8004b18:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8004b1a:	4b1c      	ldr	r3, [pc, #112]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	785b      	ldrb	r3, [r3, #1]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d105      	bne.n	8004b32 <TSL_tkey_ReleaseStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8004b26:	4b19      	ldr	r3, [pc, #100]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	220a      	movs	r2, #10
 8004b2e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8004b30:	e029      	b.n	8004b86 <TSL_tkey_ReleaseStateProcess+0xe2>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8004b32:	4b16      	ldr	r3, [pc, #88]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	220b      	movs	r2, #11
 8004b3a:	701a      	strb	r2, [r3, #0]
      return;
 8004b3c:	e023      	b.n	8004b86 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
#endif

    // Check delta for re-calibration
    // Warning: the threshold value is inverted in the macro
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8004b3e:	4b13      	ldr	r3, [pc, #76]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	2208      	movs	r2, #8
 8004b46:	5e9b      	ldrsh	r3, [r3, r2]
 8004b48:	001a      	movs	r2, r3
 8004b4a:	4b10      	ldr	r3, [pc, #64]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	789b      	ldrb	r3, [r3, #2]
 8004b52:	425b      	negs	r3, r3
 8004b54:	429a      	cmp	r2, r3
 8004b56:	dc16      	bgt.n	8004b86 <TSL_tkey_ReleaseStateProcess+0xe2>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8004b58:	4b0c      	ldr	r3, [pc, #48]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	4b0b      	ldr	r3, [pc, #44]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	78d2      	ldrb	r2, [r2, #3]
 8004b66:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8004b68:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b6a:	695b      	ldr	r3, [r3, #20]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	785b      	ldrb	r3, [r3, #1]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d103      	bne.n	8004b7c <TSL_tkey_ReleaseStateProcess+0xd8>
      {
        TSL_tkey_SetStateCalibration(0);
 8004b74:	2000      	movs	r0, #0
 8004b76:	f7ff fea7 	bl	80048c8 <TSL_tkey_SetStateCalibration>
 8004b7a:	e004      	b.n	8004b86 <TSL_tkey_ReleaseStateProcess+0xe2>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8004b7c:	4b03      	ldr	r3, [pc, #12]	; (8004b8c <TSL_tkey_ReleaseStateProcess+0xe8>)
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2201      	movs	r2, #1
 8004b84:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	46c0      	nop			; (mov r8, r8)
 8004b8c:	2000024c 	.word	0x2000024c

08004b90 <TSL_tkey_DebCalibrationStateProcess>:
  * @brief  Debounce Calibration processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004b94:	4b1e      	ldr	r3, [pc, #120]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	075b      	lsls	r3, r3, #29
 8004b9e:	0f9b      	lsrs	r3, r3, #30
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	001a      	movs	r2, r3
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d005      	beq.n	8004bb6 <TSL_tkey_DebCalibrationStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE; // Go back to the previous state
 8004baa:	4b19      	ldr	r3, [pc, #100]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2202      	movs	r2, #2
 8004bb2:	701a      	strb	r2, [r3, #0]
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
  }
}
 8004bb4:	e028      	b.n	8004c08 <TSL_tkey_DebCalibrationStateProcess+0x78>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8004bb6:	4b16      	ldr	r3, [pc, #88]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2208      	movs	r2, #8
 8004bbe:	5e9b      	ldrsh	r3, [r3, r2]
 8004bc0:	001a      	movs	r2, r3
 8004bc2:	4b13      	ldr	r3, [pc, #76]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	789b      	ldrb	r3, [r3, #2]
 8004bca:	425b      	negs	r3, r3
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	dc16      	bgt.n	8004bfe <TSL_tkey_DebCalibrationStateProcess+0x6e>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004bd0:	4b0f      	ldr	r3, [pc, #60]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	785b      	ldrb	r3, [r3, #1]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d006      	beq.n	8004bea <TSL_tkey_DebCalibrationStateProcess+0x5a>
 8004bdc:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004bde:	695b      	ldr	r3, [r3, #20]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	785a      	ldrb	r2, [r3, #1]
 8004be4:	3a01      	subs	r2, #1
 8004be6:	b2d2      	uxtb	r2, r2
 8004be8:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8004bea:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	785b      	ldrb	r3, [r3, #1]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d108      	bne.n	8004c08 <TSL_tkey_DebCalibrationStateProcess+0x78>
        TSL_tkey_SetStateCalibration(0);
 8004bf6:	2000      	movs	r0, #0
 8004bf8:	f7ff fe66 	bl	80048c8 <TSL_tkey_SetStateCalibration>
}
 8004bfc:	e004      	b.n	8004c08 <TSL_tkey_DebCalibrationStateProcess+0x78>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004bfe:	4b04      	ldr	r3, [pc, #16]	; (8004c10 <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2202      	movs	r2, #2
 8004c06:	701a      	strb	r2, [r3, #0]
}
 8004c08:	46c0      	nop			; (mov r8, r8)
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	46c0      	nop			; (mov r8, r8)
 8004c10:	2000024c 	.word	0x2000024c

08004c14 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004c1a:	4b4e      	ldr	r3, [pc, #312]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	075b      	lsls	r3, r3, #29
 8004c24:	0f9b      	lsrs	r3, r3, #30
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	001a      	movs	r2, r3
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	d019      	beq.n	8004c64 <TSL_tkey_CalibrationStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004c30:	4b48      	ldr	r3, [pc, #288]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	4b47      	ldr	r3, [pc, #284]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	7992      	ldrb	r2, [r2, #6]
 8004c3e:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004c40:	4b44      	ldr	r3, [pc, #272]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	785b      	ldrb	r3, [r3, #1]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d105      	bne.n	8004c58 <TSL_tkey_CalibrationStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004c4c:	4b41      	ldr	r3, [pc, #260]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	220d      	movs	r2, #13
 8004c54:	701a      	strb	r2, [r3, #0]
 8004c56:	e07a      	b.n	8004d4e <TSL_tkey_CalibrationStateProcess+0x13a>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8004c58:	4b3e      	ldr	r3, [pc, #248]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	220e      	movs	r2, #14
 8004c60:	701a      	strb	r2, [r3, #0]
 8004c62:	e074      	b.n	8004d4e <TSL_tkey_CalibrationStateProcess+0x13a>
  else // Acquisition is OK or has NOISE
  {

    // Get the new measure or Calculate it
#if TSLPRM_USE_MEAS > 0
    new_meas = THIS_MEAS;
 8004c64:	4b3b      	ldr	r3, [pc, #236]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	1dbb      	adds	r3, r7, #6
 8004c6c:	8952      	ldrh	r2, [r2, #10]
 8004c6e:	801a      	strh	r2, [r3, #0]
#else // Calculate it
    new_meas = TSL_acq_ComputeMeas(THIS_REF, THIS_DELTA);
#endif

    // Verify the first Reference value
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8004c70:	4b38      	ldr	r3, [pc, #224]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	785a      	ldrb	r2, [r3, #1]
 8004c78:	4b37      	ldr	r3, [pc, #220]	; (8004d58 <TSL_tkey_CalibrationStateProcess+0x144>)
 8004c7a:	889b      	ldrh	r3, [r3, #4]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d117      	bne.n	8004cb2 <TSL_tkey_CalibrationStateProcess+0x9e>
    {
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8004c82:	4b34      	ldr	r3, [pc, #208]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	1dbb      	adds	r3, r7, #6
 8004c8a:	881b      	ldrh	r3, [r3, #0]
 8004c8c:	0019      	movs	r1, r3
 8004c8e:	0010      	movs	r0, r2
 8004c90:	f7ff fa25 	bl	80040de <TSL_acq_TestFirstReferenceIsValid>
 8004c94:	1e03      	subs	r3, r0, #0
 8004c96:	d006      	beq.n	8004ca6 <TSL_tkey_CalibrationStateProcess+0x92>
      {
        THIS_REF = new_meas;
 8004c98:	4b2e      	ldr	r3, [pc, #184]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	1dba      	adds	r2, r7, #6
 8004ca0:	8812      	ldrh	r2, [r2, #0]
 8004ca2:	809a      	strh	r2, [r3, #4]
 8004ca4:	e024      	b.n	8004cf0 <TSL_tkey_CalibrationStateProcess+0xdc>
      }
      else
      {
        THIS_REF = 0;
 8004ca6:	4b2b      	ldr	r3, [pc, #172]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	2200      	movs	r2, #0
 8004cae:	809a      	strh	r2, [r3, #4]
        return;
 8004cb0:	e04d      	b.n	8004d4e <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }
    else
    {
      // Add the measure in temporary Reference
      THIS_REF += new_meas;
 8004cb2:	4b28      	ldr	r3, [pc, #160]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	8899      	ldrh	r1, [r3, #4]
 8004cba:	4b26      	ldr	r3, [pc, #152]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	1dba      	adds	r2, r7, #6
 8004cc2:	8812      	ldrh	r2, [r2, #0]
 8004cc4:	188a      	adds	r2, r1, r2
 8004cc6:	b292      	uxth	r2, r2
 8004cc8:	809a      	strh	r2, [r3, #4]

      // Check reference overflow
      if (THIS_REF < new_meas)
 8004cca:	4b22      	ldr	r3, [pc, #136]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	889b      	ldrh	r3, [r3, #4]
 8004cd2:	1dba      	adds	r2, r7, #6
 8004cd4:	8812      	ldrh	r2, [r2, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d90a      	bls.n	8004cf0 <TSL_tkey_CalibrationStateProcess+0xdc>
      {
        THIS_REF = 0; // Suppress the bad reference
 8004cda:	4b1e      	ldr	r3, [pc, #120]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	809a      	strh	r2, [r3, #4]
        THIS_STATEID = TSL_STATEID_ERROR;
 8004ce4:	4b1b      	ldr	r3, [pc, #108]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	220d      	movs	r2, #13
 8004cec:	701a      	strb	r2, [r3, #0]
        return;
 8004cee:	e02e      	b.n	8004d4e <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }

    // Check that we have all the needed measurements
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004cf0:	4b18      	ldr	r3, [pc, #96]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	785b      	ldrb	r3, [r3, #1]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d006      	beq.n	8004d0a <TSL_tkey_CalibrationStateProcess+0xf6>
 8004cfc:	4b15      	ldr	r3, [pc, #84]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	785a      	ldrb	r2, [r3, #1]
 8004d04:	3a01      	subs	r2, #1
 8004d06:	b2d2      	uxtb	r2, r2
 8004d08:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004d0a:	4b12      	ldr	r3, [pc, #72]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	785b      	ldrb	r3, [r3, #1]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d11b      	bne.n	8004d4e <TSL_tkey_CalibrationStateProcess+0x13a>
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
 8004d16:	4b0f      	ldr	r3, [pc, #60]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	889b      	ldrh	r3, [r3, #4]
 8004d1e:	001a      	movs	r2, r3
 8004d20:	4b0e      	ldr	r3, [pc, #56]	; (8004d5c <TSL_tkey_CalibrationStateProcess+0x148>)
 8004d22:	881b      	ldrh	r3, [r3, #0]
 8004d24:	411a      	asrs	r2, r3
 8004d26:	4b0b      	ldr	r3, [pc, #44]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	b292      	uxth	r2, r2
 8004d2e:	809a      	strh	r2, [r3, #4]
      THIS_REFREST = 0;
 8004d30:	4b08      	ldr	r3, [pc, #32]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	2200      	movs	r2, #0
 8004d38:	719a      	strb	r2, [r3, #6]
      THIS_DELTA = 0;
 8004d3a:	4b06      	ldr	r3, [pc, #24]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2200      	movs	r2, #0
 8004d42:	811a      	strh	r2, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004d44:	4b03      	ldr	r3, [pc, #12]	; (8004d54 <TSL_tkey_CalibrationStateProcess+0x140>)
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2202      	movs	r2, #2
 8004d4c:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	b002      	add	sp, #8
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	2000024c 	.word	0x2000024c
 8004d58:	2000001c 	.word	0x2000001c
 8004d5c:	20000236 	.word	0x20000236

08004d60 <TSL_tkey_DebDetectStateProcess>:
  * @brief  Debounce Detect processing (previous state = Release or Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004d64:	4b1e      	ldr	r3, [pc, #120]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	075b      	lsls	r3, r3, #29
 8004d6e:	0f9b      	lsrs	r3, r3, #30
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	001a      	movs	r2, r3
 8004d74:	2302      	movs	r3, #2
 8004d76:	4013      	ands	r3, r2
 8004d78:	d005      	beq.n	8004d86 <TSL_tkey_DebDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 8004d7a:	4b19      	ldr	r3, [pc, #100]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2202      	movs	r2, #2
 8004d82:	701a      	strb	r2, [r3, #0]
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
#endif
    }
  }
}
 8004d84:	e029      	b.n	8004dda <TSL_tkey_DebDetectStateProcess+0x7a>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8004d86:	4b16      	ldr	r3, [pc, #88]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	2208      	movs	r2, #8
 8004d8e:	5e9b      	ldrsh	r3, [r3, r2]
 8004d90:	001a      	movs	r2, r3
 8004d92:	4b13      	ldr	r3, [pc, #76]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	db18      	blt.n	8004dd0 <TSL_tkey_DebDetectStateProcess+0x70>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004d9e:	4b10      	ldr	r3, [pc, #64]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	785b      	ldrb	r3, [r3, #1]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d006      	beq.n	8004db8 <TSL_tkey_DebDetectStateProcess+0x58>
 8004daa:	4b0d      	ldr	r3, [pc, #52]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	785a      	ldrb	r2, [r3, #1]
 8004db2:	3a01      	subs	r2, #1
 8004db4:	b2d2      	uxtb	r2, r2
 8004db6:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8004db8:	4b09      	ldr	r3, [pc, #36]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	785b      	ldrb	r3, [r3, #1]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <TSL_tkey_DebDetectStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_DETECT;
 8004dc4:	4b06      	ldr	r3, [pc, #24]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	220a      	movs	r2, #10
 8004dcc:	701a      	strb	r2, [r3, #0]
}
 8004dce:	e004      	b.n	8004dda <TSL_tkey_DebDetectStateProcess+0x7a>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004dd0:	4b03      	ldr	r3, [pc, #12]	; (8004de0 <TSL_tkey_DebDetectStateProcess+0x80>)
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	701a      	strb	r2, [r3, #0]
}
 8004dda:	46c0      	nop			; (mov r8, r8)
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	2000024c 	.word	0x2000024c

08004de4 <TSL_tkey_DetectStateProcess>:
  * @brief  Detect state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DetectStateProcess(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004de8:	4b26      	ldr	r3, [pc, #152]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	075b      	lsls	r3, r3, #29
 8004df2:	0f9b      	lsrs	r3, r3, #30
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	001a      	movs	r2, r3
 8004df8:	2302      	movs	r3, #2
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	d019      	beq.n	8004e32 <TSL_tkey_DetectStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004dfe:	4b21      	ldr	r3, [pc, #132]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	4b1f      	ldr	r3, [pc, #124]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	7992      	ldrb	r2, [r2, #6]
 8004e0c:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004e0e:	4b1d      	ldr	r3, [pc, #116]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	785b      	ldrb	r3, [r3, #1]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d105      	bne.n	8004e26 <TSL_tkey_DetectStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004e1a:	4b1a      	ldr	r3, [pc, #104]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	220d      	movs	r2, #13
 8004e22:	701a      	strb	r2, [r3, #0]
 8004e24:	e02c      	b.n	8004e80 <TSL_tkey_DetectStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8004e26:	4b17      	ldr	r3, [pc, #92]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2211      	movs	r2, #17
 8004e2e:	701a      	strb	r2, [r3, #0]
 8004e30:	e026      	b.n	8004e80 <TSL_tkey_DetectStateProcess+0x9c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004e32:	4b14      	ldr	r3, [pc, #80]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	2208      	movs	r2, #8
 8004e3a:	5e9b      	ldrsh	r3, [r3, r2]
 8004e3c:	001a      	movs	r2, r3
 8004e3e:	4b11      	ldr	r3, [pc, #68]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	785b      	ldrb	r3, [r3, #1]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	dc19      	bgt.n	8004e7e <TSL_tkey_DetectStateProcess+0x9a>
      }
      return;
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004e4a:	4b0e      	ldr	r3, [pc, #56]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	4b0c      	ldr	r3, [pc, #48]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	7952      	ldrb	r2, [r2, #5]
 8004e58:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004e5a:	4b0a      	ldr	r3, [pc, #40]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	785b      	ldrb	r3, [r3, #1]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d105      	bne.n	8004e72 <TSL_tkey_DetectStateProcess+0x8e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004e66:	4b07      	ldr	r3, [pc, #28]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2202      	movs	r2, #2
 8004e6e:	701a      	strb	r2, [r3, #0]
 8004e70:	e006      	b.n	8004e80 <TSL_tkey_DetectStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8004e72:	4b04      	ldr	r3, [pc, #16]	; (8004e84 <TSL_tkey_DetectStateProcess+0xa0>)
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2204      	movs	r2, #4
 8004e7a:	701a      	strb	r2, [r3, #0]
 8004e7c:	e000      	b.n	8004e80 <TSL_tkey_DetectStateProcess+0x9c>
      return; // Normal operation, stay in Detect state
 8004e7e:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	2000024c 	.word	0x2000024c

08004e88 <TSL_tkey_TouchStateProcess>:
  * Same as Detect state
  * @param  None
  * @retval None
  */
void TSL_tkey_TouchStateProcess(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004e8c:	4b26      	ldr	r3, [pc, #152]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	075b      	lsls	r3, r3, #29
 8004e96:	0f9b      	lsrs	r3, r3, #30
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	001a      	movs	r2, r3
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d019      	beq.n	8004ed6 <TSL_tkey_TouchStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004ea2:	4b21      	ldr	r3, [pc, #132]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	4b1f      	ldr	r3, [pc, #124]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004eaa:	695b      	ldr	r3, [r3, #20]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	7992      	ldrb	r2, [r2, #6]
 8004eb0:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004eb2:	4b1d      	ldr	r3, [pc, #116]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	785b      	ldrb	r3, [r3, #1]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d105      	bne.n	8004eca <TSL_tkey_TouchStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004ebe:	4b1a      	ldr	r3, [pc, #104]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	220d      	movs	r2, #13
 8004ec6:	701a      	strb	r2, [r3, #0]
 8004ec8:	e02c      	b.n	8004f24 <TSL_tkey_TouchStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8004eca:	4b17      	ldr	r3, [pc, #92]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2212      	movs	r2, #18
 8004ed2:	701a      	strb	r2, [r3, #0]
 8004ed4:	e026      	b.n	8004f24 <TSL_tkey_TouchStateProcess+0x9c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004ed6:	4b14      	ldr	r3, [pc, #80]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	2208      	movs	r2, #8
 8004ede:	5e9b      	ldrsh	r3, [r3, r2]
 8004ee0:	001a      	movs	r2, r3
 8004ee2:	4b11      	ldr	r3, [pc, #68]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	785b      	ldrb	r3, [r3, #1]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	dc19      	bgt.n	8004f22 <TSL_tkey_TouchStateProcess+0x9a>
      }
      return;
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004eee:	4b0e      	ldr	r3, [pc, #56]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	685a      	ldr	r2, [r3, #4]
 8004ef4:	4b0c      	ldr	r3, [pc, #48]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	7952      	ldrb	r2, [r2, #5]
 8004efc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004efe:	4b0a      	ldr	r3, [pc, #40]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	785b      	ldrb	r3, [r3, #1]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d105      	bne.n	8004f16 <TSL_tkey_TouchStateProcess+0x8e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004f0a:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2202      	movs	r2, #2
 8004f12:	701a      	strb	r2, [r3, #0]
 8004f14:	e006      	b.n	8004f24 <TSL_tkey_TouchStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8004f16:	4b04      	ldr	r3, [pc, #16]	; (8004f28 <TSL_tkey_TouchStateProcess+0xa0>)
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2205      	movs	r2, #5
 8004f1e:	701a      	strb	r2, [r3, #0]
 8004f20:	e000      	b.n	8004f24 <TSL_tkey_TouchStateProcess+0x9c>
      return; // Normal operation, stay in Touch state
 8004f22:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	2000024c 	.word	0x2000024c

08004f2c <TSL_tkey_DebErrorStateProcess>:
  * @brief  Debounce error state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebErrorStateProcess(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004f32:	4b30      	ldr	r3, [pc, #192]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	075b      	lsls	r3, r3, #29
 8004f3c:	0f9b      	lsrs	r3, r3, #30
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	001a      	movs	r2, r3
 8004f42:	2302      	movs	r3, #2
 8004f44:	4013      	ands	r3, r2
 8004f46:	d018      	beq.n	8004f7a <TSL_tkey_DebErrorStateProcess+0x4e>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004f48:	4b2a      	ldr	r3, [pc, #168]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	785b      	ldrb	r3, [r3, #1]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d006      	beq.n	8004f62 <TSL_tkey_DebErrorStateProcess+0x36>
 8004f54:	4b27      	ldr	r3, [pc, #156]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	785a      	ldrb	r2, [r3, #1]
 8004f5c:	3a01      	subs	r2, #1
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004f62:	4b24      	ldr	r3, [pc, #144]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	785b      	ldrb	r3, [r3, #1]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d13d      	bne.n	8004fea <TSL_tkey_DebErrorStateProcess+0xbe>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004f6e:	4b21      	ldr	r3, [pc, #132]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	220d      	movs	r2, #13
 8004f76:	701a      	strb	r2, [r3, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 8004f78:	e037      	b.n	8004fea <TSL_tkey_DebErrorStateProcess+0xbe>
    mask = TSL_tkey_GetStateMask();
 8004f7a:	f7ff fcef 	bl	800495c <TSL_tkey_GetStateMask>
 8004f7e:	0003      	movs	r3, r0
 8004f80:	001a      	movs	r2, r3
 8004f82:	1dfb      	adds	r3, r7, #7
 8004f84:	701a      	strb	r2, [r3, #0]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8004f86:	1dfb      	adds	r3, r7, #7
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	225f      	movs	r2, #95	; 0x5f
 8004f8e:	4013      	ands	r3, r2
 8004f90:	b2da      	uxtb	r2, r3
 8004f92:	1dfb      	adds	r3, r7, #7
 8004f94:	701a      	strb	r2, [r3, #0]
    switch (mask)
 8004f96:	1dfb      	adds	r3, r7, #7
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d00e      	beq.n	8004fbe <TSL_tkey_DebErrorStateProcess+0x92>
 8004fa0:	dc02      	bgt.n	8004fa8 <TSL_tkey_DebErrorStateProcess+0x7c>
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d005      	beq.n	8004fb2 <TSL_tkey_DebErrorStateProcess+0x86>
 8004fa6:	e01c      	b.n	8004fe2 <TSL_tkey_DebErrorStateProcess+0xb6>
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d00e      	beq.n	8004fca <TSL_tkey_DebErrorStateProcess+0x9e>
 8004fac:	2b08      	cmp	r3, #8
 8004fae:	d012      	beq.n	8004fd6 <TSL_tkey_DebErrorStateProcess+0xaa>
 8004fb0:	e017      	b.n	8004fe2 <TSL_tkey_DebErrorStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004fb2:	4b10      	ldr	r3, [pc, #64]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2202      	movs	r2, #2
 8004fba:	701a      	strb	r2, [r3, #0]
        break;
 8004fbc:	e015      	b.n	8004fea <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_PROX;
 8004fbe:	4b0d      	ldr	r3, [pc, #52]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2206      	movs	r2, #6
 8004fc6:	701a      	strb	r2, [r3, #0]
        break;
 8004fc8:	e00f      	b.n	8004fea <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_DETECT;
 8004fca:	4b0a      	ldr	r3, [pc, #40]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	220a      	movs	r2, #10
 8004fd2:	701a      	strb	r2, [r3, #0]
        break;
 8004fd4:	e009      	b.n	8004fea <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8004fd6:	4b07      	ldr	r3, [pc, #28]	; (8004ff4 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8004fd8:	695b      	ldr	r3, [r3, #20]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	220c      	movs	r2, #12
 8004fde:	701a      	strb	r2, [r3, #0]
        break;
 8004fe0:	e003      	b.n	8004fea <TSL_tkey_DebErrorStateProcess+0xbe>
        TSL_tkey_SetStateCalibration(0);
 8004fe2:	2000      	movs	r0, #0
 8004fe4:	f7ff fc70 	bl	80048c8 <TSL_tkey_SetStateCalibration>
        break;
 8004fe8:	46c0      	nop			; (mov r8, r8)
}
 8004fea:	46c0      	nop			; (mov r8, r8)
 8004fec:	46bd      	mov	sp, r7
 8004fee:	b002      	add	sp, #8
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	2000024c 	.word	0x2000024c

08004ff8 <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
/***************************************/
   /**
  */

  tsl_user_Init();
 8004ffc:	f000 f804 	bl	8005008 <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8005000:	46c0      	nop			; (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	af00      	add	r7, sp, #0
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 800500c:	4b06      	ldr	r3, [pc, #24]	; (8005028 <tsl_user_Init+0x20>)
 800500e:	0018      	movs	r0, r3
 8005010:	f7ff fa84 	bl	800451c <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 8005014:	4b05      	ldr	r3, [pc, #20]	; (800502c <tsl_user_Init+0x24>)
 8005016:	0018      	movs	r0, r3
 8005018:	f7fe fd98 	bl	8003b4c <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
 800501c:	f000 f870 	bl	8005100 <tsl_user_SetThresholds>
}
 8005020:	46c0      	nop			; (mov r8, r8)
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	46c0      	nop			; (mov r8, r8)
 8005028:	2000000c 	.word	0x2000000c
 800502c:	080052dc 	.word	0x080052dc

08005030 <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;
 8005036:	1dfb      	adds	r3, r7, #7
 8005038:	2200      	movs	r2, #0
 800503a:	701a      	strb	r2, [r3, #0]

  /* Configure and start bank acquisition */
  if (!config_done)
 800503c:	4b2c      	ldr	r3, [pc, #176]	; (80050f0 <tsl_user_Exec+0xc0>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <tsl_user_Exec+0x2a>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
    TSL_acq_BankConfig(idx_bank);
 8005044:	4b2b      	ldr	r3, [pc, #172]	; (80050f4 <tsl_user_Exec+0xc4>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	b2db      	uxtb	r3, r3
 800504a:	0018      	movs	r0, r3
 800504c:	f7fe ff40 	bl	8003ed0 <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 8005050:	f7fe ffaa 	bl	8003fa8 <TSL_acq_BankStartAcq>
    config_done = 1;
 8005054:	4b26      	ldr	r3, [pc, #152]	; (80050f0 <tsl_user_Exec+0xc0>)
 8005056:	2201      	movs	r2, #1
 8005058:	601a      	str	r2, [r3, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 800505a:	f7fe ffc5 	bl	8003fe8 <TSL_acq_BankWaitEOC>
 800505e:	1e03      	subs	r3, r0, #0
 8005060:	d10f      	bne.n	8005082 <tsl_user_Exec+0x52>
  {
/* USER CODE BEGIN end of acquisition start*/

/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 8005062:	4b24      	ldr	r3, [pc, #144]	; (80050f4 <tsl_user_Exec+0xc4>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2200      	movs	r2, #0
 800506a:	2100      	movs	r1, #0
 800506c:	0018      	movs	r0, r3
 800506e:	f7fe fd9b 	bl	8003ba8 <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 8005072:	4b20      	ldr	r3, [pc, #128]	; (80050f4 <tsl_user_Exec+0xc4>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	4b1e      	ldr	r3, [pc, #120]	; (80050f4 <tsl_user_Exec+0xc4>)
 800507a:	601a      	str	r2, [r3, #0]
    config_done = 0;
 800507c:	4b1c      	ldr	r3, [pc, #112]	; (80050f0 <tsl_user_Exec+0xc0>)
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 8005082:	4b1c      	ldr	r3, [pc, #112]	; (80050f4 <tsl_user_Exec+0xc4>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d028      	beq.n	80050dc <tsl_user_Exec+0xac>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 800508a:	4b1a      	ldr	r3, [pc, #104]	; (80050f4 <tsl_user_Exec+0xc4>)
 800508c:	2200      	movs	r2, #0
 800508e:	601a      	str	r2, [r3, #0]
    config_done = 0;
 8005090:	4b17      	ldr	r3, [pc, #92]	; (80050f0 <tsl_user_Exec+0xc0>)
 8005092:	2200      	movs	r2, #0
 8005094:	601a      	str	r2, [r3, #0]

    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 8005096:	4b18      	ldr	r3, [pc, #96]	; (80050f8 <tsl_user_Exec+0xc8>)
 8005098:	0018      	movs	r0, r3
 800509a:	f7ff fa9b 	bl	80045d4 <TSL_obj_GroupProcess>

    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 800509e:	4b16      	ldr	r3, [pc, #88]	; (80050f8 <tsl_user_Exec+0xc8>)
 80050a0:	0018      	movs	r0, r3
 80050a2:	f7ff f839 	bl	8004118 <TSL_dxs_FirstObj>

    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 80050a6:	4a15      	ldr	r2, [pc, #84]	; (80050fc <tsl_user_Exec+0xcc>)
 80050a8:	23fa      	movs	r3, #250	; 0xfa
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	0011      	movs	r1, r2
 80050ae:	0018      	movs	r0, r3
 80050b0:	f7ff fb30 	bl	8004714 <TSL_tim_CheckDelay_ms>
 80050b4:	1e03      	subs	r3, r0, #0
 80050b6:	d10d      	bne.n	80050d4 <tsl_user_Exec+0xa4>
    {
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 80050b8:	4b0f      	ldr	r3, [pc, #60]	; (80050f8 <tsl_user_Exec+0xc8>)
 80050ba:	0018      	movs	r0, r3
 80050bc:	f7ff f9be 	bl	800443c <TSL_ecs_Process>
 80050c0:	1e03      	subs	r3, r0, #0
 80050c2:	d103      	bne.n	80050cc <tsl_user_Exec+0x9c>
      {
        status = TSL_USER_STATUS_OK_ECS_ON;
 80050c4:	1dfb      	adds	r3, r7, #7
 80050c6:	2202      	movs	r2, #2
 80050c8:	701a      	strb	r2, [r3, #0]
 80050ca:	e00a      	b.n	80050e2 <tsl_user_Exec+0xb2>
      }
      else
      {
        status = TSL_USER_STATUS_OK_ECS_OFF;
 80050cc:	1dfb      	adds	r3, r7, #7
 80050ce:	2203      	movs	r2, #3
 80050d0:	701a      	strb	r2, [r3, #0]
 80050d2:	e006      	b.n	80050e2 <tsl_user_Exec+0xb2>
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 80050d4:	1dfb      	adds	r3, r7, #7
 80050d6:	2201      	movs	r2, #1
 80050d8:	701a      	strb	r2, [r3, #0]
 80050da:	e002      	b.n	80050e2 <tsl_user_Exec+0xb2>

/* USER CODE END Process objects */
  }
  else
  {
    status = TSL_USER_STATUS_BUSY;
 80050dc:	1dfb      	adds	r3, r7, #7
 80050de:	2200      	movs	r2, #0
 80050e0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN TSL_USER_STATUS_BUSY */

/* USER CODE END TSL_USER_STATUS_BUSY */
  }

  return status;
 80050e2:	1dfb      	adds	r3, r7, #7
 80050e4:	781b      	ldrb	r3, [r3, #0]
}
 80050e6:	0018      	movs	r0, r3
 80050e8:	46bd      	mov	sp, r7
 80050ea:	b002      	add	sp, #8
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	20000238 	.word	0x20000238
 80050f4:	2000023c 	.word	0x2000023c
 80050f8:	2000000c 	.word	0x2000000c
 80050fc:	20000278 	.word	0x20000278

08005100 <tsl_user_SetThresholds>:
  * @brief  Set thresholds for each object (optional).
  * @param  None
  * @retval None
  */
void tsl_user_SetThresholds(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  /* Example: Decrease the Detect thresholds for the TKEY 0
  MyTKeys_Param[0].DetectInTh -= 10;
  MyTKeys_Param[0].DetectOutTh -= 10;
  */
/* USER CODE END Tsl_user_SetThresholds */
  }
 8005104:	46c0      	nop			; (mov r8, r8)
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <MyTKeys_ErrorStateProcess>:
  * @brief  Executed when a sensor is in Error state
  * @param  None
  * @retval None
  */
  void MyTKeys_ErrorStateProcess(void)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_ErrorStateProcess */
  /* Add here your own processing when a sensor is in Error state */
/* USER CODE END MyTKeys_ErrorStateProcess */
}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <MyTKeys_OffStateProcess>:
  * @brief  Executed when a sensor is in Off state
  * @param  None
  * @retval None
  */
void MyTKeys_OffStateProcess(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_OffStateProcess */
  /* Add here your own processing when a sensor is in Off state */
/* USER CODE END MyTKeys_OffStateProcess */
}
 8005118:	46c0      	nop			; (mov r8, r8)
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
	...

08005120 <__errno>:
 8005120:	4b01      	ldr	r3, [pc, #4]	; (8005128 <__errno+0x8>)
 8005122:	6818      	ldr	r0, [r3, #0]
 8005124:	4770      	bx	lr
 8005126:	46c0      	nop			; (mov r8, r8)
 8005128:	2000002c 	.word	0x2000002c

0800512c <__libc_init_array>:
 800512c:	b570      	push	{r4, r5, r6, lr}
 800512e:	2600      	movs	r6, #0
 8005130:	4d0c      	ldr	r5, [pc, #48]	; (8005164 <__libc_init_array+0x38>)
 8005132:	4c0d      	ldr	r4, [pc, #52]	; (8005168 <__libc_init_array+0x3c>)
 8005134:	1b64      	subs	r4, r4, r5
 8005136:	10a4      	asrs	r4, r4, #2
 8005138:	42a6      	cmp	r6, r4
 800513a:	d109      	bne.n	8005150 <__libc_init_array+0x24>
 800513c:	2600      	movs	r6, #0
 800513e:	f000 f89d 	bl	800527c <_init>
 8005142:	4d0a      	ldr	r5, [pc, #40]	; (800516c <__libc_init_array+0x40>)
 8005144:	4c0a      	ldr	r4, [pc, #40]	; (8005170 <__libc_init_array+0x44>)
 8005146:	1b64      	subs	r4, r4, r5
 8005148:	10a4      	asrs	r4, r4, #2
 800514a:	42a6      	cmp	r6, r4
 800514c:	d105      	bne.n	800515a <__libc_init_array+0x2e>
 800514e:	bd70      	pop	{r4, r5, r6, pc}
 8005150:	00b3      	lsls	r3, r6, #2
 8005152:	58eb      	ldr	r3, [r5, r3]
 8005154:	4798      	blx	r3
 8005156:	3601      	adds	r6, #1
 8005158:	e7ee      	b.n	8005138 <__libc_init_array+0xc>
 800515a:	00b3      	lsls	r3, r6, #2
 800515c:	58eb      	ldr	r3, [r5, r3]
 800515e:	4798      	blx	r3
 8005160:	3601      	adds	r6, #1
 8005162:	e7f2      	b.n	800514a <__libc_init_array+0x1e>
 8005164:	080053b0 	.word	0x080053b0
 8005168:	080053b0 	.word	0x080053b0
 800516c:	080053b0 	.word	0x080053b0
 8005170:	080053b8 	.word	0x080053b8

08005174 <malloc>:
 8005174:	b510      	push	{r4, lr}
 8005176:	4b03      	ldr	r3, [pc, #12]	; (8005184 <malloc+0x10>)
 8005178:	0001      	movs	r1, r0
 800517a:	6818      	ldr	r0, [r3, #0]
 800517c:	f000 f80c 	bl	8005198 <_malloc_r>
 8005180:	bd10      	pop	{r4, pc}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	2000002c 	.word	0x2000002c

08005188 <memset>:
 8005188:	0003      	movs	r3, r0
 800518a:	1812      	adds	r2, r2, r0
 800518c:	4293      	cmp	r3, r2
 800518e:	d100      	bne.n	8005192 <memset+0xa>
 8005190:	4770      	bx	lr
 8005192:	7019      	strb	r1, [r3, #0]
 8005194:	3301      	adds	r3, #1
 8005196:	e7f9      	b.n	800518c <memset+0x4>

08005198 <_malloc_r>:
 8005198:	2303      	movs	r3, #3
 800519a:	b570      	push	{r4, r5, r6, lr}
 800519c:	1ccd      	adds	r5, r1, #3
 800519e:	439d      	bics	r5, r3
 80051a0:	3508      	adds	r5, #8
 80051a2:	0006      	movs	r6, r0
 80051a4:	2d0c      	cmp	r5, #12
 80051a6:	d21e      	bcs.n	80051e6 <_malloc_r+0x4e>
 80051a8:	250c      	movs	r5, #12
 80051aa:	42a9      	cmp	r1, r5
 80051ac:	d81d      	bhi.n	80051ea <_malloc_r+0x52>
 80051ae:	0030      	movs	r0, r6
 80051b0:	f000 f862 	bl	8005278 <__malloc_lock>
 80051b4:	4a25      	ldr	r2, [pc, #148]	; (800524c <_malloc_r+0xb4>)
 80051b6:	6814      	ldr	r4, [r2, #0]
 80051b8:	0021      	movs	r1, r4
 80051ba:	2900      	cmp	r1, #0
 80051bc:	d119      	bne.n	80051f2 <_malloc_r+0x5a>
 80051be:	4c24      	ldr	r4, [pc, #144]	; (8005250 <_malloc_r+0xb8>)
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d103      	bne.n	80051ce <_malloc_r+0x36>
 80051c6:	0030      	movs	r0, r6
 80051c8:	f000 f844 	bl	8005254 <_sbrk_r>
 80051cc:	6020      	str	r0, [r4, #0]
 80051ce:	0029      	movs	r1, r5
 80051d0:	0030      	movs	r0, r6
 80051d2:	f000 f83f 	bl	8005254 <_sbrk_r>
 80051d6:	1c43      	adds	r3, r0, #1
 80051d8:	d12b      	bne.n	8005232 <_malloc_r+0x9a>
 80051da:	230c      	movs	r3, #12
 80051dc:	0030      	movs	r0, r6
 80051de:	6033      	str	r3, [r6, #0]
 80051e0:	f000 f84b 	bl	800527a <__malloc_unlock>
 80051e4:	e003      	b.n	80051ee <_malloc_r+0x56>
 80051e6:	2d00      	cmp	r5, #0
 80051e8:	dadf      	bge.n	80051aa <_malloc_r+0x12>
 80051ea:	230c      	movs	r3, #12
 80051ec:	6033      	str	r3, [r6, #0]
 80051ee:	2000      	movs	r0, #0
 80051f0:	bd70      	pop	{r4, r5, r6, pc}
 80051f2:	680b      	ldr	r3, [r1, #0]
 80051f4:	1b5b      	subs	r3, r3, r5
 80051f6:	d419      	bmi.n	800522c <_malloc_r+0x94>
 80051f8:	2b0b      	cmp	r3, #11
 80051fa:	d903      	bls.n	8005204 <_malloc_r+0x6c>
 80051fc:	600b      	str	r3, [r1, #0]
 80051fe:	18cc      	adds	r4, r1, r3
 8005200:	6025      	str	r5, [r4, #0]
 8005202:	e003      	b.n	800520c <_malloc_r+0x74>
 8005204:	684b      	ldr	r3, [r1, #4]
 8005206:	428c      	cmp	r4, r1
 8005208:	d10d      	bne.n	8005226 <_malloc_r+0x8e>
 800520a:	6013      	str	r3, [r2, #0]
 800520c:	0030      	movs	r0, r6
 800520e:	f000 f834 	bl	800527a <__malloc_unlock>
 8005212:	0020      	movs	r0, r4
 8005214:	2207      	movs	r2, #7
 8005216:	300b      	adds	r0, #11
 8005218:	1d23      	adds	r3, r4, #4
 800521a:	4390      	bics	r0, r2
 800521c:	1ac3      	subs	r3, r0, r3
 800521e:	d0e7      	beq.n	80051f0 <_malloc_r+0x58>
 8005220:	425a      	negs	r2, r3
 8005222:	50e2      	str	r2, [r4, r3]
 8005224:	e7e4      	b.n	80051f0 <_malloc_r+0x58>
 8005226:	6063      	str	r3, [r4, #4]
 8005228:	000c      	movs	r4, r1
 800522a:	e7ef      	b.n	800520c <_malloc_r+0x74>
 800522c:	000c      	movs	r4, r1
 800522e:	6849      	ldr	r1, [r1, #4]
 8005230:	e7c3      	b.n	80051ba <_malloc_r+0x22>
 8005232:	2303      	movs	r3, #3
 8005234:	1cc4      	adds	r4, r0, #3
 8005236:	439c      	bics	r4, r3
 8005238:	42a0      	cmp	r0, r4
 800523a:	d0e1      	beq.n	8005200 <_malloc_r+0x68>
 800523c:	1a21      	subs	r1, r4, r0
 800523e:	0030      	movs	r0, r6
 8005240:	f000 f808 	bl	8005254 <_sbrk_r>
 8005244:	1c43      	adds	r3, r0, #1
 8005246:	d1db      	bne.n	8005200 <_malloc_r+0x68>
 8005248:	e7c7      	b.n	80051da <_malloc_r+0x42>
 800524a:	46c0      	nop			; (mov r8, r8)
 800524c:	20000240 	.word	0x20000240
 8005250:	20000244 	.word	0x20000244

08005254 <_sbrk_r>:
 8005254:	2300      	movs	r3, #0
 8005256:	b570      	push	{r4, r5, r6, lr}
 8005258:	4c06      	ldr	r4, [pc, #24]	; (8005274 <_sbrk_r+0x20>)
 800525a:	0005      	movs	r5, r0
 800525c:	0008      	movs	r0, r1
 800525e:	6023      	str	r3, [r4, #0]
 8005260:	f7fb feb2 	bl	8000fc8 <_sbrk>
 8005264:	1c43      	adds	r3, r0, #1
 8005266:	d103      	bne.n	8005270 <_sbrk_r+0x1c>
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d000      	beq.n	8005270 <_sbrk_r+0x1c>
 800526e:	602b      	str	r3, [r5, #0]
 8005270:	bd70      	pop	{r4, r5, r6, pc}
 8005272:	46c0      	nop			; (mov r8, r8)
 8005274:	20000280 	.word	0x20000280

08005278 <__malloc_lock>:
 8005278:	4770      	bx	lr

0800527a <__malloc_unlock>:
 800527a:	4770      	bx	lr

0800527c <_init>:
 800527c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800527e:	46c0      	nop			; (mov r8, r8)
 8005280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005282:	bc08      	pop	{r3}
 8005284:	469e      	mov	lr, r3
 8005286:	4770      	bx	lr

08005288 <_fini>:
 8005288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800528a:	46c0      	nop			; (mov r8, r8)
 800528c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800528e:	bc08      	pop	{r3}
 8005290:	469e      	mov	lr, r3
 8005292:	4770      	bx	lr
