// Seed: 2269739086
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wand id_9,
    input uwire id_10,
    output wor id_11,
    input tri0 id_12,
    output tri1 id_13,
    input wand id_14,
    input tri0 id_15,
    output tri0 id_16
);
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_5 = 32'd1
) (
    input supply1 _id_0,
    input wor id_1,
    input tri id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri0 _id_5,
    input supply0 id_6,
    input wor id_7,
    input wire id_8,
    output supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input tri id_14
    , id_17,
    output wire id_15
);
  logic id_18 = 1'b0 & 1 >= (1 ~^ id_11), id_19[(  id_5  ) : id_0];
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_13,
      id_10,
      id_4,
      id_8,
      id_10,
      id_9,
      id_3,
      id_7,
      id_9,
      id_11,
      id_13,
      id_10,
      id_14,
      id_12
  );
  assign modCall_1.id_0 = 0;
endmodule
