onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_araddr
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arburst
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arcache
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arlen
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arlock
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arprot
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arready
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arsize
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_arvalid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awaddr
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awburst
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awcache
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awlen
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awlock
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awprot
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awready
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awsize
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_awvalid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_bid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_bready
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_bresp
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_bvalid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_rdata
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_rid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_rlast
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_rready
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_rresp
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_rvalid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_wdata
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_wlast
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_wready
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_wstrb
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/axi_wvalid
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/C_AXI_ADDR_WIDTH
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/C_AXI_DATA_WIDTH
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/C_AXI_ID_WIDTH
add wave -noupdate /testbench/u_example_top/i0_DDR4_ctrl_intf/clk
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {197 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {1 ns}
