
---------- Begin Simulation Statistics ----------
host_inst_rate                                 972738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387552                       # Number of bytes of host memory used
host_seconds                                   180.63                       # Real time elapsed on the host
host_tick_rate                            13274432386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   175709676                       # Number of instructions simulated
sim_seconds                                  2.397819                       # Number of seconds simulated
sim_ticks                                2397819010000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 10115.496873                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  7115.496873                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    145562000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.087595                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    102392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.087595                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        14390                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0      10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18047.322527                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15047.320372                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency  25127991000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.131707                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0         1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency  20950971000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.131707                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses       1392339                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency    662054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 34449.300943                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 31548.795826                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    741659000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.174668                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    677258000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.174165                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        21467                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 52652.676925                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 49652.676925                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0          4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency  12167296500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.049532                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0         231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency  11474038500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.049532                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses       231086                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency   1751813500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 9.027236                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0       15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0           13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency   37295287500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.106546                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0          1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency  32425009500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.106546                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses        1623425                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.964999                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.000029                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          988.158690                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -0.029361                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0      15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0          13613425                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total      13613425                       # number of overall hits
system.cpu00.dcache.overall_miss_latency  37295287500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.106546                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0         1623425                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1623425                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency  32425009500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.106546                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses       1623425                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency   2413867500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements              1529132                       # number of replacements
system.cpu00.dcache.sampled_refs              1529132                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              988.129328                       # Cycle average of tags in use
system.cpu00.dcache.total_refs               13803835                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle            131345000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                 222950                       # number of writebacks
system.cpu00.dtb.data_accesses                   1550                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                   15523184                       # DTB hits
system.cpu00.dtb.data_misses                       46                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   1042                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                   10730759                       # DTB read hits
system.cpu00.dtb.read_misses                       44                       # DTB read misses
system.cpu00.dtb.write_accesses                   508                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                   4792425                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0      62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 14980.484448                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 11975.901220                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0          61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency   7574852000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.008151                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0          505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency   6055590500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses        505648                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               121.576493                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0       62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0           61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency    7574852000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.008151                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0           505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency   6055590500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.008151                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses         505648                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 0.997879                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          510.913862                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0      62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0          61528894                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total      61528894                       # number of overall hits
system.cpu00.icache.overall_miss_latency   7574852000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.008151                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0          505648                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total       505648                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency   6055590500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.008151                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses        505648                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements               505134                       # number of replacements
system.cpu00.icache.sampled_refs               505134                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              510.913862                       # Cycle average of tags in use
system.cpu00.icache.total_refs               61412420                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle          24192609000                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.948450                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               1537641                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   1537617                       # ITB hits
system.cpu00.itb.fetch_misses                      24                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::wripir                1859      1.33%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrmces                   1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrfen                    1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrvptptr                 1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::swpctx                2049      1.47%      2.81% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.00%      2.81% # number of callpals executed
system.cpu00.kern.callpal::wrent                    7      0.01%      2.81% # number of callpals executed
system.cpu00.kern.callpal::swpipl              126687     90.96%     93.77% # number of callpals executed
system.cpu00.kern.callpal::rdps                  5206      3.74%     97.51% # number of callpals executed
system.cpu00.kern.callpal::wrkgp                    1      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::whami                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rti                   3457      2.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::callsys                  4      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               139281                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                   142634                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                   7313                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                  51717     38.76%     38.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    14      0.01%     38.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  2439      1.83%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   829      0.62%     41.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 78427     58.78%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             133426                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   51536     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     14      0.01%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   2439      2.31%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    829      0.79%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  50708     48.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              105526                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           2348385551500     97.95%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6750000      0.00%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             994092000      0.04%     97.99% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             644984500      0.03%     98.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           47433481000      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       2397464859000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.996500                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.646563                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 5                      
system.cpu00.kern.mode_good::user                   5                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel            5337                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 5                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.000937                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     2367987280000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           16497000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   2050                       # number of times the context was actually changed
system.cpu00.kern.syscall::3                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::45                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::71                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.051550                       # Percentage of non-idle cycles
system.cpu00.numCycles                     4794929746                       # number of cpu cycles simulated
system.cpu00.num_insts                       62034496                       # Number of instructions executed
system.cpu00.num_refs                        15596939                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  7075.394361                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  4075.394361                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    113928000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.297568                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     65622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.297568                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        16102                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0  8217.018986                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency  5217.018986                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu01.dcache.ReadReq_hits::0           4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   1931114500                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.050665                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0          235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   1226072500                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.050665                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses        235014                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency       524000                       # number of ReadReq MSHR uncacheable cycles
system.cpu01.dcache.StoreCondReq_accesses::0        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 21570.259466                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 18635.534877                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    571957000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.528028                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    492649000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.526435                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        26436                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 44186.951417                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 41186.951417                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0          2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency   5381573000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.050397                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0         121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency   5016200000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.050397                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses       121791                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency   1036623500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                28.981595                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    7312687500                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.050573                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0           356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   6242272500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.050573                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses         356805                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.570046                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          583.726679                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           6698421                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6698421                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   7312687500                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.050573                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0          356805                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total       356805                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   6242272500                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.050573                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses        356805                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency   1037147500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements               218577                       # number of replacements
system.cpu01.dcache.sampled_refs               218577                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              583.726679                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                6334710                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                  53998                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    7139580                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    4677023                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                   2462557                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0      23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 14423.661075                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 11421.993154                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0          23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency   3143435000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.009296                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0          217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency   2489263500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.009296                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses        217936                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                71.178794                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0       23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0           23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency    3143435000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.009296                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0           217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency   2489263500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.009296                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses         217936                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.965143                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          494.153350                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0      23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0          23226788                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total      23226788                       # number of overall hits
system.cpu01.icache.overall_miss_latency   3143435000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.009296                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0          217936                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total       217936                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency   2489263500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.009296                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses        217936                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements               217434                       # number of replacements
system.cpu01.icache.sampled_refs               217434                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              494.153350                       # Cycle average of tags in use
system.cpu01.icache.total_refs               15476690                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.982409                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               1102890                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   1102890                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::wripir                1546      1.91%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrmces                   1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrfen                    1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::swpctx                3132      3.88%      5.80% # number of callpals executed
system.cpu01.kern.callpal::wrent                    7      0.01%      5.81% # number of callpals executed
system.cpu01.kern.callpal::swpipl               66314     82.13%     87.93% # number of callpals executed
system.cpu01.kern.callpal::rdps                  4862      6.02%     93.96% # number of callpals executed
system.cpu01.kern.callpal::wrkgp                    1      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::whami                    3      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::rti                   4876      6.04%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                80745                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                    84819                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                   4157                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                  28276     37.57%     37.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  2431      3.23%     40.80% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  1641      2.18%     42.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 42915     57.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              75263                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   27472     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   2431      4.24%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   1641      2.86%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  25831     45.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               57375                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           2348464317500     97.96%     97.96% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             981992500      0.04%     98.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             996749000      0.04%     98.04% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           47020568000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       2397463627000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.971566                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.601911                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel              1564                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                1564                      
system.cpu01.kern.mode_switch::kernel            1593                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              5614                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.981795                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.278589                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      32217928000      1.37%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       2324810499000     98.63%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   3133                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.017591                       # Percentage of non-idle cycles
system.cpu01.numCycles                     4794927282                       # number of cpu cycles simulated
system.cpu01.num_insts                       23444724                       # Number of instructions executed
system.cpu01.num_refs                         7175081                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  8645.616486                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  5645.616486                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    123762000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.135981                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     80817000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.135981                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        14315                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 13408.957561                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 10408.881333                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0           4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   2902422500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.045722                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0          216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   2253044000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.045722                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses        216454                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency    379318000                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 24626.735551                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 21698.510363                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    610152000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.319307                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    536040000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.318379                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        24704                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 36093.409760                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 33093.409760                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0          2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency   4508500000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.045910                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0         124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency   4133764000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.045910                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses       124912                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency   1349680000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                28.825285                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    7410922500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.045791                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0           341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   6386808000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.045791                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses         341366                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.930420                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          952.750556                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           7113549                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7113549                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   7410922500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.045791                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0          341366                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total       341366                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   6386808000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.045791                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses        341366                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency   1728998000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements               253790                       # number of replacements
system.cpu02.dcache.sampled_refs               253790                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              952.750556                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                7315569                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle         2354739828000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                 115016                       # number of writebacks
system.cpu02.dtb.data_accesses                 549122                       # DTB accesses
system.cpu02.dtb.data_acv                          56                       # DTB access violations
system.cpu02.dtb.data_hits                    7633527                       # DTB hits
system.cpu02.dtb.data_misses                     4627                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 410715                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    4831490                       # DTB read hits
system.cpu02.dtb.read_misses                     4190                       # DTB read misses
system.cpu02.dtb.write_accesses                138407                       # DTB write accesses
system.cpu02.dtb.write_acv                         56                       # DTB write access violations
system.cpu02.dtb.write_hits                   2802037                       # DTB write hits
system.cpu02.dtb.write_misses                     437                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0      24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 15124.213585                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 12122.239488                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0          24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency   6803264500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.018017                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0          449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency   5452898500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.018017                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses        449826                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                54.477163                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0       24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0           24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency    6803264500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.018017                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0           449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency   5452898500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.018017                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses         449826                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.971934                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          497.630045                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0      24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0          24516970                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total      24516970                       # number of overall hits
system.cpu02.icache.overall_miss_latency   6803264500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.018017                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0          449826                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total       449826                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency   5452898500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.018017                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses        449826                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements               449211                       # number of replacements
system.cpu02.icache.sampled_refs               449211                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              497.630045                       # Cycle average of tags in use
system.cpu02.icache.total_refs               24471741                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle         2352480895000                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.979782                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               2683289                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   2680912                       # ITB hits
system.cpu02.itb.fetch_misses                    2377                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::wripir                 862      0.79%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrmces                   1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrfen                    1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::swpctx                1804      1.66%      2.46% # number of callpals executed
system.cpu02.kern.callpal::tbi                     12      0.01%      2.47% # number of callpals executed
system.cpu02.kern.callpal::wrent                    7      0.01%      2.48% # number of callpals executed
system.cpu02.kern.callpal::swpipl               94917     87.54%     90.01% # number of callpals executed
system.cpu02.kern.callpal::rdps                  5863      5.41%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrkgp                    1      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    2      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    6      0.01%     95.43% # number of callpals executed
system.cpu02.kern.callpal::whami                    3      0.00%     95.43% # number of callpals executed
system.cpu02.kern.callpal::rti                   4636      4.28%     99.71% # number of callpals executed
system.cpu02.kern.callpal::callsys                210      0.19%     99.90% # number of callpals executed
system.cpu02.kern.callpal::imb                    106      0.10%    100.00% # number of callpals executed
system.cpu02.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               108433                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                   118898                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                   4548                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                  35207     34.20%     34.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   234      0.23%     34.42% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  2430      2.36%     36.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   740      0.72%     37.50% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 64346     62.50%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             102957                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   34569     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    234      0.33%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   2430      3.38%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    740      1.03%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  33831     47.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               71804                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           2347873440000     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             121418000      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             969559000      0.04%     97.98% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             510020500      0.02%     98.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           47989161500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       2397463599000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.981879                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.525767                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               598                      
system.cpu02.kern.mode_good::user                 598                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel            5813                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               598                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.102873                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     2388893108000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         2803379000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   1805                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        6      4.80%      4.80% # number of syscalls executed
system.cpu02.kern.syscall::3                       12      9.60%     14.40% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      3.20%     17.60% # number of syscalls executed
system.cpu02.kern.syscall::6                       12      9.60%     27.20% # number of syscalls executed
system.cpu02.kern.syscall::17                       8      6.40%     33.60% # number of syscalls executed
system.cpu02.kern.syscall::19                       7      5.60%     39.20% # number of syscalls executed
system.cpu02.kern.syscall::20                       3      2.40%     41.60% # number of syscalls executed
system.cpu02.kern.syscall::23                       1      0.80%     42.40% # number of syscalls executed
system.cpu02.kern.syscall::24                       3      2.40%     44.80% # number of syscalls executed
system.cpu02.kern.syscall::33                       6      4.80%     49.60% # number of syscalls executed
system.cpu02.kern.syscall::45                      20     16.00%     65.60% # number of syscalls executed
system.cpu02.kern.syscall::47                       3      2.40%     68.00% # number of syscalls executed
system.cpu02.kern.syscall::48                       3      2.40%     70.40% # number of syscalls executed
system.cpu02.kern.syscall::54                       3      2.40%     72.80% # number of syscalls executed
system.cpu02.kern.syscall::58                       1      0.80%     73.60% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     12.80%     86.40% # number of syscalls executed
system.cpu02.kern.syscall::73                       3      2.40%     88.80% # number of syscalls executed
system.cpu02.kern.syscall::74                       4      3.20%     92.00% # number of syscalls executed
system.cpu02.kern.syscall::87                       1      0.80%     92.80% # number of syscalls executed
system.cpu02.kern.syscall::90                       1      0.80%     93.60% # number of syscalls executed
system.cpu02.kern.syscall::92                       4      3.20%     96.80% # number of syscalls executed
system.cpu02.kern.syscall::97                       1      0.80%     97.60% # number of syscalls executed
system.cpu02.kern.syscall::98                       1      0.80%     98.40% # number of syscalls executed
system.cpu02.kern.syscall::132                      1      0.80%     99.20% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.80%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  125                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.020218                       # Percentage of non-idle cycles
system.cpu02.numCycles                     4794927226                       # number of cpu cycles simulated
system.cpu02.num_insts                       24962113                       # Number of instructions executed
system.cpu02.num_refs                         7669193                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 10310.856865                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  7310.856865                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     42357000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.108145                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     30033000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.108145                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4108                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 12933.760404                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  9933.665984                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    890373000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.039203                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    683843500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.039203                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         68841                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency     28284500                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 25855.824176                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 23330.349150                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    176466000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.265007                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    156360000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.260231                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         6702                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 38731.708754                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 35731.708754                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency   1314438000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.034614                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency   1212627000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.034614                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        33937                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency    761708000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                38.603135                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    2204811000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.037559                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0           102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   1896470500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.037559                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses         102778                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.872419                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          893.356558                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           2633685                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2633685                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   2204811000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.037559                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0          102778                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total       102778                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   1896470500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.037559                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses        102778                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency    789992500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                67935                       # number of replacements
system.cpu03.dcache.sampled_refs                67935                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              893.356558                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                2622504                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle         2367404344000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                  27849                       # number of writebacks
system.cpu03.dtb.data_accesses                  37734                       # DTB accesses
system.cpu03.dtb.data_acv                         125                       # DTB access violations
system.cpu03.dtb.data_hits                    2797084                       # DTB hits
system.cpu03.dtb.data_misses                     2692                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                  25874                       # DTB read accesses
system.cpu03.dtb.read_acv                          72                       # DTB read access violations
system.cpu03.dtb.read_hits                    1788889                       # DTB read hits
system.cpu03.dtb.read_misses                     2430                       # DTB read misses
system.cpu03.dtb.write_accesses                 11860                       # DTB write accesses
system.cpu03.dtb.write_acv                         53                       # DTB write access violations
system.cpu03.dtb.write_hits                   1008195                       # DTB write hits
system.cpu03.dtb.write_misses                     262                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 15421.093166                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 12419.899196                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency   1691971500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.012891                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0          109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency   1362686500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.012891                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses        109718                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                76.427650                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency    1691971500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.012891                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0           109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency   1362686500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.012891                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses         109718                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.967155                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          495.183208                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           8401692                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       8401692                       # number of overall hits
system.cpu03.icache.overall_miss_latency   1691971500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.012891                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0          109718                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total       109718                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency   1362686500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.012891                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses        109718                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements               109192                       # number of replacements
system.cpu03.icache.sampled_refs               109192                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              495.183208                       # Cycle average of tags in use
system.cpu03.icache.total_refs                8345288                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle         2359759480000                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.993326                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                880243                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                    879257                       # ITB hits
system.cpu03.itb.fetch_misses                     986                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::wripir                 136      0.24%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrmces                   1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrfen                    1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 721      1.29%      1.54% # number of callpals executed
system.cpu03.kern.callpal::tbi                     29      0.05%      1.59% # number of callpals executed
system.cpu03.kern.callpal::wrent                    7      0.01%      1.61% # number of callpals executed
system.cpu03.kern.callpal::swpipl               46369     83.06%     84.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                  5120      9.17%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrkgp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrusp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::rdusp                    1      0.00%     93.85% # number of callpals executed
system.cpu03.kern.callpal::whami                    3      0.01%     93.85% # number of callpals executed
system.cpu03.kern.callpal::rti                   3303      5.92%     99.77% # number of callpals executed
system.cpu03.kern.callpal::callsys                106      0.19%     99.96% # number of callpals executed
system.cpu03.kern.callpal::imb                     22      0.04%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                55823                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                    62307                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                   2946                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                  16137     30.82%     30.82% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  2430      4.64%     35.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   249      0.48%     35.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 33536     64.06%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              52352                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   16001     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   2430      7.06%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    249      0.72%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  15752     45.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               34432                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           2363029110500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             951606500      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             165576000      0.01%     98.61% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           33317150000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       2397463443000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.991572                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.469704                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel               488                      
system.cpu03.kern.mode_good::user                 488                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel            3894                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               488                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.125321                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     2391465544000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user          357051000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    722                       # number of times the context was actually changed
system.cpu03.kern.syscall::2                        1      1.61%      1.61% # number of syscalls executed
system.cpu03.kern.syscall::3                        3      4.84%      6.45% # number of syscalls executed
system.cpu03.kern.syscall::6                       15     24.19%     30.65% # number of syscalls executed
system.cpu03.kern.syscall::12                       1      1.61%     32.26% # number of syscalls executed
system.cpu03.kern.syscall::17                       1      1.61%     33.87% # number of syscalls executed
system.cpu03.kern.syscall::33                       1      1.61%     35.48% # number of syscalls executed
system.cpu03.kern.syscall::41                       2      3.23%     38.71% # number of syscalls executed
system.cpu03.kern.syscall::45                      10     16.13%     54.84% # number of syscalls executed
system.cpu03.kern.syscall::48                       5      8.06%     62.90% # number of syscalls executed
system.cpu03.kern.syscall::54                       6      9.68%     72.58% # number of syscalls executed
system.cpu03.kern.syscall::59                       4      6.45%     79.03% # number of syscalls executed
system.cpu03.kern.syscall::71                       6      9.68%     88.71% # number of syscalls executed
system.cpu03.kern.syscall::74                       2      3.23%     91.94% # number of syscalls executed
system.cpu03.kern.syscall::90                       1      1.61%     93.55% # number of syscalls executed
system.cpu03.kern.syscall::92                       2      3.23%     96.77% # number of syscalls executed
system.cpu03.kern.syscall::147                      2      3.23%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   62                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.006674                       # Percentage of non-idle cycles
system.cpu03.numCycles                     4794926914                       # number of cpu cycles simulated
system.cpu03.num_insts                        8508593                       # Number of instructions executed
system.cpu03.num_refs                         2813011                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18579.104478                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15579.104478                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     24896000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.055750                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     20876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.055750                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         1340                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 18980.575817                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 15980.575817                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu04.dcache.ReadReq_hits::0           1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    934167000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.034844                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    786516000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.034844                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         49217                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency     10545000                       # number of ReadReq MSHR uncacheable cycles
system.cpu04.dcache.StoreCondReq_accesses::0        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 42586.484312                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 41784.263959                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    105870000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.169913                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     98778000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.161575                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         2364                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 53329.929768                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 50329.929768                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    987137000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.024263                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    931607000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.024263                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        18510                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency    657636500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                42.251454                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1921304000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.031133                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1718123000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.031133                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          67727                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.474055                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          485.432190                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           2107669                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2107669                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1921304000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.031133                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           67727                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        67727                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1718123000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.031133                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         67727                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency    668181500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                49850                       # number of replacements
system.cpu04.dcache.sampled_refs                49850                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              485.432190                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                2106235                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle         2368857052000                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                  17994                       # number of writebacks
system.cpu04.dtb.data_accesses                 303707                       # DTB accesses
system.cpu04.dtb.data_acv                          51                       # DTB access violations
system.cpu04.dtb.data_hits                    2212932                       # DTB hits
system.cpu04.dtb.data_misses                     3483                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 211522                       # DTB read accesses
system.cpu04.dtb.read_acv                          14                       # DTB read access violations
system.cpu04.dtb.read_hits                    1433226                       # DTB read hits
system.cpu04.dtb.read_misses                     3189                       # DTB read misses
system.cpu04.dtb.write_accesses                 92185                       # DTB write accesses
system.cpu04.dtb.write_acv                         37                       # DTB write access violations
system.cpu04.dtb.write_hits                    779706                       # DTB write hits
system.cpu04.dtb.write_misses                     294                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 17343.802112                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 14342.704280                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    624030000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.005407                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0           35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency    516050500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.005407                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses         35980                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               186.083893                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     624030000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.005407                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0            35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency    516050500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.005407                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses          35980                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.794692                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          406.882524                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           6618433                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       6618433                       # number of overall hits
system.cpu04.icache.overall_miss_latency    624030000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.005407                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0           35980                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total        35980                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency    516050500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.005407                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses         35980                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                35426                       # number of replacements
system.cpu04.icache.sampled_refs                35426                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              406.882524                       # Cycle average of tags in use
system.cpu04.icache.total_refs                6592208                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle         2369076903000                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.994948                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               1529302                       # ITB accesses
system.cpu04.itb.fetch_acv                          1                       # ITB acv
system.cpu04.itb.fetch_hits                   1527959                       # ITB hits
system.cpu04.itb.fetch_misses                    1343                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::wripir                  46      0.11%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrmces                   1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrfen                    1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 374      0.86%      0.97% # number of callpals executed
system.cpu04.kern.callpal::tbi                     13      0.03%      1.00% # number of callpals executed
system.cpu04.kern.callpal::wrent                    7      0.02%      1.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl               35011     80.43%     81.45% # number of callpals executed
system.cpu04.kern.callpal::rdps                  4902     11.26%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrkgp                    1      0.00%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::whami                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::rti                   2990      6.87%     99.59% # number of callpals executed
system.cpu04.kern.callpal::callsys                131      0.30%     99.89% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.10%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                43530                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                    50926                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                   2722                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                  11281     27.84%     27.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  2429      5.99%     33.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    87      0.21%     34.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 26721     65.95%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              40518                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   11271     45.14%     45.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   2429      9.73%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     87      0.35%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  11184     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               24971                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           2365922594000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             942802000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              58336000      0.00%     98.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           30545964000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       2397469696000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999114                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.418547                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               465                      
system.cpu04.kern.mode_good::user                 465                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel            3366                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               465                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.138146                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     2391642258000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         1762316000      0.07%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    375                       # number of times the context was actually changed
system.cpu04.kern.syscall::3                       10      9.90%      9.90% # number of syscalls executed
system.cpu04.kern.syscall::6                       10      9.90%     19.80% # number of syscalls executed
system.cpu04.kern.syscall::15                       1      0.99%     20.79% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      4.95%     25.74% # number of syscalls executed
system.cpu04.kern.syscall::20                       1      0.99%     26.73% # number of syscalls executed
system.cpu04.kern.syscall::23                       3      2.97%     29.70% # number of syscalls executed
system.cpu04.kern.syscall::24                       3      2.97%     32.67% # number of syscalls executed
system.cpu04.kern.syscall::33                       3      2.97%     35.64% # number of syscalls executed
system.cpu04.kern.syscall::45                      18     17.82%     53.47% # number of syscalls executed
system.cpu04.kern.syscall::47                       3      2.97%     56.44% # number of syscalls executed
system.cpu04.kern.syscall::59                       2      1.98%     58.42% # number of syscalls executed
system.cpu04.kern.syscall::71                      27     26.73%     85.15% # number of syscalls executed
system.cpu04.kern.syscall::74                       9      8.91%     94.06% # number of syscalls executed
system.cpu04.kern.syscall::92                       1      0.99%     95.05% # number of syscalls executed
system.cpu04.kern.syscall::97                       1      0.99%     96.04% # number of syscalls executed
system.cpu04.kern.syscall::98                       1      0.99%     97.03% # number of syscalls executed
system.cpu04.kern.syscall::132                      3      2.97%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  101                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.005052                       # Percentage of non-idle cycles
system.cpu04.numCycles                     4794939420                       # number of cpu cycles simulated
system.cpu04.num_insts                        6650879                       # Number of instructions executed
system.cpu04.num_refs                         2224497                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 19337.006428                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 16337.006428                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     21058000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.032418                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     17791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.032418                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         1089                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16438.298166                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13438.298166                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu05.dcache.ReadReq_hits::0           1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    595970500                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.029793                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    487205500                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.029793                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         36255                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency       504000                       # number of ReadReq MSHR uncacheable cycles
system.cpu05.dcache.StoreCondReq_accesses::0        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 40628.014366                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 40603.524229                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     79184000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.168876                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     73736000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.157352                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         1816                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54155.563967                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51155.563967                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    572316000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.016388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    540612000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.016388                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        10568                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency    632979500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                60.084373                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    1168286500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025150                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1027817500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025150                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          46823                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.464228                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000009                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          475.369305                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -0.008825                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1814939                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1814939                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   1168286500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025150                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           46823                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        46823                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1027817500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025150                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         46823                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency    633483500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                30697                       # number of replacements
system.cpu05.dcache.sampled_refs                30697                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              475.360480                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1844410                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   9889                       # number of writebacks
system.cpu05.dtb.data_accesses                 239510                       # DTB accesses
system.cpu05.dtb.data_acv                          16                       # DTB access violations
system.cpu05.dtb.data_hits                    1907568                       # DTB hits
system.cpu05.dtb.data_misses                     2257                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 159793                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1248723                       # DTB read hits
system.cpu05.dtb.read_misses                     2078                       # DTB read misses
system.cpu05.dtb.write_accesses                 79717                       # DTB write accesses
system.cpu05.dtb.write_acv                         16                       # DTB write access violations
system.cpu05.dtb.write_hits                    658845                       # DTB write hits
system.cpu05.dtb.write_misses                     179                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 18550.870225                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 15550.831289                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency    476442000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.004411                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0           25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency    399392000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.004411                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses         25683                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               229.187926                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency     476442000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.004411                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0            25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency    399392000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.004411                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses          25683                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.793070                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          406.051831                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           5796180                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       5796180                       # number of overall hits
system.cpu05.icache.overall_miss_latency    476442000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.004411                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0           25683                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total        25683                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency    399392000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.004411                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses         25683                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                25111                       # number of replacements
system.cpu05.icache.sampled_refs                25111                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              406.051831                       # Cycle average of tags in use
system.cpu05.icache.total_refs                5755138                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle         2393647872000                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995813                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               1321665                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   1320406                       # ITB hits
system.cpu05.itb.fetch_misses                    1259                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::wripir                  16      0.04%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrfen                    1      0.00%      0.05% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 188      0.45%      0.50% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.01%      0.51% # number of callpals executed
system.cpu05.kern.callpal::wrent                    7      0.02%      0.52% # number of callpals executed
system.cpu05.kern.callpal::swpipl               33663     80.75%     81.27% # number of callpals executed
system.cpu05.kern.callpal::rdps                  4859     11.66%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrkgp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.00%     92.94% # number of callpals executed
system.cpu05.kern.callpal::whami                    3      0.01%     92.94% # number of callpals executed
system.cpu05.kern.callpal::rti                   2783      6.68%     99.62% # number of callpals executed
system.cpu05.kern.callpal::callsys                 98      0.24%     99.85% # number of callpals executed
system.cpu05.kern.callpal::imb                     60      0.14%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                41688                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                    47736                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                   2646                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                  10528     27.02%     27.02% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  2430      6.24%     33.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    85      0.22%     33.48% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 25918     66.52%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              38961                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   10522     44.82%     44.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   2430     10.35%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     85      0.36%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  10438     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               23475                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           2365900092000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             932480000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              56605000      0.00%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           30574479000      1.28%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       2397463656000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999430                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.402732                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel               263                      
system.cpu05.kern.mode_good::user                 263                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel            2973                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               263                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.088463                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     2395059839000     99.94%     99.94% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         1375564000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    189                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1      1.59%      1.59% # number of syscalls executed
system.cpu05.kern.syscall::3                        6      9.52%     11.11% # number of syscalls executed
system.cpu05.kern.syscall::4                        3      4.76%     15.87% # number of syscalls executed
system.cpu05.kern.syscall::6                        6      9.52%     25.40% # number of syscalls executed
system.cpu05.kern.syscall::17                       3      4.76%     30.16% # number of syscalls executed
system.cpu05.kern.syscall::19                       4      6.35%     36.51% # number of syscalls executed
system.cpu05.kern.syscall::20                       2      3.17%     39.68% # number of syscalls executed
system.cpu05.kern.syscall::24                       2      3.17%     42.86% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      1.59%     44.44% # number of syscalls executed
system.cpu05.kern.syscall::45                      10     15.87%     60.32% # number of syscalls executed
system.cpu05.kern.syscall::47                       2      3.17%     63.49% # number of syscalls executed
system.cpu05.kern.syscall::48                       1      1.59%     65.08% # number of syscalls executed
system.cpu05.kern.syscall::54                       3      4.76%     69.84% # number of syscalls executed
system.cpu05.kern.syscall::58                       1      1.59%     71.43% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     14.29%     85.71% # number of syscalls executed
system.cpu05.kern.syscall::73                       2      3.17%     88.89% # number of syscalls executed
system.cpu05.kern.syscall::74                       2      3.17%     92.06% # number of syscalls executed
system.cpu05.kern.syscall::87                       1      1.59%     93.65% # number of syscalls executed
system.cpu05.kern.syscall::90                       1      1.59%     95.24% # number of syscalls executed
system.cpu05.kern.syscall::92                       2      3.17%     98.41% # number of syscalls executed
system.cpu05.kern.syscall::144                      1      1.59%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   63                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.004187                       # Percentage of non-idle cycles
system.cpu05.numCycles                     4794927340                       # number of cpu cycles simulated
system.cpu05.num_insts                        5819590                       # Number of instructions executed
system.cpu05.num_refs                         1915329                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 19152.795031                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 16152.795031                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     15418000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.052604                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     13003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.052604                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses          805                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 12628.121538                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  9628.121538                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu06.dcache.ReadReq_hits::0            939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency    296331500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.024361                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency    225933500                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.024361                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         23466                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency       505000                       # number of ReadReq MSHR uncacheable cycles
system.cpu06.dcache.StoreCondReq_accesses::0         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 35800.613497                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 36629.881154                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     46684000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.151557                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     43150000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.136913                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         1178                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 51431.758530                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 48431.758530                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    176359500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007123                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    166072500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007123                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         3429                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency    623731000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               112.767394                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     472691000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.018617                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    392006000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.018617                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          26895                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.464967                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          476.126408                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1417782                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1417782                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    472691000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.018617                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           26895                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        26895                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    392006000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.018617                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         26895                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency    624236000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                11685                       # number of replacements
system.cpu06.dcache.sampled_refs                11685                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              476.126408                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1317687                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   2303                       # number of writebacks
system.cpu06.dtb.data_accesses                   2700                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                    1470488                       # DTB hits
system.cpu06.dtb.data_misses                      365                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1828                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                     977908                       # DTB read hits
system.cpu06.dtb.read_misses                      330                       # DTB read misses
system.cpu06.dtb.write_accesses                   872                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                    492580                       # DTB write hits
system.cpu06.dtb.write_misses                      35                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 17844.649792                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 14844.515870                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    133246000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.001665                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    110844000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          7467                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               598.183465                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     133246000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.001665                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    110844000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.001665                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           7467                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.792114                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          405.562391                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4478406                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4478406                       # number of overall hits
system.cpu06.icache.overall_miss_latency    133246000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.001665                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            7467                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         7467                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    110844000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.001665                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          7467                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 6955                       # number of replacements
system.cpu06.icache.sampled_refs                 6955                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              405.562391                       # Cycle average of tags in use
system.cpu06.icache.total_refs                4160366                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996990                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                535488                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    535363                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  78      0.19%      0.20% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.01%      0.21% # number of callpals executed
system.cpu06.kern.callpal::wrent                    7      0.02%      0.23% # number of callpals executed
system.cpu06.kern.callpal::swpipl               32700     81.24%     81.48% # number of callpals executed
system.cpu06.kern.callpal::rdps                  4859     12.07%     93.55% # number of callpals executed
system.cpu06.kern.callpal::wrkgp                    1      0.00%     93.55% # number of callpals executed
system.cpu06.kern.callpal::whami                    3      0.01%     93.56% # number of callpals executed
system.cpu06.kern.callpal::rti                   2582      6.42%     99.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      0.02%    100.00% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                40249                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                    43277                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                   2652                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                   9947     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  2429      6.43%     32.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    86      0.23%     32.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 25336     67.03%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              37798                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    9947     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   2429     10.88%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     86      0.39%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   9861     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               22323                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           2365648905000     98.67%     98.67% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             924046500      0.04%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              56236500      0.00%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           30836328000      1.29%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       2397465516000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.389209                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                68                      
system.cpu06.kern.mode_good::user                  68                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel            2662                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.025545                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     2396529155000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25334000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.003010                       # Percentage of non-idle cycles
system.cpu06.numCycles                     4794931060                       # number of cpu cycles simulated
system.cpu06.num_insts                        4485487                       # Number of instructions executed
system.cpu06.num_refs                         1474579                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 18484.525080                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 15484.525080                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     17320000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.035211                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     14509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.035211                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          937                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14764.669561                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11764.669561                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu07.dcache.ReadReq_hits::0            995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    394541500                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.026144                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    314375500                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.026144                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         26722                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency       507000                       # number of ReadReq MSHR uncacheable cycles
system.cpu07.dcache.StoreCondReq_accesses::0         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 35720.316623                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 37142.327650                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     54152000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.159949                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     50105000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.142330                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         1349                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54182.614200                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51182.614200                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    513597000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.017122                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    485160000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.017122                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         9479                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency    613559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                75.166262                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     908138500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.022974                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    799535500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.022974                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          36201                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.461897                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          472.982184                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1539515                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1539515                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    908138500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.022974                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           36201                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        36201                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    799535500                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.022974                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         36201                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency    614066500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                20600                       # number of replacements
system.cpu07.dcache.sampled_refs                20600                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              472.982184                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1548425                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle         2396974430000                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   8083                       # number of writebacks
system.cpu07.dtb.data_accesses                  49579                       # DTB accesses
system.cpu07.dtb.data_acv                           5                       # DTB access violations
system.cpu07.dtb.data_hits                    1613834                       # DTB hits
system.cpu07.dtb.data_misses                      477                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1048149                       # DTB read hits
system.cpu07.dtb.read_misses                      371                       # DTB read misses
system.cpu07.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu07.dtb.write_acv                          5                       # DTB write access violations
system.cpu07.dtb.write_hits                    565685                       # DTB write hits
system.cpu07.dtb.write_misses                     106                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18290.969743                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15290.922759                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    194652500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002193                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0           10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    162726000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002193                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses         10642                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               461.055885                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     194652500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002193                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0            10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    162726000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002193                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses          10642                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 0.792101                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          405.555884                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4843155                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4843155                       # number of overall hits
system.cpu07.icache.overall_miss_latency    194652500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002193                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0           10642                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total        10642                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    162726000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002193                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses         10642                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                10128                       # number of replacements
system.cpu07.icache.sampled_refs                10128                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              405.555884                       # Cycle average of tags in use
system.cpu07.icache.total_refs                4669574                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle         2396745826000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.996575                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                674028                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    673876                       # ITB hits
system.cpu07.itb.fetch_misses                     152                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::wripir                  15      0.04%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrfen                    1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  73      0.18%      0.22% # number of callpals executed
system.cpu07.kern.callpal::wrent                    7      0.02%      0.24% # number of callpals executed
system.cpu07.kern.callpal::swpipl               32932     81.27%     81.51% # number of callpals executed
system.cpu07.kern.callpal::rdps                  4857     11.99%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrkgp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::whami                    3      0.01%     93.51% # number of callpals executed
system.cpu07.kern.callpal::rti                   2612      6.45%     99.96% # number of callpals executed
system.cpu07.kern.callpal::callsys                 15      0.04%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                40522                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                    43671                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                   2651                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                  10086     26.50%     26.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  2428      6.38%     32.88% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    85      0.22%     33.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 25459     66.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              38058                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   10084     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   2428     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     85      0.38%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   9999     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               22596                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           2365607522000     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             912152500      0.04%     98.69% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              54984500      0.00%     98.70% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           31243143000      1.30%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       2397817802000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999802                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.392749                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                96                      
system.cpu07.kern.mode_good::user                  97                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel            2686                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.035741                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     2397535047000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          282753000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     74                       # number of times the context was actually changed
system.cpu07.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu07.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu07.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu07.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu07.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   12                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.003425                       # Percentage of non-idle cycles
system.cpu07.numCycles                     4795638020                       # number of cpu cycles simulated
system.cpu07.num_insts                        4853314                       # Number of instructions executed
system.cpu07.num_refs                         1618062                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18364.238411                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15364.238411                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     13865000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.080089                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     11600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.080089                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses          755                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 13925.164104                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 10925.164104                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0            915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    309723500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.023722                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    242997500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.023722                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         22242                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       509000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 35308.068460                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 36277.425204                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     43323000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.151090                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     40014000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.135821                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         1103                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 51281.299525                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 48281.299525                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    129434000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.005438                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    121862000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.005438                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         2524                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency    391589000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                45.457238                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     439157500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.017668                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    364859500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.017668                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          24766                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.462193                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001871                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          473.285591                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1           -1.915693                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1376967                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1376967                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    439157500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.017668                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           24766                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        24766                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    364859500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.017668                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         24766                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency    392098000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                10804                       # number of replacements
system.cpu08.dcache.sampled_refs                10804                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              471.369898                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 491120                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1628                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1421838                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     946920                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    474918                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 18282.647585                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 15282.484957                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency    112420000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001416                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     93972000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001416                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          6149                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               320.728879                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency     112420000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001416                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     93972000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001416                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           6149                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.792801                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          405.914275                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4336128                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4336128                       # number of overall hits
system.cpu08.icache.overall_miss_latency    112420000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001416                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            6149                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         6149                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     93972000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001416                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          6149                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 5717                       # number of replacements
system.cpu08.icache.sampled_refs                 5717                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              405.914275                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1833607                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.997191                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                511918                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                    511918                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu08.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu08.kern.callpal::swpipl               32539     81.46%     81.54% # number of callpals executed
system.cpu08.kern.callpal::rdps                  4856     12.16%     93.70% # number of callpals executed
system.cpu08.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu08.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu08.kern.callpal::rti                   2513      6.29%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                39943                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                    42458                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                   2655                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                   9839     26.19%     26.19% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  2428      6.46%     32.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 25214     67.12%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              37566                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    9839     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   2428     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   9754     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               22106                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           2365090014000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             691835500      0.03%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              57837500      0.00%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           31623864000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       2397463551000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.386849                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel            2535                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.002809                       # Percentage of non-idle cycles
system.cpu08.numCycles                     4794927130                       # number of cpu cycles simulated
system.cpu08.num_insts                        4342277                       # Number of instructions executed
system.cpu08.num_refs                         1424803                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 17687.578419                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 14687.578419                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     14097000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.086452                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     11706000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.086452                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses          797                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0        938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 14220.026261                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 11220.003622                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu09.dcache.ReadReq_hits::0            916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    314063500                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.023533                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    247805000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.023533                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         22086                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu09.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 33246.522411                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 35206.927176                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     43021000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.158133                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     39643000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.137602                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         1126                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 50325.343986                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 47325.343986                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    113383000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.004856                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    106624000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.004856                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         2253                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency    388868500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                21.958459                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     427446500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.017354                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    354429000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.017354                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          24339                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.472020                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000940                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          483.348051                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1           -0.962530                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1378153                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1378153                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    427446500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.017354                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           24339                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        24339                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    354429000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.017354                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         24339                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency    389525500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                10279                       # number of replacements
system.cpu09.dcache.sampled_refs                10279                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              482.385520                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 225711                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1347                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1422451                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                     947637                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    474814                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18150.391262                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15150.309749                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency    111334500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001413                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     92932000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001413                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          6134                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               321.326552                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency     111334500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001413                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     92932000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001413                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           6134                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.792026                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          405.517482                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4336377                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4336377                       # number of overall hits
system.cpu09.icache.overall_miss_latency    111334500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001413                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            6134                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         6134                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     92932000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001413                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          6134                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 5702                       # number of replacements
system.cpu09.icache.sampled_refs                 5702                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              405.517482                       # Cycle average of tags in use
system.cpu09.icache.total_refs                1832204                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.997197                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                511714                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                    511714                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu09.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu09.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu09.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu09.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu09.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu09.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                39927                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                   2656                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                   9835     26.19%     26.19% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  2427      6.46%     32.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 25204     67.12%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    9835     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   9750     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               22097                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           2364707183000     98.63%     98.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             688719500      0.03%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              55460500      0.00%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           32012154000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.386843                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.002803                       # Percentage of non-idle cycles
system.cpu09.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu09.num_insts                        4342511                       # Number of instructions executed
system.cpu09.num_refs                         1425415                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 17978.313253                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 14978.313253                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     14922000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.035250                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     12432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.035250                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          830                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0        937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 14086.206112                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 11086.183373                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu10.dcache.ReadReq_hits::0            915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    309727500                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.023445                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0           21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    243763000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.023445                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses         21988                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency       656000                       # number of ReadReq MSHR uncacheable cycles
system.cpu10.dcache.StoreCondReq_accesses::0         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 33346.645367                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 35232.600733                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     41750000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.153620                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     38474000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.133988                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         1092                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 50571.130580                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 47571.130580                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    121219000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.005169                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114028000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.005169                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2397                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency    384119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                33.660248                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     430946500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.017398                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    357791000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.017398                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          24385                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.466114                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          477.300493                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1377241                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1377241                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    430946500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.017398                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           24385                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        24385                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    357791000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.017398                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         24385                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency    384775000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10178                       # number of replacements
system.cpu10.dcache.sampled_refs                10178                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              477.300493                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 342594                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   1256                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1435881                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                     961315                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    474566                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 17753.316953                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 14753.153153                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency    108384000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001389                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     90068000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          6105                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               327.712850                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency     108384000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001389                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     90068000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001389                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           6105                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.792015                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          405.511605                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           4389867                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       4389867                       # number of overall hits
system.cpu10.icache.overall_miss_latency    108384000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001389                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            6105                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         6105                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     90068000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001389                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          6105                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 5673                       # number of replacements
system.cpu10.icache.sampled_refs                 5673                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              405.511605                       # Cycle average of tags in use
system.cpu10.icache.total_refs                1859115                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.997171                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                511714                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    511714                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu10.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu10.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu10.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu10.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu10.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu10.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                39927                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                   2658                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           2364252620000     98.61%     98.61% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             683779500      0.03%     98.64% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              54726500      0.00%     98.65% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           32472384000      1.35%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       2397463510000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.002829                       # Percentage of non-idle cycles
system.cpu10.numCycles                     4794927048                       # number of cpu cycles simulated
system.cpu10.num_insts                        4395972                       # Number of instructions executed
system.cpu10.num_refs                         1438845                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 19991.336634                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 16991.336634                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     16153000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.064931                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency     13729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.064931                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          808                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0        937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 13675.423244                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 10675.406415                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu11.dcache.ReadReq_hits::0            907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    406310500                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.031704                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    317177000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.031704                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         29711                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency       653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu11.dcache.StoreCondReq_accesses::0         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 34625.806452                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 35820.976492                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     42936000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.152428                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     39618000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.135956                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         1106                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 88845.989305                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 85845.989305                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    415355000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010080                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    401330000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010080                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         4675                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency    381559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                20.864116                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     821665500                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.024545                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    718507000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.024545                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          34386                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.453488                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          464.372120                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1366550                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1366550                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    821665500                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.024545                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           34386                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        34386                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    718507000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.024545                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         34386                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency    382212500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                17537                       # number of replacements
system.cpu11.dcache.sampled_refs                17537                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              464.372120                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 365894                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   3782                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1424074                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     949494                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    474580                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17010.527175                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14010.445569                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency    104223500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001408                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     85842000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001408                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          6127                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               322.908867                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency     104223500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001408                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     85842000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001408                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           6127                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.792038                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          405.523271                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           4344532                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       4344532                       # number of overall hits
system.cpu11.icache.overall_miss_latency    104223500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001408                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            6127                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         6127                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     85842000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001408                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          6127                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 5695                       # number of replacements
system.cpu11.icache.sampled_refs                 5695                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              405.523271                       # Cycle average of tags in use
system.cpu11.icache.total_refs                1838966                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.997037                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                511714                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    511714                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu11.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu11.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu11.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu11.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu11.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu11.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                39927                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                   2660                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           2363540844000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             979691500      0.04%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              55461500      0.00%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           32887520000      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.002963                       # Percentage of non-idle cycles
system.cpu11.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu11.num_insts                        4350659                       # Number of instructions executed
system.cpu11.num_refs                         1427038                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17006.337136                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14006.337136                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     13418000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.051816                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     11051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.051816                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          789                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 14129.222167                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 11129.199436                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu12.dcache.ReadReq_hits::0            915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency    310800500                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.023464                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency    244809000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.023464                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         21997                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu12.dcache.StoreCondReq_accesses::0         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 32733.852140                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 34962.996390                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     42063000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.156975                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     38739000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.135353                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         1108                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 50105.335157                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 47105.335157                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    109881000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.004730                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    103302000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.004730                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         2193                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency    378973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                21.058019                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     420681500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.017265                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    348111000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.017265                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          24190                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.479572                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000960                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          491.082107                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1           -0.982894                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1376923                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1376923                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    420681500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.017265                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           24190                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        24190                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    348111000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.017265                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         24190                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency    379630500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10169                       # number of replacements
system.cpu12.dcache.sampled_refs                10169                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              490.099213                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 214139                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   1296                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1427084                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     952611                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    474473                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 17646.751551                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 14646.588312                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    108104000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001404                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     89725000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001404                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               327.104145                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     108104000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001404                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     89725000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001404                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.792799                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          405.913004                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           4355611                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       4355611                       # number of overall hits
system.cpu12.icache.overall_miss_latency    108104000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001404                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            6126                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         6126                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     89725000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001404                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 5694                       # number of replacements
system.cpu12.icache.sampled_refs                 5694                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              405.913004                       # Cycle average of tags in use
system.cpu12.icache.total_refs                1862531                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                511510                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    511510                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu12.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu12.kern.callpal::swpipl               32513     81.46%     81.54% # number of callpals executed
system.cpu12.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu12.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu12.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu12.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                39911                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                    42424                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                   2661                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                   9832     26.19%     26.19% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 25193     67.12%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              37536                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    9832     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   9747     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               22090                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           2363514490500     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             678415000      0.03%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              53795500      0.00%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           33216777000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       2397463478000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.386893                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu12.numCycles                     4794926984                       # number of cpu cycles simulated
system.cpu12.num_insts                        4361737                       # Number of instructions executed
system.cpu12.num_refs                         1430047                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 17434.620174                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 14434.620174                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     14000000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.044631                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     11591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.044631                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses          803                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 13568.450486                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 10568.427753                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu13.dcache.ReadReq_hits::0            915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    298424500                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.023457                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency    232442000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.023457                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         21994                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency       632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu13.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 32846.573209                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 35445.761167                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     42175000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.156911                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     38884000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.134058                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         1097                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 50384.100045                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 47384.100045                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    112810000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.004830                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    106093000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.004830                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         2239                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency    376429000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                29.615242                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     411234500                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.017294                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    338535000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.017294                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          24233                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.470982                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000010                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          482.285183                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -0.010330                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1377022                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1377022                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    411234500                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.017294                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           24233                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        24233                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    338535000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.017294                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         24233                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency    377061000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                10235                       # number of replacements
system.cpu13.dcache.sampled_refs                10235                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              482.274853                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 303112                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1335                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1429988                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     955540                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    474448                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17328.398495                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14328.316702                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency    105928500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001398                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     87589000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          6113                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               325.212111                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency     105928500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001398                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     87589000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001398                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           6113                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.792043                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          405.526060                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4366585                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4366585                       # number of overall hits
system.cpu13.icache.overall_miss_latency    105928500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001398                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            6113                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         6113                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     87589000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001398                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          6113                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 5681                       # number of replacements
system.cpu13.icache.sampled_refs                 5681                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              405.526060                       # Cycle average of tags in use
system.cpu13.icache.total_refs                1847530                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                511492                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    511492                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu13.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu13.kern.callpal::swpipl               32511     81.46%     81.54% # number of callpals executed
system.cpu13.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu13.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu13.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu13.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                39909                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                    42422                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                   2663                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                   9831     26.19%     26.19% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 25192     67.12%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              37534                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    9831     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   9746     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               22088                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           2363115327500     98.57%     98.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             675948000      0.03%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              54210500      0.00%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           33617987000      1.40%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       2397463473000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.386869                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu13.numCycles                     4794926974                       # number of cpu cycles simulated
system.cpu13.num_insts                        4372698                       # Number of instructions executed
system.cpu13.num_refs                         1432951                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 16107.382550                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 13107.382550                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     12000000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.036111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      9765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.036111                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          745                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 12732.461602                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  9732.438541                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu14.dcache.ReadReq_hits::0            913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    276052500                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.023175                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    211009000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.023175                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         21681                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency       652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu14.dcache.StoreCondReq_accesses::0         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 35456.538171                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 37196.229649                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     46909000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.162611                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     43408000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.143437                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         1167                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 50623.715753                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 47623.715753                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    118257000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.005040                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    111249000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.005040                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         2336                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency    373769500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                18.166585                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     394309500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.017167                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    322258000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.017167                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          24017                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.476373                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          487.805944                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1374965                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1374965                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    394309500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.017167                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           24017                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        24017                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    322258000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.017167                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         24017                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency    374421500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                10151                       # number of replacements
system.cpu14.dcache.sampled_refs                10151                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              487.805944                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 184409                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1266                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1430306                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     956060                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    474246                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17134.501966                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14134.338139                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    104589000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001394                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     86276000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          6104                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               326.601023                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     104589000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001394                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     86276000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001394                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           6104                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.792044                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          405.526668                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4372221                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4372221                       # number of overall hits
system.cpu14.icache.overall_miss_latency    104589000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001394                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            6104                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         6104                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     86276000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001394                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          6104                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 5672                       # number of replacements
system.cpu14.icache.sampled_refs                 5672                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              405.526668                       # Cycle average of tags in use
system.cpu14.icache.total_refs                1852481                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.997200                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                511288                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                    511288                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu14.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu14.kern.callpal::swpipl               32498     81.46%     81.54% # number of callpals executed
system.cpu14.kern.callpal::rdps                  4850     12.16%     93.70% # number of callpals executed
system.cpu14.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu14.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu14.kern.callpal::rti                   2510      6.29%    100.00% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                39893                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                    42405                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                   2664                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                   9827     26.19%     26.19% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  2425      6.46%     32.66% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 25182     67.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              37519                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    9827     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   2425     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   9742     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               22079                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           2362710832500     98.55%     98.55% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             673018000      0.03%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              67030500      0.00%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           34012590000      1.42%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       2397463471000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.386864                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.002800                       # Percentage of non-idle cycles
system.cpu14.numCycles                     4794926970                       # number of cpu cycles simulated
system.cpu14.num_insts                        4378325                       # Number of instructions executed
system.cpu14.num_refs                         1433268                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12275.862069                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9275.862069                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      7832000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.024509                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      5918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.024509                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses          638                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 11925.116368                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  8925.092375                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu15.dcache.ReadReq_hits::0            913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    248507500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.022298                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    185990000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.022298                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         20839                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency       655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu15.dcache.StoreCondReq_accesses::0         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 39085.072231                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 37181.518152                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     48700000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.154533                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     45064000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.150316                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         1212                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 49864.028777                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 46864.028777                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    138622000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.005970                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    130282000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.005970                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         2780                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency    371089000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                25.479352                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     387129500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.016868                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    316272000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.016868                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          23619                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.598741                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          613.110766                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1376600                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1376600                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    387129500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.016868                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           23619                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        23619                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    316272000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.016868                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         23619                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency    371744000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                10316                       # number of replacements
system.cpu15.dcache.sampled_refs                10316                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              613.110766                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 262845                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1411                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1436870                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     960486                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    476384                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16369.000979                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13368.919360                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    100276500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001390                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     81898000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001390                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               328.379438                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     100276500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001390                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     81898000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001390                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.802989                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          411.130300                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4400175                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4400175                       # number of overall hits
system.cpu15.icache.overall_miss_latency    100276500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001390                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            6126                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         6126                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     81898000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001390                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5690                       # number of replacements
system.cpu15.icache.sampled_refs                 5690                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              411.130300                       # Cycle average of tags in use
system.cpu15.icache.total_refs                1868479                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.997193                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                514834                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                    514834                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu15.kern.callpal::wrent                    7      0.02%      0.07% # number of callpals executed
system.cpu15.kern.callpal::swpipl               32892     81.64%     81.72% # number of callpals executed
system.cpu15.kern.callpal::rdps                  4850     12.04%     93.76% # number of callpals executed
system.cpu15.kern.callpal::wrkgp                    1      0.00%     93.76% # number of callpals executed
system.cpu15.kern.callpal::whami                    3      0.01%     93.77% # number of callpals executed
system.cpu15.kern.callpal::rti                   2510      6.23%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                40287                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                    42799                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                   2666                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                   9945     26.23%     26.23% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  2425      6.40%     32.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   164      0.43%     33.06% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 25379     66.94%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              37913                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    9945     44.25%     44.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   2425     10.79%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    164      0.73%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   9939     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               22473                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           2362259629500     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             670643000      0.03%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              94553500      0.00%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           34438993000      1.44%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       2397463819000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391623                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.002807                       # Percentage of non-idle cycles
system.cpu15.numCycles                     4794927666                       # number of cpu cycles simulated
system.cpu15.num_insts                        4406301                       # Number of instructions executed
system.cpu15.num_refs                         1439908                       # Number of memory references
system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2731008                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 308                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        459                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 34554.378947                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 22554.378947                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           9847998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                  285                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              285                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      6427998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                285                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 98490.622664                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 86484.621636                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       4215398650                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               42800                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           42800                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   3701541806                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             42800                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3632.193297                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                16917                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      61445814                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               43085                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           43085                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         4225246648                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 43085                       # number of demand (read+write) misses
system.iocache.demand_misses::total             43085                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    3707969804                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               43085                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                      0.018442                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                 0.295068                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              43085                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          43085                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        4225246648                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                43085                       # number of overall misses
system.iocache.overall_misses::total            43085                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   3707969804                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              43085                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     43053                       # number of replacements
system.iocache.sampled_refs                     43053                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                     0.295068                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle              2352390971000                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       42768                       # number of writebacks
system.l2.ReadExReq_accesses::0                157758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                 74085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                 50206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                 14558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                 13422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  7127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  1354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  7089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            329392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  108590.290191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  231234.217453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  341213.938573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  1176740.417640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  1276336.388020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  2403674.337028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  12652132.200886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  2416559.035125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  37650520.879121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  33458958.984375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 39839504.651163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 36999971.922246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 39201343.249428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 33524436.399217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 39563480.369515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 31034396.739130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40007.862972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency          17130987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                  157758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                   74085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                   50206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                   14558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                   13422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    7127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    1354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    7089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              329392                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency     13178270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.087958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1        4.446136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        6.560809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       22.626185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       24.541201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       46.217483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      243.273264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       46.465228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      723.938462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      643.343750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     766.027907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     711.429806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     753.757437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     644.602740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     760.720554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     596.724638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                329392                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                 1821664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                  290416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                  577261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                  147622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   72938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                   49893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   18700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   24863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                   15498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                   15106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                  15090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                  23407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  15117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                  15157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  15197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  15204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3133133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    68919.127844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    7384864.457831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    427933.732837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    1757124.940277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    1195858.172556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    2066876.639191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    28435534.793814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    5535869.292524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    54083272.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    62687428.977273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   64145276.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   66065793.413174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   61636801.675978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   21506798.245614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39976.286803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                     1661578                       # number of ReadReq hits
system.l2.ReadReq_hits::1                      288922                       # number of ReadReq hits
system.l2.ReadReq_hits::2                      551479                       # number of ReadReq hits
system.l2.ReadReq_hits::3                      141343                       # number of ReadReq hits
system.l2.ReadReq_hits::4                       63712                       # number of ReadReq hits
system.l2.ReadReq_hits::5                       44555                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       18312                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       22870                       # number of ReadReq hits
system.l2.ReadReq_hits::8                       15294                       # number of ReadReq hits
system.l2.ReadReq_hits::9                       14930                       # number of ReadReq hits
system.l2.ReadReq_hits::10                      14916                       # number of ReadReq hits
system.l2.ReadReq_hits::11                      23235                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      14943                       # number of ReadReq hits
system.l2.ReadReq_hits::13                      14990                       # number of ReadReq hits
system.l2.ReadReq_hits::14                      15018                       # number of ReadReq hits
system.l2.ReadReq_hits::15                      14691                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2920788                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            11032987500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.087879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.005144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.044663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.042534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.126491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.106989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.020749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.080159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.013163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.011651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.011531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.007348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.011510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.011018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.011779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.033741                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                    160086                       # number of ReadReq misses
system.l2.ReadReq_misses::1                      1494                       # number of ReadReq misses
system.l2.ReadReq_misses::2                     25782                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      6279                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      9226                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      5338                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       388                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1993                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       204                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       176                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      172                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      167                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      179                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                212345                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        8478011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.116419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          0.730249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.367383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.436615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.907620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.250616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6         11.340963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          8.529783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         13.684088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         14.039190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        14.054076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         9.060367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        14.028974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        13.991951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        13.955123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        13.948698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  212076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency    973528000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                70360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                27922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                35076                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                10498                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 5851                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 4343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 2494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 2910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 2459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 2131                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                2349                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                4588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                2123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                2104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                2377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                2665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           180250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 108731.566231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 273990.151135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 218107.908541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 728743.855973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 1307529.140318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 1761536.495510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 3067503.207698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 2628987.285223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 3111164.294429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 3590029.563585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 3256855.257556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 1667470.139494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 3603557.701366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 3636099.334601                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3218490.954985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2870676.547842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40054.224688                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          7650353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                  70360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                  27922                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                  35076                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                  10498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   5851                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   4343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   2494                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   2910                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   2459                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   2131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  2349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  4588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  2123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  2104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  2377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  2665                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             180250                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     7219774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       2.561825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       6.455483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       5.138841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      17.169937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      30.806700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      41.503569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      72.273456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      61.941581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      73.302155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      84.584702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     76.734781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     39.287271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     84.903439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     85.670152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     75.830879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     67.636023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               180250                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency   7115958000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                    471399                       # number of Writeback hits
system.l2.Writeback_hits::total                471399                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets 13615.384615                       # average number of cycles each access was blocked
system.l2.avg_refs                           7.504021                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                      13                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets           177000                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                  1979422                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                   364501                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                   627467                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                   162180                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    86360                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    57020                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    20054                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    31952                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                    15953                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                    15618                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15520                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   23870                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   15554                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                   15668                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   15630                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   15756                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3462525                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     88609.426322                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     372642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     370637.133495                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     1351632.888612                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1243552.388732                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     2259444.404332                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     16167608.783008                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     3101076.249725                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     42737442.336874                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     40936009.447674                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    46629096.854305                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    44352715.748031                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    46094884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    41539785.398230                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    46019566.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    26445046.478873                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   39995.495579                       # average overall mshr miss latency
system.l2.demand_hits::0                      1661578                       # number of demand (read+write) hits
system.l2.demand_hits::1                       288922                       # number of demand (read+write) hits
system.l2.demand_hits::2                       551479                       # number of demand (read+write) hits
system.l2.demand_hits::3                       141343                       # number of demand (read+write) hits
system.l2.demand_hits::4                        63712                       # number of demand (read+write) hits
system.l2.demand_hits::5                        44555                       # number of demand (read+write) hits
system.l2.demand_hits::6                        18312                       # number of demand (read+write) hits
system.l2.demand_hits::7                        22870                       # number of demand (read+write) hits
system.l2.demand_hits::8                        15294                       # number of demand (read+write) hits
system.l2.demand_hits::9                        14930                       # number of demand (read+write) hits
system.l2.demand_hits::10                       14916                       # number of demand (read+write) hits
system.l2.demand_hits::11                       23235                       # number of demand (read+write) hits
system.l2.demand_hits::12                       14943                       # number of demand (read+write) hits
system.l2.demand_hits::13                       14990                       # number of demand (read+write) hits
system.l2.demand_hits::14                       15018                       # number of demand (read+write) hits
system.l2.demand_hits::15                       14691                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2920788                       # number of demand (read+write) hits
system.l2.demand_miss_latency             28163974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.160574                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.207349                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.121103                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.128481                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.262251                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.218608                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.086865                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.284239                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.041309                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.044052                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.038918                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.026602                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.039282                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.043273                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.039155                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.067593                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                     317844                       # number of demand (read+write) misses
system.l2.demand_misses::1                      75579                       # number of demand (read+write) misses
system.l2.demand_misses::2                      75988                       # number of demand (read+write) misses
system.l2.demand_misses::3                      20837                       # number of demand (read+write) misses
system.l2.demand_misses::4                      22648                       # number of demand (read+write) misses
system.l2.demand_misses::5                      12465                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1742                       # number of demand (read+write) misses
system.l2.demand_misses::7                       9082                       # number of demand (read+write) misses
system.l2.demand_misses::8                        659                       # number of demand (read+write) misses
system.l2.demand_misses::9                        688                       # number of demand (read+write) misses
system.l2.demand_misses::10                       604                       # number of demand (read+write) misses
system.l2.demand_misses::11                       635                       # number of demand (read+write) misses
system.l2.demand_misses::12                       611                       # number of demand (read+write) misses
system.l2.demand_misses::13                       678                       # number of demand (read+write) misses
system.l2.demand_misses::14                       612                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1065                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                 541737                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21656281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           0.273549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           1.485505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.862943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           3.338685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.269893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           9.496107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          27.000499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          16.946294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          33.941453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          34.669484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         34.888402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         22.684039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         34.812138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         34.558846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         34.642866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         34.365829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   541468                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.124312                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.009379                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.017128                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.004878                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.002892                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.002376                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.002166                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.003964                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002085                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.001982                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001980                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.002090                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.002039                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002033                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001999                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.007622                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.380408                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4073.441359                       # Average occupied blocks per context
system.l2.occ_blocks::1                    307.338295                       # Average occupied blocks per context
system.l2.occ_blocks::2                    561.250738                       # Average occupied blocks per context
system.l2.occ_blocks::3                    159.844991                       # Average occupied blocks per context
system.l2.occ_blocks::4                     94.749279                       # Average occupied blocks per context
system.l2.occ_blocks::5                     77.865721                       # Average occupied blocks per context
system.l2.occ_blocks::6                     70.969329                       # Average occupied blocks per context
system.l2.occ_blocks::7                    129.885472                       # Average occupied blocks per context
system.l2.occ_blocks::8                     68.328540                       # Average occupied blocks per context
system.l2.occ_blocks::9                     64.959717                       # Average occupied blocks per context
system.l2.occ_blocks::10                    64.884934                       # Average occupied blocks per context
system.l2.occ_blocks::11                    68.484189                       # Average occupied blocks per context
system.l2.occ_blocks::12                    66.825528                       # Average occupied blocks per context
system.l2.occ_blocks::13                    66.630419                       # Average occupied blocks per context
system.l2.occ_blocks::14                    65.512483                       # Average occupied blocks per context
system.l2.occ_blocks::15                   249.756253                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12465.221683                       # Average occupied blocks per context
system.l2.overall_accesses::0                 1979422                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                  364501                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                  627467                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                  162180                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   86360                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   57020                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   20054                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   31952                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                   15953                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                   15618                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15520                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  23870                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  15554                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                  15668                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  15630                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  15756                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3462525                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    88609.426322                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    372642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    370637.133495                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    1351632.888612                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1243552.388732                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    2259444.404332                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    16167608.783008                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    3101076.249725                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    42737442.336874                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    40936009.447674                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   46629096.854305                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   44352715.748031                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   46094884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   41539785.398230                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   46019566.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   26445046.478873                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  39995.495579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                     1661578                       # number of overall hits
system.l2.overall_hits::1                      288922                       # number of overall hits
system.l2.overall_hits::2                      551479                       # number of overall hits
system.l2.overall_hits::3                      141343                       # number of overall hits
system.l2.overall_hits::4                       63712                       # number of overall hits
system.l2.overall_hits::5                       44555                       # number of overall hits
system.l2.overall_hits::6                       18312                       # number of overall hits
system.l2.overall_hits::7                       22870                       # number of overall hits
system.l2.overall_hits::8                       15294                       # number of overall hits
system.l2.overall_hits::9                       14930                       # number of overall hits
system.l2.overall_hits::10                      14916                       # number of overall hits
system.l2.overall_hits::11                      23235                       # number of overall hits
system.l2.overall_hits::12                      14943                       # number of overall hits
system.l2.overall_hits::13                      14990                       # number of overall hits
system.l2.overall_hits::14                      15018                       # number of overall hits
system.l2.overall_hits::15                      14691                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                 2920788                       # number of overall hits
system.l2.overall_miss_latency            28163974500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.160574                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.207349                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.121103                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.128481                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.262251                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.218608                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.086865                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.284239                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.041309                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.044052                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.038918                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.026602                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.039282                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.043273                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.039155                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.067593                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                    317844                       # number of overall misses
system.l2.overall_misses::1                     75579                       # number of overall misses
system.l2.overall_misses::2                     75988                       # number of overall misses
system.l2.overall_misses::3                     20837                       # number of overall misses
system.l2.overall_misses::4                     22648                       # number of overall misses
system.l2.overall_misses::5                     12465                       # number of overall misses
system.l2.overall_misses::6                      1742                       # number of overall misses
system.l2.overall_misses::7                      9082                       # number of overall misses
system.l2.overall_misses::8                       659                       # number of overall misses
system.l2.overall_misses::9                       688                       # number of overall misses
system.l2.overall_misses::10                      604                       # number of overall misses
system.l2.overall_misses::11                      635                       # number of overall misses
system.l2.overall_misses::12                      611                       # number of overall misses
system.l2.overall_misses::13                      678                       # number of overall misses
system.l2.overall_misses::14                      612                       # number of overall misses
system.l2.overall_misses::15                     1065                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                541737                       # number of overall misses
system.l2.overall_mshr_hits                       269                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       21656281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          0.273549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          1.485505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.862943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          3.338685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.269893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          9.496107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         27.000499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         16.946294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         33.941453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         34.669484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        34.888402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        22.684039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        34.812138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        34.558846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        34.642866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        34.365829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  541468                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency   8089486000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                         354789                       # number of replacements
system.l2.sampled_refs                         354789                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18655.948931                       # Cycle average of tags in use
system.l2.total_refs                          2662344                       # Total number of references to valid blocks.
system.l2.warmup_cycle                     6028361000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           172567                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               41618718                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389580                       # Number of bytes of host memory used
host_seconds                                     4.32                       # Real time elapsed on the host
host_tick_rate                             1677891208                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   179765144                       # Number of instructions simulated
sim_seconds                                  0.007248                       # Number of seconds simulated
sim_ticks                                  7247740000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 15461.538462                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 12461.538462                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          268                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          268                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       804000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.162500                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           52                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       648000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.162500                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           52                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         12794                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        12794                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 22044.052863                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 19044.052863                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             12567                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         12567                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      5004000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.017743                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             227                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          227                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      4323000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.017743                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           227                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29411500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 16459.459459                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 16645.161290                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          150                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1218000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.330357                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           74                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1032000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.276786                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           62                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         6039                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6039                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 47617.977528                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 44617.977528                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             5950                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         5950                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4238000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.014738                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0             89                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      3971000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.014738                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses           89                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     14655500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                65.553191                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          18833                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        18833                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 29246.835443                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 26246.835443                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              18517                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          18517                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       9242000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.016779                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              316                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          316                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      8294000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.016779                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            316                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.814576                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003033                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          834.125466                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -3.105896                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         18833                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        18833                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 29246.835443                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 26246.835443                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             18517                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         18517                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      9242000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.016779                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             316                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          316                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      8294000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.016779                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           316                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     44067000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                   47                       # number of replacements
system.cpu00.dcache.sampled_refs                   47                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              831.019570                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   3081                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     13                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      19719                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      13341                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      6378                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         65455                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        65455                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17384.180791                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14384.180791                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             65278                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         65278                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      3077000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002704                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             177                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          177                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      2546000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002704                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           177                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                69.435028                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          65455                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        65455                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17384.180791                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14384.180791                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              65278                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          65278                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       3077000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002704                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              177                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          177                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      2546000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002704                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            177                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         65455                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        65455                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17384.180791                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14384.180791                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             65278                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         65278                       # number of overall hits
system.cpu00.icache.overall_miss_latency      3077000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002704                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             177                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          177                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      2546000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002704                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           177                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  177                       # number of replacements
system.cpu00.icache.sampled_refs                  177                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  12290                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.980190                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  4836                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      4836                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 334     89.30%     89.30% # number of callpals executed
system.cpu00.kern.callpal::rdps                    19      5.08%     94.39% # number of callpals executed
system.cpu00.kern.callpal::rti                     21      5.61%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  374                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      395                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    136     36.17%     36.17% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.33%     37.50% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     7      1.86%     39.36% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      2.39%     41.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   219     58.24%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                376                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     136     47.89%     47.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.76%     49.65% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      7      2.46%     52.11% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      3.17%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    127     44.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 284                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             6731528000     98.46%     98.46% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2373500      0.03%     98.50% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               2873000      0.04%     98.54% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5790500      0.08%     98.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              94156000      1.38%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         6836721000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.579909                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.019810                       # Percentage of non-idle cycles
system.cpu00.numCycles                       13673442                       # number of cpu cycles simulated
system.cpu00.num_insts                          65455                       # Number of instructions executed
system.cpu00.num_refs                           19763                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 21218.750000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 18218.750000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           58                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           58                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       679000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.355556                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.355556                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          4140                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4140                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 21993.589744                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 18993.589744                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              3984                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          3984                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      3431000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.037681                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             156                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      2963000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.037681                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           156                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 16119.047619                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 16342.857143                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           32                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       677000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.567568                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           42                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       572000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.472973                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           35                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         2019                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2019                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0        57480                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency        54480                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             1994                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         1994                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1437000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.012382                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1362000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.012382                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           25                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      2968500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                15.800000                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           6159                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         6159                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 26895.027624                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 23895.027624                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               5978                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           5978                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       4868000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.029388                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              181                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      4325000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.029388                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            181                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.448059                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          458.812546                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          6159                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         6159                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 26895.027624                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 23895.027624                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              5978                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          5978                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      4868000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.029388                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             181                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          181                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      4325000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.029388                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           181                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      2968500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   35                       # number of replacements
system.cpu01.dcache.sampled_refs                   35                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              458.812546                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                    553                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                      8                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       6339                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       4230                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      2109                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         18976                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        18976                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15107.142857                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12107.142857                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             18948                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         18948                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       423000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001476                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       339000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001476                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               524.107143                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          18976                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        18976                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15107.142857                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12107.142857                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              18948                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          18948                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        423000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001476                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       339000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001476                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         18976                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        18976                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15107.142857                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12107.142857                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             18948                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         18948                       # number of overall hits
system.cpu01.icache.overall_miss_latency       423000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001476                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              28                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           28                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       339000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001476                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   28                       # number of replacements
system.cpu01.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                  14675                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995215                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  2283                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      2283                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 107     78.10%     78.10% # number of callpals executed
system.cpu01.kern.callpal::rdps                    14     10.22%     88.32% # number of callpals executed
system.cpu01.kern.callpal::rti                     16     11.68%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  137                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      153                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     37     26.62%     26.62% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     7      5.04%     31.65% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      6.47%     38.13% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    86     61.87%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                139                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      37     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      7      8.64%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9     11.11%     65.43% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     28     34.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  81                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             6816469500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               2795000      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               5575500      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              12469000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         6837309000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                16                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004785                       # Percentage of non-idle cycles
system.cpu01.numCycles                       13674618                       # number of cpu cycles simulated
system.cpu01.num_insts                          18976                       # Number of instructions executed
system.cpu01.num_refs                            6373                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         5043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         5043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 13891.891892                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 10891.891892                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         4673                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         4673                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency      5140000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.073369                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0          370                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          370                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      4030000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.073369                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses          370                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        278141                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       278141                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16555.548705                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13555.117139                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0            270031                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        270031                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    134265500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.029158                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            8110                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         8110                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    109932000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.029158                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          8110                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency     75530500                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0         5012                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         5012                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 44799.438990                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 41862.359551                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         4299                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4299                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     31942000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.142259                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0          713                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          713                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     29806000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.142059                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses          712                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       164521                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       164521                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52533.827618                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49533.827618                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           158047                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       158047                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    340104000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.039351                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           6474                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         6474                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    320682000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.039351                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         6474                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency    126833000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                35.847700                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         442662                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       442662                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 32526.707351                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 29526.467361                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             428078                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         428078                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     474369500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.032946                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            14584                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14584                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    430614000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.032946                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          14584                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.891231                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          912.620958                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        442662                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       442662                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 32526.707351                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 29526.467361                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            428078                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        428078                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    474369500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.032946                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           14584                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14584                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    430614000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.032946                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         14584                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency    202363500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                12239                       # number of replacements
system.cpu02.dcache.sampled_refs                12239                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              912.620958                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 438740                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   6509                       # number of writebacks
system.cpu02.dtb.data_accesses                  33968                       # DTB accesses
system.cpu02.dtb.data_acv                          10                       # DTB access violations
system.cpu02.dtb.data_hits                     453503                       # DTB hits
system.cpu02.dtb.data_misses                      418                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                  20396                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     283054                       # DTB read hits
system.cpu02.dtb.read_misses                      343                       # DTB read misses
system.cpu02.dtb.write_accesses                 13572                       # DTB write accesses
system.cpu02.dtb.write_acv                         10                       # DTB write access violations
system.cpu02.dtb.write_hits                    170449                       # DTB write hits
system.cpu02.dtb.write_misses                      75                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       1407499                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1407499                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16027.534294                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13025.813401                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           1367113                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1367113                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    647288000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.028693                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           40386                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        40386                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    526060500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.028693                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         40386                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                34.021666                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        1407499                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1407499                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16027.534294                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13025.813401                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            1367113                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1367113                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     647288000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.028693                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            40386                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        40386                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    526060500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.028693                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          40386                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       1407499                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1407499                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16027.534294                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13025.813401                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           1367113                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       1367113                       # number of overall hits
system.cpu02.icache.overall_miss_latency    647288000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.028693                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           40386                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        40386                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    526060500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.028693                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         40386                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                40386                       # number of replacements
system.cpu02.icache.sampled_refs                40386                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                1373999                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.562729                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                175512                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    175189                       # ITB hits
system.cpu02.itb.fetch_misses                     323                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  18      0.36%      0.36% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  80      1.60%      1.96% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.10%      2.06% # number of callpals executed
system.cpu02.kern.callpal::swpipl                4353     87.15%     89.21% # number of callpals executed
system.cpu02.kern.callpal::rdps                   293      5.87%     95.08% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.02%     95.10% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.02%     95.12% # number of callpals executed
system.cpu02.kern.callpal::rti                    171      3.42%     98.54% # number of callpals executed
system.cpu02.kern.callpal::callsys                 36      0.72%     99.26% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.02%     99.28% # number of callpals executed
system.cpu02.kern.callpal::rdunique                35      0.70%     99.98% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 4995                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     5819                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                    181                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                   1456     31.67%     31.67% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    57      1.24%     32.91% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     7      0.15%     33.07% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.20%     33.26% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  3068     66.74%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               4597                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1454     48.92%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     57      1.92%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      7      0.24%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.30%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1445     48.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2972                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             5452729500     79.73%     79.73% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              30933000      0.45%     80.18% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3570500      0.05%     80.23% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7834000      0.11%     80.35% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1344016000     19.65%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         6839083000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998626                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.470991                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                96                      
system.cpu02.kern.mode_good::user                  96                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             251                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                96                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.382470                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      11724486000     97.82%     97.82% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          261416000      2.18%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     80                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        1      5.56%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                        6     33.33%     38.89% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     22.22%     61.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      5.56%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       2     11.11%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      5.56%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      5.56%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   18                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.437271                       # Percentage of non-idle cycles
system.cpu02.numCycles                       13678166                       # number of cpu cycles simulated
system.cpu02.num_insts                        1407071                       # Number of instructions executed
system.cpu02.num_refs                          456066                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        66468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        66468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  8941.747573                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  5941.747573                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        66262                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        66262                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency      1842000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.003099                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0          206                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency      1224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.003099                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses          206                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0        122062                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       122062                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 20518.877958                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 17518.745015                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0            118301                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        118301                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     77171500                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.030812                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            3761                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         3761                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     65888000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.030812                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          3761                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        66459                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        66459                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 26088.050314                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 23504.792332                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        66141                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        66141                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency      8296000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.004785                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0          318                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          318                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency      7357000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.004710                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses          313                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       133090                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       133090                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 50421.619465                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 47421.619465                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           130583                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       130583                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    126407000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.018837                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           2507                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         2507                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    118886000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.018837                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         2507                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     18428500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                95.367478                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0         255152                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       255152                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 32479.020421                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 29478.940651                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0             248884                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         248884                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     203578500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.024566                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0             6268                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         6268                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    184774000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.024566                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses           6268                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.763180                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          781.496309                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0        255152                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       255152                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 32479.020421                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 29478.940651                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0            248884                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total        248884                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    203578500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.024566                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0            6268                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total         6268                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    184774000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.024566                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses          6268                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     19420500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 4686                       # number of replacements
system.cpu03.dcache.sampled_refs                 4686                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              781.496309                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                 446892                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   2170                       # number of writebacks
system.cpu03.dtb.data_accesses                 316002                       # DTB accesses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_hits                     387324                       # DTB hits
system.cpu03.dtb.data_misses                      453                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                 146415                       # DTB read accesses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_hits                     187868                       # DTB read hits
system.cpu03.dtb.read_misses                      404                       # DTB read misses
system.cpu03.dtb.write_accesses                169587                       # DTB write accesses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_hits                    199456                       # DTB write hits
system.cpu03.dtb.write_misses                      49                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       1592571                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      1592571                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 19070.032987                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 16069.144887                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           1588630                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       1588630                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     75155000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.002475                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            3941                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         3941                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     63328500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.002475                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          3941                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs               405.279188                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        1592571                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      1592571                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 19070.032987                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 16069.144887                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            1588630                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        1588630                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      75155000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.002475                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             3941                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         3941                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     63328500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.002475                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           3941                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.999794                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          511.894744                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       1592571                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      1592571                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 19070.032987                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 16069.144887                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           1588630                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       1588630                       # number of overall hits
system.cpu03.icache.overall_miss_latency     75155000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.002475                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            3941                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         3941                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     63328500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.002475                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          3941                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 3940                       # number of replacements
system.cpu03.icache.sampled_refs                 3940                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              511.894744                       # Cycle average of tags in use
system.cpu03.icache.total_refs                1596800                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.685621                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               1389557                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   1389389                       # ITB hits
system.cpu03.itb.fetch_misses                     168                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 107     13.18%     13.18% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  70      8.62%     21.80% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.62%     22.41% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 474     58.37%     80.79% # number of callpals executed
system.cpu03.kern.callpal::rdps                    32      3.94%     84.73% # number of callpals executed
system.cpu03.kern.callpal::rti                     91     11.21%     95.94% # number of callpals executed
system.cpu03.kern.callpal::callsys                 11      1.35%     97.29% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.25%     97.54% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      2.46%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  812                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                     1466                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    238     41.25%     41.25% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     7      1.21%     42.46% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     5      0.87%     43.33% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   327     56.67%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                577                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     238     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      7      1.45%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      5      1.04%     51.76% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    233     48.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 483                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             6719390000     98.25%     98.25% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3187500      0.05%     98.30% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               5275500      0.08%     98.38% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             111089000      1.62%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         6838942000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.712538                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                81                      
system.cpu03.kern.mode_good::user                  81                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel             161                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                81                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.503106                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      10222852000     85.27%     85.27% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         1765978000     14.73%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     70                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.314379                       # Percentage of non-idle cycles
system.cpu03.numCycles                       13677884                       # number of cpu cycles simulated
system.cpu03.num_insts                        1592097                       # Number of instructions executed
system.cpu03.num_refs                          388890                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0         1395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 16316.901408                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 13316.901408                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         1253                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1253                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency      2317000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.101792                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0          142                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          142                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency      1891000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.101792                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses          142                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         85664                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        85664                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 32762.877635                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 29762.877635                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             81063                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         81063                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    150742000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.053710                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            4601                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         4601                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    136939000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.053710                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          4601                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0         1375                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1375                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 41728.522337                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 39757.042254                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         1084                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1084                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     12143000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.211636                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          291                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          291                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     11291000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.206545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          284                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        90139                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        90139                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54384.626214                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51384.626214                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            83036                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        83036                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    386294000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.078801                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           7103                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         7103                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    364985000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.078801                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         7103                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4663000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                16.596447                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0         175803                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       175803                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 45884.825701                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 42884.825701                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0             164099                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         164099                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     537036000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.066575                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            11704                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        11704                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency    501924000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.066575                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          11704                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.678167                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          694.442884                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0        175803                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       175803                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 45884.825701                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 42884.825701                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0            164099                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total        164099                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    537036000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.066575                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           11704                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        11704                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency    501924000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.066575                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         11704                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4663000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                10752                       # number of replacements
system.cpu04.dcache.sampled_refs                10752                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              694.442884                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                 178445                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   6540                       # number of writebacks
system.cpu04.dtb.data_accesses                  49579                       # DTB accesses
system.cpu04.dtb.data_acv                           5                       # DTB access violations
system.cpu04.dtb.data_hits                     178061                       # DTB hits
system.cpu04.dtb.data_misses                      477                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                      86591                       # DTB read hits
system.cpu04.dtb.read_misses                      371                       # DTB read misses
system.cpu04.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu04.dtb.write_acv                          5                       # DTB write access violations
system.cpu04.dtb.write_hits                     91470                       # DTB write hits
system.cpu04.dtb.write_misses                     106                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        455163                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       455163                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 19249.888839                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 16249.888839                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            450665                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        450665                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     86586000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.009882                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            4498                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4498                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     73092000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.009882                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          4498                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                70.696397                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         455163                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       455163                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 19249.888839                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 16249.888839                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             450665                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         450665                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      86586000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.009882                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             4498                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4498                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     73092000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.009882                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           4498                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998335                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.147658                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        455163                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       455163                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 19249.888839                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 16249.888839                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            450665                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        450665                       # number of overall hits
system.cpu04.icache.overall_miss_latency     86586000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.009882                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            4498                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         4498                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     73092000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.009882                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          4498                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 4496                       # number of replacements
system.cpu04.icache.sampled_refs                 4496                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.147658                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 317851                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.826164                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                164667                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                    164515                       # ITB hits
system.cpu04.itb.fetch_misses                     152                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                  15      2.02%      2.02% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      7.15%      9.18% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.13%      9.31% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 523     70.58%     79.89% # number of callpals executed
system.cpu04.kern.callpal::rdps                    15      2.02%     81.92% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.13%     82.05% # number of callpals executed
system.cpu04.kern.callpal::rti                    115     15.52%     97.57% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      2.02%     99.60% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.40%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  741                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1391                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    296     45.26%     45.26% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     7      1.07%     46.33% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     9      1.38%     47.71% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   342     52.29%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                654                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     294     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      7      1.18%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      9      1.51%     52.10% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    285     47.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 595                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             7517741000     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3014500      0.04%     99.01% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6055500      0.08%     99.09% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              69174000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         7595985000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.993243                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.833333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                97                      
system.cpu04.kern.mode_good::user                  98                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             167                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.580838                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      11352521000     97.35%     97.35% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user          308584000      2.65%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.173836                       # Percentage of non-idle cycles
system.cpu04.numCycles                       15194080                       # number of cpu cycles simulated
system.cpu04.num_insts                         454680                       # Number of instructions executed
system.cpu04.num_refs                          179416                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 18870.967742                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 15870.967742                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           54                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       585000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.364706                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           31                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.364706                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           31                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          3591                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         3591                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 30333.333333                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 27333.333333                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              3480                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3480                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      3367000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.030911                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0             111                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          111                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      3034000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.030911                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses           111                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0        19850                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 17894.736842                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           30                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency       794000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.571429                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           40                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       680000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.542857                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         1949                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1949                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 60656.250000                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 57656.250000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             1917                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         1917                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1941000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.016419                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1845000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.016419                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      2886500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                 9.568182                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           5540                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         5540                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 37118.881119                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 34118.881119                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               5397                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           5397                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       5308000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025812                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              143                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          143                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      4879000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025812                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            143                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.651131                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          666.758117                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          5540                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         5540                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 37118.881119                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 34118.881119                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              5397                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          5397                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      5308000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025812                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             143                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          143                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      4879000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025812                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           143                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      2886500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   44                       # number of replacements
system.cpu05.dcache.sampled_refs                   44                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              665.758117                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    421                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     23                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       5711                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       3676                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      2035                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         16208                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        16208                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 23190.476190                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 20190.476190                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0             16187                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         16187                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency       487000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.001296                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0              21                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency       424000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.001296                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses            21                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               225.904762                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          16208                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        16208                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 23190.476190                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 20190.476190                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              16187                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          16187                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency        487000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.001296                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0               21                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           21                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency       424000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.001296                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses             21                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         16208                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        16208                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 23190.476190                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 20190.476190                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             16187                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         16187                       # number of overall hits
system.cpu05.icache.overall_miss_latency       487000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.001296                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0              21                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total           21                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency       424000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.001296                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses            21                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                   21                       # number of replacements
system.cpu05.icache.sampled_refs                   21                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                   4744                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995616                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  2625                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      2625                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 145     82.86%     82.86% # number of callpals executed
system.cpu05.kern.callpal::rdps                    14      8.00%     90.86% # number of callpals executed
system.cpu05.kern.callpal::rti                     16      9.14%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  175                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     57     32.20%     32.20% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     7      3.95%     36.16% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      5.08%     41.24% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   104     58.76%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                177                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      57     47.11%     47.11% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      7      5.79%     52.89% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      7.44%     60.33% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     48     39.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 121                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             6813874500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2717000      0.04%     99.71% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6195500      0.09%     99.80% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              13346000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         6836133000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.461538                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.004384                       # Percentage of non-idle cycles
system.cpu05.numCycles                       13672266                       # number of cpu cycles simulated
system.cpu05.num_insts                          16208                       # Number of instructions executed
system.cpu05.num_refs                            5759                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0           80                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           80                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 17956.521739                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 14956.521739                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           57                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       413000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.287500                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           23                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.287500                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           23                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          3201                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         3201                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0        25320                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency        22320                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              3126                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3126                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      1899000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.023430                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0              75                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      1674000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.023430                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses            75                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0           69                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           69                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 20153.846154                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 19457.142857                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           30                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       786000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.565217                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           39                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       681000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.507246                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           35                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         1746                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         1746                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 60347.826087                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 57347.826087                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             1723                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         1723                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1388000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.013173                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1319000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.013173                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      2775500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 9.400000                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           4947                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         4947                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 33540.816327                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 30540.816327                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               4849                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           4849                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       3287000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.019810                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0               98                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      2993000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.019810                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses             98                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.803428                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          822.710367                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          4947                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         4947                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 33540.816327                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 30540.816327                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              4849                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          4849                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      3287000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.019810                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0              98                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total           98                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      2993000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.019810                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses            98                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      2775500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   15                       # number of replacements
system.cpu06.dcache.sampled_refs                   15                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              822.710367                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    141                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      6                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       5112                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       3281                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      1831                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         14403                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        14403                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 21857.142857                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 18857.142857                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             14396                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         14396                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency       153000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000486                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0               7                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       132000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses             7                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                67.142857                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          14403                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        14403                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 21857.142857                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 18857.142857                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              14396                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          14396                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency        153000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000486                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                7                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       132000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000486                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              7                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         14403                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        14403                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 21857.142857                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 18857.142857                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             14396                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         14396                       # number of overall hits
system.cpu06.icache.overall_miss_latency       153000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000486                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               7                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            7                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       132000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000486                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             7                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    7                       # number of replacements
system.cpu06.icache.sampled_refs                    7                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                    470                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996304                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  2247                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      2247                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 103     77.44%     77.44% # number of callpals executed
system.cpu06.kern.callpal::rdps                    14     10.53%     87.97% # number of callpals executed
system.cpu06.kern.callpal::rti                     16     12.03%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  133                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      149                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     36     26.67%     26.67% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     7      5.19%     31.85% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      6.67%     38.52% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    83     61.48%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                135                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      36     45.57%     45.57% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      7      8.86%     54.43% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9     11.39%     65.82% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     27     34.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  79                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             6815032500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2600000      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               6013500      0.09%     99.83% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              11873000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         6835519000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.325301                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.003696                       # Percentage of non-idle cycles
system.cpu06.numCycles                       13671038                       # number of cpu cycles simulated
system.cpu06.num_insts                          14403                       # Number of instructions executed
system.cpu06.num_refs                            5146                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 15237.288136                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 12237.288136                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          592                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          592                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      1798000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.166197                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          118                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          118                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      1444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.166197                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          118                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0         33915                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        33915                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14286.017850                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11286.017850                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             31562                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         31562                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     33615000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.069379                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            2353                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2353                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     26556000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.069379                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          2353                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          697                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          697                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 45607.929515                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 43218.750000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          470                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          470                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     10353000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.325681                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          227                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency      9681000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.321377                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          224                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        27508                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        27508                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54129.119639                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51129.119639                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            25293                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        25293                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    119896000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.080522                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           2215                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2215                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    113251000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.080522                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         2215                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      2760000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                17.044391                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          61423                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        61423                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 33605.735552                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 30605.735552                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              56855                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          56855                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     153511000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.074370                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0             4568                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4568                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    139807000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.074370                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses           4568                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.939242                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          961.783323                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         61423                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        61423                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 33605.735552                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 30605.735552                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             56855                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         56855                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    153511000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.074370                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0            4568                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4568                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    139807000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.074370                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses          4568                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      2760000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 4190                       # number of replacements
system.cpu07.dcache.sampled_refs                 4190                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              961.783323                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                  71416                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   2862                       # number of writebacks
system.cpu07.dtb.data_accesses                   6267                       # DTB accesses
system.cpu07.dtb.data_acv                           7                       # DTB access violations
system.cpu07.dtb.data_hits                      62716                       # DTB hits
system.cpu07.dtb.data_misses                       96                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                   4023                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                      34517                       # DTB read hits
system.cpu07.dtb.read_misses                       82                       # DTB read misses
system.cpu07.dtb.write_accesses                  2244                       # DTB write accesses
system.cpu07.dtb.write_acv                          7                       # DTB write access violations
system.cpu07.dtb.write_hits                     28199                       # DTB write hits
system.cpu07.dtb.write_misses                      14                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        172975                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       172975                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 23536.001694                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 20535.789920                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            170614                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        170614                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     55568500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.013649                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2361                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2361                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     48485000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.013649                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2361                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               125.830508                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         172975                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       172975                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 23536.001694                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 20535.789920                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             170614                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         170614                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      55568500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.013649                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2361                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2361                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     48485000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.013649                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2361                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          511.999816                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        172975                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       172975                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 23536.001694                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 20535.789920                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            170614                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        170614                       # number of overall hits
system.cpu07.icache.overall_miss_latency     55568500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.013649                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2361                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2361                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     48485000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.013649                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2361                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2360                       # number of replacements
system.cpu07.icache.sampled_refs                 2360                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              511.999816                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 296960                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.937557                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                 28550                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                     28466                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.20%      0.20% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  12      2.43%      2.63% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.20%      2.83% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 429     86.84%     89.68% # number of callpals executed
system.cpu07.kern.callpal::rdps                    14      2.83%     92.51% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.20%     92.71% # number of callpals executed
system.cpu07.kern.callpal::rti                     30      6.07%     98.79% # number of callpals executed
system.cpu07.kern.callpal::callsys                  6      1.21%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  494                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      697                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    197     41.47%     41.47% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     7      1.47%     42.95% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      1.89%     44.84% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   262     55.16%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                475                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     197     49.13%     49.13% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      7      1.75%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      2.24%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    188     46.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 401                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             6386347000     98.52%     98.52% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2788500      0.04%     98.56% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               6479500      0.10%     98.66% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              86914000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         6482529000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.717557                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                15                      
system.cpu07.kern.mode_good::user                  14                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.348837                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel        347569000     85.88%     85.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           57131000     14.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.062443                       # Percentage of non-idle cycles
system.cpu07.numCycles                       12962670                       # number of cpu cycles simulated
system.cpu07.num_insts                         172873                       # Number of instructions executed
system.cpu07.num_refs                           63074                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 19171.428571                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 16171.428571                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          531                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          531                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency      1342000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.116473                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           70                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      1132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.116473                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           70                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         34673                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        34673                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 20100.862482                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 17100.862482                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0             32586                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         32586                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     41950500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.060191                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            2087                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2087                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     35689500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.060191                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          2087                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       496000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0          597                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          597                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 41507.142857                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 38805.755396                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          457                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency      5811000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.234506                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0          140                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency      5394000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.232831                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses          139                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        24487                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        24487                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 55163.161249                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 52163.161249                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            22918                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        22918                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     86551000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.064075                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           1569                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1569                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     81844000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.064075                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         1569                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      3918000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               319.215411                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          59160                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        59160                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 35148.112691                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 32148.112691                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              55504                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          55504                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     128501500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.061799                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0             3656                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3656                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    117533500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.061799                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses           3656                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.806335                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          825.686780                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         59160                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        59160                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 35148.112691                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 32148.112691                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             55504                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         55504                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    128501500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.061799                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0            3656                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3656                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    117533500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.061799                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses          3656                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4414000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 2920                       # number of replacements
system.cpu08.dcache.sampled_refs                 2920                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              823.686780                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 932109                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1181                       # number of writebacks
system.cpu08.dtb.data_accesses                   2697                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                      59745                       # DTB hits
system.cpu08.dtb.data_misses                      364                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                   1825                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                      34735                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.write_accesses                   872                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                     25010                       # DTB write hits
system.cpu08.dtb.write_misses                      35                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        179272                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       179272                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 27458.465608                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 24458.465608                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            177382                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        177382                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     51896500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.010543                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1890                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1890                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     46226500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.010543                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1890                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1409.859038                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         179272                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       179272                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 27458.465608                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 24458.465608                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             177382                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         177382                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      51896500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.010543                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1890                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1890                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     46226500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.010543                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1890                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.992038                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          507.923370                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        179272                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       179272                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 27458.465608                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 24458.465608                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            177382                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        177382                       # number of overall hits
system.cpu08.icache.overall_miss_latency     51896500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.010543                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1890                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1890                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     46226500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.010543                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1890                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1809                       # number of replacements
system.cpu08.icache.sampled_refs                 1809                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              507.923370                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2550435                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle         2398463985000                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.941234                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                 26360                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                     26235                       # ITB hits
system.cpu08.itb.fetch_misses                     125                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                  57     11.05%     11.05% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.78%     11.82% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 340     65.89%     77.71% # number of callpals executed
system.cpu08.kern.callpal::rdps                    21      4.07%     81.78% # number of callpals executed
system.cpu08.kern.callpal::rti                     84     16.28%     98.06% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      1.74%     99.81% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.19%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  516                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1043                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    184     41.72%     41.72% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     7      1.59%     43.31% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    10      2.27%     45.58% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   240     54.42%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                441                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     184     49.07%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      7      1.87%     50.93% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     10      2.67%     53.60% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    174     46.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 375                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             6739775000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2345500      0.03%     98.62% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7557500      0.11%     98.73% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              86810000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         6836488000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.725000                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                67                      
system.cpu08.kern.mode_good::user                  67                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             141                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.475177                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     2398318527000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           26214000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu08.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.058766                       # Percentage of non-idle cycles
system.cpu08.numCycles                       13672976                       # number of cpu cycles simulated
system.cpu08.num_insts                         178887                       # Number of instructions executed
system.cpu08.num_refs                           60934                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0        18920                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency        15920                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           63                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       473000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.284091                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           25                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.284091                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           25                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          4102                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4102                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 21211.920530                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 18211.920530                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              3951                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          3951                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      3203000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.036811                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             151                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      2750000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.036811                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           151                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           75                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 20577.777778                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 21368.421053                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           30                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       926000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.600000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       812000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.506667                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2019                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2019                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 59964.285714                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 56964.285714                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             1991                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         1991                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1679000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.013868                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             28                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1595000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.013868                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           28                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      2212500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               400.833333                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           6121                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         6121                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 27273.743017                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 24273.743017                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               5942                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           5942                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       4882000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.029244                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              179                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          179                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      4345000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.029244                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            179                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.565836                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          579.416323                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          6121                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         6121                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 27273.743017                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 24273.743017                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              5942                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          5942                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      4882000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.029244                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             179                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          179                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      4345000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.029244                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           179                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      2212500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   54                       # number of replacements
system.cpu09.dcache.sampled_refs                   54                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              578.416323                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  21645                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                      9                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       6300                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       4190                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      2110                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         18897                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        18897                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16642.857143                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13642.857143                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             18869                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         18869                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency       466000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001482                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency       382000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001482                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                       56                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          18897                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        18897                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16642.857143                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13642.857143                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              18869                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          18869                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency        466000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001482                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency       382000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001482                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         18897                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        18897                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16642.857143                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13642.857143                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             18869                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         18869                       # number of overall hits
system.cpu09.icache.overall_miss_latency       466000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001482                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              28                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           28                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency       382000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001482                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   28                       # number of replacements
system.cpu09.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu09.icache.total_refs                   1568                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.995321                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  2283                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      2283                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 107     78.10%     78.10% # number of callpals executed
system.cpu09.kern.callpal::rdps                    14     10.22%     88.32% # number of callpals executed
system.cpu09.kern.callpal::rti                     16     11.68%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  137                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      153                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     37     26.62%     26.62% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     7      5.04%     31.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      6.47%     38.13% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    86     61.87%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                139                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      37     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      7      8.64%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9     11.11%     65.43% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     28     34.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  81                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             6816431500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2064000      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               6253500      0.09%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              12560000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         6837309000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.004679                       # Percentage of non-idle cycles
system.cpu09.numCycles                       13674618                       # number of cpu cycles simulated
system.cpu09.num_insts                          18897                       # Number of instructions executed
system.cpu09.num_refs                            6334                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 19676.470588                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 16676.470588                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           58                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           58                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       669000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.369565                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           34                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.369565                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           34                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          4155                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         4155                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 23403.846154                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 20403.846154                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              3999                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3999                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      3651000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.037545                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             156                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      3183000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.037545                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           156                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0        18050                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 17628.571429                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           32                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       722000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.555556                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           40                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.486111                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           35                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2019                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2019                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 58863.636364                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 55863.636364                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             1997                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         1997                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1295000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.010896                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             22                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1229000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.010896                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           22                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      2200500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               429.320000                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           6174                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         6174                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 27786.516854                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 24786.516854                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               5996                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           5996                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       4946000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.028831                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              178                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          178                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      4412000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.028831                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            178                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.564963                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          578.521906                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          6174                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         6174                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 27786.516854                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 24786.516854                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              5996                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          5996                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      4946000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.028831                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             178                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          178                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      4412000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.028831                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           178                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      2200500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   50                       # number of replacements
system.cpu10.dcache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              578.521906                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  21466                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                      5                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       6354                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       4247                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      2107                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         19006                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        19006                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16892.857143                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13892.857143                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             18978                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         18978                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency       473000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001473                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency       389000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001473                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                       56                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          19006                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        19006                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16892.857143                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13892.857143                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              18978                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          18978                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency        473000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001473                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency       389000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001473                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         19006                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        19006                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16892.857143                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13892.857143                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             18978                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         18978                       # number of overall hits
system.cpu10.icache.overall_miss_latency       473000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001473                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              28                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           28                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency       389000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001473                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   28                       # number of replacements
system.cpu10.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   1568                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.995292                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  2283                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      2283                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 107     78.10%     78.10% # number of callpals executed
system.cpu10.kern.callpal::rdps                    14     10.22%     88.32% # number of callpals executed
system.cpu10.kern.callpal::rti                     16     11.68%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  137                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      153                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     37     26.62%     26.62% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     7      5.04%     31.65% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      6.47%     38.13% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    86     61.87%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                139                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      37     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      7      8.64%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9     11.11%     65.43% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     28     34.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  81                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             6817297500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2050000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6041500      0.09%     99.82% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              12332000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         6837721000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.004708                       # Percentage of non-idle cycles
system.cpu10.numCycles                       13675442                       # number of cpu cycles simulated
system.cpu10.num_insts                          19006                       # Number of instructions executed
system.cpu10.num_refs                            6388                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 21848.484848                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 18848.484848                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           65                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       721000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.336735                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.336735                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          4183                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         4183                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 23685.567010                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 20685.567010                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              3989                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3989                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      4595000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.046378                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             194                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          194                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      4013000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.046378                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           194                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 16711.111111                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 16282.051282                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           32                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       752000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.584416                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       635000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.506494                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         2019                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2019                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 57888.888889                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 54888.888889                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             1992                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         1992                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      1563000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.013373                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             27                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      1482000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.013373                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           27                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      2190500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               305.718310                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           6202                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         6202                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 27864.253394                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 24864.253394                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               5981                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           5981                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       6158000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.035634                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              221                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          221                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      5495000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.035634                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            221                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.548812                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          561.983921                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          6202                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         6202                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 27864.253394                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 24864.253394                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              5981                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          5981                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      6158000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.035634                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             221                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          221                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      5495000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.035634                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           221                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      2190500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                   71                       # number of replacements
system.cpu11.dcache.sampled_refs                   71                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              561.983921                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  21706                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     12                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       6393                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       4281                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      2112                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         19095                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        19095                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0        16750                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency        13750                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             19067                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         19067                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency       469000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001466                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       385000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001466                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                       56                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          19095                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        19095                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0        16750                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency        13750                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              19067                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          19067                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency        469000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001466                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       385000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001466                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         19095                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        19095                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0        16750                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency        13750                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             19067                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         19067                       # number of overall hits
system.cpu11.icache.overall_miss_latency       469000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001466                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              28                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           28                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       385000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001466                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   28                       # number of replacements
system.cpu11.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   1568                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995104                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  2283                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      2283                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 107     78.10%     78.10% # number of callpals executed
system.cpu11.kern.callpal::rdps                    14     10.22%     88.32% # number of callpals executed
system.cpu11.kern.callpal::rti                     16     11.68%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  137                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      153                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     37     26.62%     26.62% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     7      5.04%     31.65% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      6.47%     38.13% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    86     61.87%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                139                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      37     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      7      8.64%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9     11.11%     65.43% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     28     34.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  81                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             6817057500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2217000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               5916500      0.09%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              12505000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         6837696000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004896                       # Percentage of non-idle cycles
system.cpu11.numCycles                       13675392                       # number of cpu cycles simulated
system.cpu11.num_insts                          19095                       # Number of instructions executed
system.cpu11.num_refs                            6427                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 18593.750000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 15593.750000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           61                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       595000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.344086                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       499000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.344086                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          4170                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         4170                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 25754.716981                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 22754.716981                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              4011                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4011                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      4095000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.038129                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             159                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      3618000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.038129                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           159                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 16666.666667                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 17270.270270                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           32                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       750000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.584416                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       639000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.480519                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           37                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         2019                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2019                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0        59950                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency        56950                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             1999                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         1999                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1199000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.009906                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             20                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1139000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.009906                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           20                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      2177500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               435.918367                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           6189                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         6189                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 29575.418994                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 26575.418994                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               6010                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6010                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       5294000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.028922                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              179                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          179                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      4757000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.028922                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            179                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.578878                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          592.770660                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          6189                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         6189                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 29575.418994                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 26575.418994                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              6010                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6010                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      5294000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.028922                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             179                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          179                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      4757000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.028922                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           179                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      2177500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   49                       # number of replacements
system.cpu12.dcache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              591.770660                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  21360                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                      5                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                       6375                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       4263                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      2112                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         19054                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        19054                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16392.857143                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13392.857143                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             19026                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         19026                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency       459000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001470                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       375000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001470                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                       56                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          19054                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        19054                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16392.857143                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13392.857143                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              19026                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          19026                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency        459000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001470                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       375000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001470                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         19054                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        19054                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16392.857143                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13392.857143                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             19026                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         19026                       # number of overall hits
system.cpu12.icache.overall_miss_latency       459000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001470                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              28                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           28                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       375000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001470                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   28                       # number of replacements
system.cpu12.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   1568                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.995246                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  2283                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      2283                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 107     78.10%     78.10% # number of callpals executed
system.cpu12.kern.callpal::rdps                    14     10.22%     88.32% # number of callpals executed
system.cpu12.kern.callpal::rti                     16     11.68%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  137                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      153                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     37     26.62%     26.62% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     7      5.04%     31.65% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      6.47%     38.13% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    86     61.87%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                139                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      37     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      7      8.64%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9     11.11%     65.43% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     28     34.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  81                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             6816768500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2027000      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5605500      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              12314000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         6836715000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.004754                       # Percentage of non-idle cycles
system.cpu12.numCycles                       13673430                       # number of cpu cycles simulated
system.cpu12.num_insts                          19054                       # Number of instructions executed
system.cpu12.num_refs                            6409                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 18714.285714                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 15714.285714                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           79                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       655000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.307018                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.307018                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          4475                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         4475                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 28966.981132                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 25966.981132                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              4263                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4263                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      6141000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.047374                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             212                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      5505000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.047374                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           212                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 13464.285714                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency        15850                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           35                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       754000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.615385                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       634000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.439560                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2029                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2029                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0        53400                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency        50400                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2004                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2004                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1335000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.012321                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             25                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1260000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.012321                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           25                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      2158500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               439.140000                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           6504                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         6504                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 31544.303797                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 28544.303797                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               6267                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           6267                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       7476000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.036439                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              237                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          237                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      6765000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.036439                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            237                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.569938                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          583.616410                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          6504                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         6504                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 31544.303797                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 28544.303797                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              6267                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          6267                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      7476000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.036439                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             237                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          237                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      6765000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.036439                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           237                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      2158500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   50                       # number of replacements
system.cpu13.dcache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              582.616410                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                  21957                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                      9                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       6725                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       4589                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      2136                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         19777                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        19777                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 16107.142857                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 13107.142857                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             19749                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         19749                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency       451000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001416                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       367000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001416                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                       56                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          19777                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        19777                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 16107.142857                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 13107.142857                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              19749                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          19749                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency        451000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001416                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       367000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001416                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         19777                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        19777                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 16107.142857                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 13107.142857                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             19749                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         19749                       # number of overall hits
system.cpu13.icache.overall_miss_latency       451000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001416                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              28                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           28                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       367000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001416                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   28                       # number of replacements
system.cpu13.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   1568                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.994801                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  2283                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      2283                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 107     78.10%     78.10% # number of callpals executed
system.cpu13.kern.callpal::rdps                    14     10.22%     88.32% # number of callpals executed
system.cpu13.kern.callpal::rti                     16     11.68%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  137                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      153                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     37     26.62%     26.62% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     7      5.04%     31.65% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      6.47%     38.13% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    86     61.87%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                139                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      37     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      7      8.64%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9     11.11%     65.43% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     28     34.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  81                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             6816889500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2007000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               5780500      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              12516000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         6837193000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.005199                       # Percentage of non-idle cycles
system.cpu13.numCycles                       13674386                       # number of cpu cycles simulated
system.cpu13.num_insts                          19777                       # Number of instructions executed
system.cpu13.num_refs                            6759                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0        18240                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency        15240                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           63                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       456000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.284091                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           25                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       381000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.284091                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           25                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          4102                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4102                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 22490.066225                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 19490.066225                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              3951                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3951                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      3396000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.036811                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             151                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      2943000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.036811                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           151                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 26018.867925                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 26340.425532                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           23                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1379000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.697368                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1238000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.618421                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         2019                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2019                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0        58500                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency        55500                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             1981                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         1981                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2223000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.018821                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             38                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2109000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.018821                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           38                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      2153500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               465.425532                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           6121                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         6121                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 29730.158730                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 26730.158730                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               5932                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5932                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       5619000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.030877                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              189                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          189                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      5052000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.030877                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            189                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.574565                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          588.354985                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          6121                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         6121                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 29730.158730                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 26730.158730                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              5932                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5932                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      5619000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.030877                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             189                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          189                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      5052000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.030877                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           189                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      2153500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   47                       # number of replacements
system.cpu14.dcache.sampled_refs                   47                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              588.354985                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  21875                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                      4                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                       6301                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       4190                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      2111                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         18900                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        18900                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 16285.714286                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 13285.714286                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             18872                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         18872                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency       456000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001481                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       372000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001481                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                       56                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          18900                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        18900                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 16285.714286                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 13285.714286                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              18872                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          18872                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency        456000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001481                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       372000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001481                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         18900                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        18900                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 16285.714286                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 13285.714286                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             18872                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         18872                       # number of overall hits
system.cpu14.icache.overall_miss_latency       456000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001481                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              28                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           28                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       372000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001481                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   28                       # number of replacements
system.cpu14.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   1568                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995171                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  2283                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      2283                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 107     78.10%     78.10% # number of callpals executed
system.cpu14.kern.callpal::rdps                    14     10.22%     88.32% # number of callpals executed
system.cpu14.kern.callpal::rti                     16     11.68%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  137                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      153                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     37     26.62%     26.62% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     7      5.04%     31.65% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      6.47%     38.13% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    86     61.87%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                139                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      37     45.68%     45.68% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      7      8.64%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9     11.11%     65.43% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     28     34.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  81                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             6814588500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               1999000      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               7159500      0.10%     99.82% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              12272000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         6836019000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004829                       # Percentage of non-idle cycles
system.cpu14.numCycles                       13672038                       # number of cpu cycles simulated
system.cpu14.num_insts                          18900                       # Number of instructions executed
system.cpu14.num_refs                            6335                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 13885.714286                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 10885.714286                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           59                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       486000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.372340                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       381000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.372340                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          4307                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         4307                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 22643.356643                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 19643.356643                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              4164                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          4164                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      3238000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.033202                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             143                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          143                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      2809000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.033202                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           143                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 21360.655738                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 20690.909091                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           23                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1303000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.726190                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1138000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.654762                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           55                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         2177                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2177                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 50647.058824                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 47647.058824                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             2092                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2092                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4305000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.039045                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             85                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4050000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.039045                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           85                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2129500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                35.811321                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0           6484                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         6484                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 33083.333333                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 30083.333333                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0               6256                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6256                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       7543000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.035163                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              228                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          228                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      6859000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.035163                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            228                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.670535                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          686.628135                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0          6484                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         6484                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 33083.333333                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 30083.333333                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0              6256                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6256                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      7543000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.035163                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             228                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          228                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      6859000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.035163                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           228                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2129500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   53                       # number of replacements
system.cpu15.dcache.sampled_refs                   53                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              686.628135                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   1898                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     10                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                       6678                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       4401                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      2277                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         20089                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        20089                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 15535.714286                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 12535.714286                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             20061                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         20061                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency       435000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001394                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              28                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           28                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       351000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            28                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                       56                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          20089                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        20089                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 15535.714286                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 12535.714286                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              20061                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          20061                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency        435000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001394                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               28                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       351000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001394                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             28                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         20089                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        20089                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 15535.714286                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 12535.714286                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             20061                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         20061                       # number of overall hits
system.cpu15.icache.overall_miss_latency       435000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001394                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              28                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           28                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       351000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001394                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            28                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   28                       # number of replacements
system.cpu15.icache.sampled_refs                   28                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   1568                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.994710                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  2535                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      2535                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 135     81.82%     81.82% # number of callpals executed
system.cpu15.kern.callpal::rdps                    14      8.48%     90.30% # number of callpals executed
system.cpu15.kern.callpal::rti                     16      9.70%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  165                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      181                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     42     25.15%     25.15% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     7      4.19%     29.34% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18     10.78%     40.12% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   100     59.88%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                167                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      42     38.53%     38.53% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      7      6.42%     44.95% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18     16.51%     61.47% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     42     38.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 109                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             6811041500     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               1974000      0.03%     99.66% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10176500      0.15%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              12862000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         6836054000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.420000                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              16                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.005290                       # Percentage of non-idle cycles
system.cpu15.numCycles                       13672108                       # number of cpu cycles simulated
system.cpu15.num_insts                          20089                       # Number of instructions executed
system.cpu15.num_refs                            6715                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   776192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  91                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        121                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                 69                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             69                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 32927.536232                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 20927.536232                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           2272000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                   69                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               69                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      1444000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                 69                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             12128                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         12128                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 97152.167216                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 85147.414908                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       1178261484                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               12128                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           12128                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   1032667848                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             12128                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3184.533849                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                 5170                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      16464040                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               12197                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12197                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 96788.840207                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 84784.114782                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         1180533484                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 12197                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12197                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    1034111848                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               12197                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              12197                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12197                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 96788.840207                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 84784.114782                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        1180533484                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                12197                       # number of overall misses
system.iocache.overall_misses::total            12197                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   1034111848                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              12197                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     12197                       # number of replacements
system.iocache.sampled_refs                     12197                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       12128                       # number of writebacks
system.l2.ReadExReq_accesses::0                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  4595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                  1714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  6439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0     414465000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1     138155000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  180398.258977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  483623.103851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  128735.828545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5     103616250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     828930000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  451732.970027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  636658.986175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9     165786000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10    828930000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    828930000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    828930000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13    165786000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    828930000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15     82893000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40048.850936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            828930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    4595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                    1714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    6439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15926                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       637818000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0            7963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     2654.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        3.465941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3        9.291715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        2.473365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5     1990.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6           15926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        8.679019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       12.231951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     3185.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10          15926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11          15926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12          15926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    3185.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14          15926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1592.600000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 15926                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     215                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                      66                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   47117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    6885                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    8988                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                       9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    4100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                     50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                     74                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                     57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     61                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                     62                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                     64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               71586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    46477222.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    154694.896450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    374480.752014                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    161006.543495                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    19918809.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6       418295000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    641556.748466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    444049.893843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14      418295000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      418295000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40001.243781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         206                       # number of ReadReq hits
system.l2.ReadReq_hits::1                          66                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       44413                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        5768                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        6390                       # number of ReadReq hits
system.l2.ReadReq_hits::5                          34                       # number of ReadReq hits
system.l2.ReadReq_hits::6                           8                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        3448                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        2796                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          45                       # number of ReadReq hits
system.l2.ReadReq_hits::10                         50                       # number of ReadReq hits
system.l2.ReadReq_hits::11                         74                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         57                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         61                       # number of ReadReq hits
system.l2.ReadReq_hits::14                         61                       # number of ReadReq hits
system.l2.ReadReq_hits::15                         63                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   63540                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              418295000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.041860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.057389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.162237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.289052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.381818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.111111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.159024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.252006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.016129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.015625                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                         9                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2704                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      1117                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      2598                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        21                       # number of ReadReq misses
system.l2.ReadReq_misses::6                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       652                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       942                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8046                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         321610000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         37.395349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1        121.818182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.170639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.167756                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          0.894526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        146.181818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6        893.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.960976                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          2.150883                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9        178.666667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10       160.800000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11       108.648649                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12       141.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13       131.803279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14       129.677419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15       125.625000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8040                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     95255000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                   87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1954                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  643                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  645                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  332                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 2310919.540230                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1      8042000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 102891.504606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 312674.961120                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 311705.426357                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 6092424.242424                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 6092424.242424                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 426857.749469                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 605572.289157                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 6092424.242424                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 7180357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 5913235.294118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12      8042000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 8377083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3655454.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15      2513125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40562.860951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           201050000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                     87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1954                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    643                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    471                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    332                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4502                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      182614000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      51.747126                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     180.080000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       2.303992                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3       7.001555                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       6.979845                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5     136.424242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     136.424242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       9.558386                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      13.560241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     136.424242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    160.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    132.411765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    180.080000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    187.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     81.854545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     56.275000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 4502                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    170487000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19366                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19366                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19366                       # number of Writeback hits
system.l2.Writeback_hits::total                 19366                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.429515                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      217                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                       72                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    51712                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     8599                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    15427                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       63                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                       10                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     5935                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     5040                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       50                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                      51                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                      75                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                      58                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      66                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                      63                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                      74                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                87512                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     113384090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     207870833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     170876.147417                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     440559.872836                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     138013.168087                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     43007758.620690                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        623612500                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     501497.788500                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     555804.367201                       # average overall miss latency
system.l2.demand_avg_miss_latency::9        249445000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10      1247225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::11      1247225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::12      1247225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::13       249445000                       # average overall miss latency
system.l2.demand_avg_miss_latency::14       623612500                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    113384090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40032.879913                       # average overall mshr miss latency
system.l2.demand_hits::0                          206                       # number of demand (read+write) hits
system.l2.demand_hits::1                           66                       # number of demand (read+write) hits
system.l2.demand_hits::2                        44413                       # number of demand (read+write) hits
system.l2.demand_hits::3                         5768                       # number of demand (read+write) hits
system.l2.demand_hits::4                         6390                       # number of demand (read+write) hits
system.l2.demand_hits::5                           34                       # number of demand (read+write) hits
system.l2.demand_hits::6                            8                       # number of demand (read+write) hits
system.l2.demand_hits::7                         3448                       # number of demand (read+write) hits
system.l2.demand_hits::8                         2796                       # number of demand (read+write) hits
system.l2.demand_hits::9                           45                       # number of demand (read+write) hits
system.l2.demand_hits::10                          50                       # number of demand (read+write) hits
system.l2.demand_hits::11                          74                       # number of demand (read+write) hits
system.l2.demand_hits::12                          57                       # number of demand (read+write) hits
system.l2.demand_hits::13                          61                       # number of demand (read+write) hits
system.l2.demand_hits::14                          61                       # number of demand (read+write) hits
system.l2.demand_hits::15                          63                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    63540                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1247225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.050691                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.083333                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.141147                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.329224                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.585791                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.460317                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.419040                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.445238                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.100000                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.013333                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.017241                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.075758                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.031746                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.148649                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         11                       # number of demand (read+write) misses
system.l2.demand_misses::1                          6                       # number of demand (read+write) misses
system.l2.demand_misses::2                       7299                       # number of demand (read+write) misses
system.l2.demand_misses::3                       2831                       # number of demand (read+write) misses
system.l2.demand_misses::4                       9037                       # number of demand (read+write) misses
system.l2.demand_misses::5                         29                       # number of demand (read+write) misses
system.l2.demand_misses::6                          2                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2487                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2244                       # number of demand (read+write) misses
system.l2.demand_misses::9                          5                       # number of demand (read+write) misses
system.l2.demand_misses::10                         1                       # number of demand (read+write) misses
system.l2.demand_misses::11                         1                       # number of demand (read+write) misses
system.l2.demand_misses::12                         1                       # number of demand (read+write) misses
system.l2.demand_misses::13                         5                       # number of demand (read+write) misses
system.l2.demand_misses::14                         2                       # number of demand (read+write) misses
system.l2.demand_misses::15                        11                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23972                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          959428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0         110.442396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         332.861111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.463451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           2.787068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           1.553510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5         380.412698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        2396.600000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           4.038079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.755159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         479.320000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        469.921569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        319.546667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        413.206897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        363.121212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        380.412698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        323.864865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    23966                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010681                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002283                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.086068                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.030690                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.033356                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.040543                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003673                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.041594                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.022453                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000013                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000137                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.284057                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    349.987485                       # Average occupied blocks per context
system.l2.occ_blocks::1                     74.794262                       # Average occupied blocks per context
system.l2.occ_blocks::2                   2820.262188                       # Average occupied blocks per context
system.l2.occ_blocks::3                   1005.646916                       # Average occupied blocks per context
system.l2.occ_blocks::4                   1092.999749                       # Average occupied blocks per context
system.l2.occ_blocks::5                   1328.528919                       # Average occupied blocks per context
system.l2.occ_blocks::6                    120.363535                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1362.946095                       # Average occupied blocks per context
system.l2.occ_blocks::8                    735.723622                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.442156                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.487961                       # Average occupied blocks per context
system.l2.occ_blocks::16                  9307.987909                       # Average occupied blocks per context
system.l2.overall_accesses::0                     217                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                      72                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   51712                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    8599                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   15427                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      63                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                      10                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    5935                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    5040                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      50                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                     51                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                     75                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                     58                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     66                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                     63                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                     74                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               87512                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    113384090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    207870833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    170876.147417                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    440559.872836                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    138013.168087                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    43007758.620690                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       623612500                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    501497.788500                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    555804.367201                       # average overall miss latency
system.l2.overall_avg_miss_latency::9       249445000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10     1247225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::11     1247225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::12     1247225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::13      249445000                       # average overall miss latency
system.l2.overall_avg_miss_latency::14      623612500                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   113384090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40032.879913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         206                       # number of overall hits
system.l2.overall_hits::1                          66                       # number of overall hits
system.l2.overall_hits::2                       44413                       # number of overall hits
system.l2.overall_hits::3                        5768                       # number of overall hits
system.l2.overall_hits::4                        6390                       # number of overall hits
system.l2.overall_hits::5                          34                       # number of overall hits
system.l2.overall_hits::6                           8                       # number of overall hits
system.l2.overall_hits::7                        3448                       # number of overall hits
system.l2.overall_hits::8                        2796                       # number of overall hits
system.l2.overall_hits::9                          45                       # number of overall hits
system.l2.overall_hits::10                         50                       # number of overall hits
system.l2.overall_hits::11                         74                       # number of overall hits
system.l2.overall_hits::12                         57                       # number of overall hits
system.l2.overall_hits::13                         61                       # number of overall hits
system.l2.overall_hits::14                         61                       # number of overall hits
system.l2.overall_hits::15                         63                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   63540                       # number of overall hits
system.l2.overall_miss_latency             1247225000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.050691                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.083333                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.141147                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.329224                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.585791                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.460317                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.419040                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.445238                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.100000                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.013333                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.017241                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.075758                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.031746                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.148649                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        11                       # number of overall misses
system.l2.overall_misses::1                         6                       # number of overall misses
system.l2.overall_misses::2                      7299                       # number of overall misses
system.l2.overall_misses::3                      2831                       # number of overall misses
system.l2.overall_misses::4                      9037                       # number of overall misses
system.l2.overall_misses::5                        29                       # number of overall misses
system.l2.overall_misses::6                         2                       # number of overall misses
system.l2.overall_misses::7                      2487                       # number of overall misses
system.l2.overall_misses::8                      2244                       # number of overall misses
system.l2.overall_misses::9                         5                       # number of overall misses
system.l2.overall_misses::10                        1                       # number of overall misses
system.l2.overall_misses::11                        1                       # number of overall misses
system.l2.overall_misses::12                        1                       # number of overall misses
system.l2.overall_misses::13                        5                       # number of overall misses
system.l2.overall_misses::14                        2                       # number of overall misses
system.l2.overall_misses::15                       11                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 23972                       # number of overall misses
system.l2.overall_mshr_hits                         6                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         959428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0        110.442396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        332.861111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.463451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          2.787068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          1.553510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5        380.412698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       2396.600000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          4.038079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.755159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        479.320000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       469.921569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       319.546667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       413.206897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       363.121212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       380.412698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       323.864865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23966                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    265742000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          15145                       # number of replacements
system.l2.sampled_refs                          15145                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18204.170798                       # Cycle average of tags in use
system.l2.total_refs                            67085                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7220                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               31089238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                     5.91                       # Real time elapsed on the host
host_tick_rate                             1650509487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   183815276                       # Number of instructions simulated
sim_seconds                                  0.009759                       # Number of seconds simulated
sim_ticks                                  9758979000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 15434.782609                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 12434.782609                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          333                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       710000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.121372                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           46                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.121372                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           46                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         16392                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        16392                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 20517.361111                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 17517.361111                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             16104                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         16104                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      5909000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.017570                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             288                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      5045000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.017570                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           288                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     36849000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          265                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          265                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 19341.772152                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 19144.927536                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          186                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1528000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.298113                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           79                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1321000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.260377                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           69                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         7739                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7739                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 47647.058824                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 44647.058824                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             7654                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7654                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4050000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.010983                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0             85                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      3795000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.010983                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses           85                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     17583500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                23.458824                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          24131                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        24131                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 26699.731903                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 23699.731903                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              23758                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          23758                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       9959000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.015457                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              373                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          373                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      8840000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.015457                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            373                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.809924                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003906                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          829.362516                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -4                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         24131                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        24131                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 26699.731903                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 23699.731903                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             23758                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         23758                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      9959000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.015457                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             373                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          373                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      8840000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.015457                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           373                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     54432500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                   85                       # number of replacements
system.cpu00.dcache.sampled_refs                   85                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              825.362516                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   1994                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     17                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      25199                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      17060                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      8139                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         84759                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        84759                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17701.298701                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14701.298701                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             84528                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         84528                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      4089000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002725                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             231                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3396000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002725                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           231                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                76.753247                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          84759                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        84759                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17701.298701                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14701.298701                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              84528                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          84528                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       4089000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002725                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              231                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          231                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3396000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002725                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            231                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         84759                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        84759                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17701.298701                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14701.298701                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             84528                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         84528                       # number of overall hits
system.cpu00.icache.overall_miss_latency      4089000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002725                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             231                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          231                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3396000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002725                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           231                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  231                       # number of replacements
system.cpu00.icache.sampled_refs                  231                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  17730                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.981484                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  5812                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      5812                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 416     89.66%     89.66% # number of callpals executed
system.cpu00.kern.callpal::rdps                    24      5.17%     94.83% # number of callpals executed
system.cpu00.kern.callpal::rti                     24      5.17%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  464                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      488                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    165     35.56%     35.56% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     4      0.86%     36.42% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      2.16%     38.58% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    10      2.16%     40.73% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   275     59.27%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                464                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     165     47.97%     47.97% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      4      1.16%     49.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      2.91%     52.03% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     10      2.91%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    155     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 344                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9636708500     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1979000      0.02%     98.70% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4012500      0.04%     98.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               6340000      0.06%     98.80% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             116722000      1.20%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9765762000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.563636                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              24                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.018516                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19531524                       # number of cpu cycles simulated
system.cpu00.num_insts                          84759                       # Number of instructions executed
system.cpu00.num_refs                           25247                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0        21400                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency        18400                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           77                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       749000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       644000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          6070                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6070                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 20020.920502                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 17020.920502                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              5831                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          5831                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      4785000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.039374                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             239                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          239                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      4068000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.039374                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           239                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 17333.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 17558.139535                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       884000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.542553                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       755000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.457447                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         2903                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2903                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 51968.750000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 48968.750000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             2871                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2871                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1663000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.011023                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1567000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.011023                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3775500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                11.112676                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           8973                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         8973                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 23793.357934                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 20793.357934                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               8702                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           8702                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       6448000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.030202                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              271                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          271                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      5635000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.030202                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            271                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.449229                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          460.010890                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          8973                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         8973                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 23793.357934                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 20793.357934                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              8702                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          8702                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      6448000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.030202                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             271                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          271                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      5635000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.030202                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           271                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3775500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   71                       # number of replacements
system.cpu01.dcache.sampled_refs                   71                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              460.010890                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                    789                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     15                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       9199                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       6182                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3017                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         28624                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        28624                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0        16260                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency        13260                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             28574                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         28574                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       813000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001747                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       663000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001747                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                70.360000                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          28624                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        28624                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0        16260                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency        13260                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              28574                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          28574                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        813000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001747                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       663000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001747                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         28624                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        28624                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0        16260                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency        13260                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             28574                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         28574                       # number of overall hits
system.cpu01.icache.overall_miss_latency       813000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001747                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              50                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           50                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       663000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001747                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   50                       # number of replacements
system.cpu01.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   3518                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.994864                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3046                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3046                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 154     79.38%     79.38% # number of callpals executed
system.cpu01.kern.callpal::rdps                    20     10.31%     89.69% # number of callpals executed
system.cpu01.kern.callpal::rti                     20     10.31%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  194                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     50     25.77%     25.77% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      5.15%     30.93% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    10      5.15%     36.08% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   124     63.92%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      50     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     10      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     40     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 110                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9736994500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3891500      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               6169000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              17315000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9764370000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.322581                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                20                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.005136                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19528740                       # number of cpu cycles simulated
system.cpu01.num_insts                          28624                       # Number of instructions executed
system.cpu01.num_refs                            9239                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0        13900                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency        10900                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       417000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.270270                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           30                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       327000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.270270                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           30                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          4997                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4997                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 20387.640449                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 17387.640449                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              4819                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4819                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      3629000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.035621                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             178                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          178                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      3095000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.035621                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           178                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 16196.078431                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 15355.555556                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           52                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       826000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.495146                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       691000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.436893                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2697                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2697                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52783.333333                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49783.333333                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2637                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2637                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      3167000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.022247                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      2987000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.022247                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           60                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3737500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 7.238636                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           7694                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7694                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 28554.621849                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 25554.621849                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               7456                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           7456                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       6796000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.030933                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              238                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          238                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      6082000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.030933                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            238                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.862105                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          882.795461                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          7694                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7694                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 28554.621849                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 25554.621849                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              7456                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          7456                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      6796000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.030933                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             238                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          238                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      6082000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.030933                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           238                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3737500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   88                       # number of replacements
system.cpu02.dcache.sampled_refs                   88                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              882.795461                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    637                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                     61                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       7928                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5108                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2820                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         22928                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        22928                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 18731.343284                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 15731.343284                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             22861                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         22861                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency      1255000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.002922                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0              67                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency      1054000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.002922                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses            67                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                88.895522                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          22928                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        22928                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 18731.343284                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 15731.343284                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              22861                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          22861                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency       1255000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.002922                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0               67                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency      1054000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.002922                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses             67                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         22928                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        22928                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 18731.343284                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 15731.343284                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             22861                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         22861                       # number of overall hits
system.cpu02.icache.overall_miss_latency      1255000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.002922                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0              67                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total           67                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency      1054000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.002922                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses            67                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                   67                       # number of replacements
system.cpu02.icache.sampled_refs                   67                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                   5956                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.995539                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3424                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3424                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 196     83.05%     83.05% # number of callpals executed
system.cpu02.kern.callpal::rdps                    20      8.47%     91.53% # number of callpals executed
system.cpu02.kern.callpal::rti                     20      8.47%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  236                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      256                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     73     30.93%     30.93% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      4.24%     35.17% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    10      4.24%     39.41% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   143     60.59%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                236                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      73     46.79%     46.79% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      6.41%     53.21% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     10      6.41%     59.62% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     63     40.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 156                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9732443500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3857500      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               6165000      0.06%     99.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              20717000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9763183000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.440559                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.004461                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19526366                       # number of cpu cycles simulated
system.cpu02.num_insts                          22928                       # Number of instructions executed
system.cpu02.num_refs                            7984                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0        20175                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency        17175                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           72                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           72                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       807000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       687000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.357143                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          5347                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5347                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 20648.936170                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 17648.936170                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              5159                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          5159                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      3882000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.035160                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             188                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      3318000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.035160                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           188                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 17196.078431                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 15270.833333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       877000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.542553                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       733000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.510638                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2677                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2677                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 51842.105263                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 48842.105263                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2639                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2639                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1970000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.014195                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             38                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1856000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.014195                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           38                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3616500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                 9.352941                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           8024                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8024                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 25893.805310                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 22893.805310                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               7798                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7798                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       5852000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.028166                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              226                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          226                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      5174000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.028166                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            226                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.707662                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          724.645799                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          8024                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8024                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 25893.805310                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 22893.805310                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              7798                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7798                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      5852000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.028166                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             226                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          226                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      5174000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.028166                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           226                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3616500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   68                       # number of replacements
system.cpu03.dcache.sampled_refs                   68                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              724.645799                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                    636                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                     15                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       8250                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       5459                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2791                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         24779                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        24779                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 17354.166667                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 14354.166667                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             24683                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         24683                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency      1666000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.003874                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0              96                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      1378000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.003874                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses            96                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs               253.156250                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          24779                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        24779                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 17354.166667                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 14354.166667                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              24683                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          24683                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency       1666000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.003874                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0               96                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      1378000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.003874                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses             96                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         24779                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        24779                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 17354.166667                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 14354.166667                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             24683                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         24683                       # number of overall hits
system.cpu03.icache.overall_miss_latency      1666000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.003874                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0              96                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total           96                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      1378000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.003874                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses            96                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                   96                       # number of replacements
system.cpu03.icache.sampled_refs                   96                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                  24303                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.995341                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3100                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3100                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 160     80.00%     80.00% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20     10.00%     90.00% # number of callpals executed
system.cpu03.kern.callpal::rti                     20     10.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  200                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      220                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     54     27.00%     27.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    10      5.00%     32.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      5.00%     37.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   126     63.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                200                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      54     45.76%     45.76% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     10      8.47%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10      8.47%     62.71% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     44     37.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 118                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9736418500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3734500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               6184000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              17923000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9764260000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.349206                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.004659                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19528520                       # number of cpu cycles simulated
system.cpu03.num_insts                          24779                       # Number of instructions executed
system.cpu03.num_refs                            8292                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 15030.303030                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 12030.303030                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          612                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          612                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency      1984000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.177419                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0          132                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency      1588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.177419                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses          132                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         33867                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        33867                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 16262.159934                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 13262.159934                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             31441                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31441                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     39452000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.071633                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            2426                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2426                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     32174000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.071633                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          2426                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          727                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          727                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 41350.194553                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 40732.510288                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          470                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          470                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     10627000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.353508                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          257                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          257                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency      9898000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.334250                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          243                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        27434                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27434                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54377.616015                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51377.616015                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            25236                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25236                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    119522000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.080120                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           2198                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2198                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    112928000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.080120                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         2198                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3567500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                16.776504                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0          61301                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        61301                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 34380.190311                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 31380.190311                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0              56677                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          56677                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     158974000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.075431                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0             4624                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4624                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency    145102000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.075431                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses           4624                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.890079                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          911.441146                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0         61301                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        61301                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 34380.190311                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 31380.190311                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0             56677                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total         56677                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    158974000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.075431                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0            4624                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4624                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency    145102000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.075431                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses          4624                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3567500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 4188                       # number of replacements
system.cpu04.dcache.sampled_refs                 4188                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              911.441146                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  70260                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   2677                       # number of writebacks
system.cpu04.dtb.data_accesses                   5815                       # DTB accesses
system.cpu04.dtb.data_acv                           7                       # DTB access violations
system.cpu04.dtb.data_hits                      62662                       # DTB hits
system.cpu04.dtb.data_misses                       96                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                      34503                       # DTB read hits
system.cpu04.dtb.read_misses                       82                       # DTB read misses
system.cpu04.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu04.dtb.write_acv                          7                       # DTB write access violations
system.cpu04.dtb.write_hits                     28159                       # DTB write hits
system.cpu04.dtb.write_misses                      14                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        171583                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       171583                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 22853.556485                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 19853.556485                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            169193                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        169193                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     54620000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.013929                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            2390                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2390                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     47450000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.013929                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          2390                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               117.080787                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         171583                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       171583                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 22853.556485                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 19853.556485                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             169193                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         169193                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      54620000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.013929                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             2390                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2390                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     47450000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.013929                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           2390                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.999870                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        171583                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       171583                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 22853.556485                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 19853.556485                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            169193                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        169193                       # number of overall hits
system.cpu04.icache.overall_miss_latency     54620000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.013929                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            2390                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         2390                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     47450000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.013929                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          2390                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 2389                       # number of replacements
system.cpu04.icache.sampled_refs                 2389                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.999870                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 279706                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.953193                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                 28130                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                     28046                       # ITB hits
system.cpu04.itb.fetch_misses                      84                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.18%      0.18% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      2.14%      2.32% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.18%      2.50% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 486     86.63%     89.13% # number of callpals executed
system.cpu04.kern.callpal::rdps                    20      3.57%     92.69% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.18%     92.87% # number of callpals executed
system.cpu04.kern.callpal::rti                     34      6.06%     98.93% # number of callpals executed
system.cpu04.kern.callpal::callsys                  6      1.07%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  561                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      768                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    217     40.19%     40.19% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      1.85%     42.04% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      1.85%     43.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   303     56.11%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                540                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     217     48.87%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      2.25%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      2.25%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    207     46.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 444                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             8900498000     98.88%     98.88% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4244500      0.05%     98.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7124500      0.08%     99.01% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              89141000      0.99%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9001008000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.683168                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                15                      
system.cpu04.kern.mode_good::user                  14                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              47                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.319149                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel        348746000     86.13%     86.13% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           56171000     13.87%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.046807                       # Percentage of non-idle cycles
system.cpu04.numCycles                       17999906                       # number of cpu cycles simulated
system.cpu04.num_insts                         171481                       # Number of instructions executed
system.cpu04.num_refs                           63038                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15213.114754                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12213.114754                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          570                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          570                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       928000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.096672                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           61                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.096672                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           61                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         30456                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        30456                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16280.558789                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13280.558789                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             28738                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         28738                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     27970000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.056409                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            1718                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1718                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     22816000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.056409                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          1718                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          617                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          617                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 31669.014085                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 31328.244275                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          475                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          475                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency      4497000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.230146                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          142                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency      4104000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.212318                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          131                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        18337                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        18337                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54049.701789                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51049.701789                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            17331                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        17331                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency     54374000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.054862                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           1006                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1006                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency     51356000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.054862                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         1006                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3607000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                17.922784                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0          48793                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        48793                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 30229.074890                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 27229.074890                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              46069                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          46069                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency      82344000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.055828                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0             2724                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2724                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency     74172000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.055828                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses           2724                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.814061                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          833.598326                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0         48793                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        48793                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 30229.074890                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 27229.074890                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             46069                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         46069                       # number of overall hits
system.cpu05.dcache.overall_miss_latency     82344000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.055828                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0            2724                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2724                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency     74172000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.055828                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses          2724                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3607000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 2098                       # number of replacements
system.cpu05.dcache.sampled_refs                 2098                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              832.598326                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                  37602                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   1049                       # number of writebacks
system.cpu05.dtb.data_accesses                   2698                       # DTB accesses
system.cpu05.dtb.data_acv                          21                       # DTB access violations
system.cpu05.dtb.data_hits                      49409                       # DTB hits
system.cpu05.dtb.data_misses                      364                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu05.dtb.read_acv                          12                       # DTB read access violations
system.cpu05.dtb.read_hits                      30541                       # DTB read hits
system.cpu05.dtb.read_misses                      326                       # DTB read misses
system.cpu05.dtb.write_accesses                   875                       # DTB write accesses
system.cpu05.dtb.write_acv                          9                       # DTB write access violations
system.cpu05.dtb.write_hits                     18868                       # DTB write hits
system.cpu05.dtb.write_misses                      38                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        144971                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       144971                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 17421.979866                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 14421.979866                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            143779                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        143779                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     20767000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.008222                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            1192                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1192                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     17191000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.008222                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          1192                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               107.077181                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         144971                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       144971                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 17421.979866                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 14421.979866                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             143779                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         143779                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      20767000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.008222                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             1192                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1192                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     17191000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.008222                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           1192                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        144971                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       144971                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 17421.979866                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 14421.979866                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            143779                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        143779                       # number of overall hits
system.cpu05.icache.overall_miss_latency     20767000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.008222                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            1192                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         1192                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     17191000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.008222                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          1192                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 1192                       # number of replacements
system.cpu05.icache.sampled_refs                 1192                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 127636                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.968941                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                 26333                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                     26208                       # ITB hits
system.cpu05.itb.fetch_misses                     125                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     12.11%     12.32% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.84%     13.15% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 297     62.00%     75.16% # number of callpals executed
system.cpu05.kern.callpal::rdps                    21      4.38%     79.54% # number of callpals executed
system.cpu05.kern.callpal::rti                     88     18.37%     97.91% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      1.88%     99.79% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.21%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  479                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1010                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    153     37.68%     37.68% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      2.46%     40.15% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    11      2.71%     42.86% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   232     57.14%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                406                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     153     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      3.16%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     11      3.48%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    142     44.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 316                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9700592500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3695500      0.04%     99.36% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7687000      0.08%     99.44% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              54430000      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         9766405000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.612069                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             146                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.458904                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       9126155000     99.74%     99.74% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user           24077000      0.26%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.031059                       # Percentage of non-idle cycles
system.cpu05.numCycles                       19532810                       # number of cpu cycles simulated
system.cpu05.num_insts                         144586                       # Number of instructions executed
system.cpu05.num_refs                           50570                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 14452.296820                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 11452.296820                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0         1535                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1535                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency      4090000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.155666                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0          283                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          283                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency      3241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.155666                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses          283                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         86219                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        86219                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 17546.292503                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 14546.292503                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             81337                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         81337                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     85661000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.056623                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            4882                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         4882                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     71015000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.056623                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          4882                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0         1803                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1803                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 38964.071856                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 36516.194332                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         1302                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1302                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     19521000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.277870                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0          501                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          501                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     18039000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.273988                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses          494                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        76662                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        76662                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 52801.760563                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 49801.760563                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            70982                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        70982                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    299914000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.074091                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           5680                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         5680                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    282874000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.074091                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         5680                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      7364000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                29.537867                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0         162881                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       162881                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 36505.870100                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 33505.870100                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0             152319                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         152319                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     385575000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.064845                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            10562                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        10562                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    353889000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.064845                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          10562                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.912720                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          934.625432                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0        162881                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       162881                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 36505.870100                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 33505.870100                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0            152319                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total        152319                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    385575000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.064845                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           10562                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        10562                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    353889000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.064845                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         10562                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      7364000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                 9309                       # number of replacements
system.cpu06.dcache.sampled_refs                 9309                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              934.625432                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 274968                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle         2405987332000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   5599                       # number of writebacks
system.cpu06.dtb.data_accesses                  33950                       # DTB accesses
system.cpu06.dtb.data_acv                          10                       # DTB access violations
system.cpu06.dtb.data_hits                     165837                       # DTB hits
system.cpu06.dtb.data_misses                      426                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                  19949                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                      87441                       # DTB read hits
system.cpu06.dtb.read_misses                      347                       # DTB read misses
system.cpu06.dtb.write_accesses                 14001                       # DTB write accesses
system.cpu06.dtb.write_acv                         10                       # DTB write access violations
system.cpu06.dtb.write_hits                     78396                       # DTB write hits
system.cpu06.dtb.write_misses                      79                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        485039                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       485039                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 19523.491986                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 16523.430809                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            476866                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        476866                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    159565500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.016850                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            8173                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         8173                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    135046000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.016850                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          8173                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                94.227484                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         485039                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       485039                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 19523.491986                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 16523.430809                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             476866                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         476866                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     159565500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.016850                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             8173                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         8173                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    135046000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.016850                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           8173                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.999863                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          511.929676                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        485039                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       485039                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 19523.491986                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 16523.430809                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            476866                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        476866                       # number of overall hits
system.cpu06.icache.overall_miss_latency    159565500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.016850                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            8173                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         8173                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    135046000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.016850                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          8173                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 8172                       # number of replacements
system.cpu06.icache.sampled_refs                 8172                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              511.929676                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 770027                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle         2405753038000                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.876189                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                134918                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    134600                       # ITB hits
system.cpu06.itb.fetch_misses                     318                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                  33      2.59%      2.59% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  63      4.95%      7.55% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.31%      7.86% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 952     74.84%     82.70% # number of callpals executed
system.cpu06.kern.callpal::rdps                    22      1.73%     84.43% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.08%     84.51% # number of callpals executed
system.cpu06.kern.callpal::rdusp                    1      0.08%     84.59% # number of callpals executed
system.cpu06.kern.callpal::rti                    117      9.20%     93.79% # number of callpals executed
system.cpu06.kern.callpal::callsys                 38      2.99%     96.78% # number of callpals executed
system.cpu06.kern.callpal::rdunique                40      3.14%     99.92% # number of callpals executed
system.cpu06.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 1272                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     2046                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    486     44.63%     44.63% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      0.92%     45.55% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    10      0.92%     46.46% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   583     53.54%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1089                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     484     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      1.02%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     10      1.02%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    474     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 978                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9602016500     98.31%     98.31% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3868000      0.04%     98.35% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               8546500      0.09%     98.44% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             152389000      1.56%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9766820000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.995885                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.813036                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  96                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             180                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                96                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.533333                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      16623501000     98.58%     98.58% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user          239772000      1.42%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     63                       # number of times the context was actually changed
system.cpu06.kern.syscall::2                        1      5.26%      5.26% # number of syscalls executed
system.cpu06.kern.syscall::4                        5     26.32%     31.58% # number of syscalls executed
system.cpu06.kern.syscall::17                       4     21.05%     52.63% # number of syscalls executed
system.cpu06.kern.syscall::54                       1      5.26%     57.89% # number of syscalls executed
system.cpu06.kern.syscall::71                       3     15.79%     73.68% # number of syscalls executed
system.cpu06.kern.syscall::74                       2     10.53%     84.21% # number of syscalls executed
system.cpu06.kern.syscall::144                      1      5.26%     89.47% # number of syscalls executed
system.cpu06.kern.syscall::256                      1      5.26%     94.74% # number of syscalls executed
system.cpu06.kern.syscall::257                      1      5.26%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   19                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.123811                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19533640                       # number of cpu cycles simulated
system.cpu06.num_insts                         484603                       # Number of instructions executed
system.cpu06.num_refs                          167335                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        64993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        64993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  5506.679389                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  2506.679389                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        62897                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        62897                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     11542000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.032250                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0         2096                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         2096                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      5254000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.032250                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses         2096                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        230414                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       230414                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 34332.926805                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 31332.926805                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0            180397                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        180397                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency   1717230000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.217074                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           50017                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        50017                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency   1567179000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.217074                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         50017                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        63641                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        63641                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 39731.457458                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 49342.977485                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         3900                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         3900                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency   2373597000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.938719                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0        59741                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        59741                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency   2237556000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.712544                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses        45347                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        96342                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        96342                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 31502.666159                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 28502.666159                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            64836                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        64836                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    992523000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.327022                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0          31506                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        31506                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    898005000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.327022                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses        31506                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency     15993500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                69.187195                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         326756                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       326756                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 33239.122702                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 30239.122702                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             245233                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         245233                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency    2709753000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.249492                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            81523                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        81523                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency   2465184000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.249492                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          81523                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.781076                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          799.822014                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        326756                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       326756                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 33239.122702                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 30239.122702                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            245233                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        245233                       # number of overall hits
system.cpu07.dcache.overall_miss_latency   2709753000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.249492                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           81523                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        81523                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency   2465184000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.249492                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         81523                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency     15993500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 5326                       # number of replacements
system.cpu07.dcache.sampled_refs                 5326                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              799.822014                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 368491                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   2015                       # number of writebacks
system.cpu07.dtb.data_accesses                 384750                       # DTB accesses
system.cpu07.dtb.data_acv                          21                       # DTB access violations
system.cpu07.dtb.data_hits                     454630                       # DTB hits
system.cpu07.dtb.data_misses                      451                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                 250724                       # DTB read accesses
system.cpu07.dtb.read_acv                          12                       # DTB read access violations
system.cpu07.dtb.read_hits                     294752                       # DTB read hits
system.cpu07.dtb.read_misses                      402                       # DTB read misses
system.cpu07.dtb.write_accesses                134026                       # DTB write accesses
system.cpu07.dtb.write_acv                          9                       # DTB write access violations
system.cpu07.dtb.write_hits                    159878                       # DTB write hits
system.cpu07.dtb.write_misses                      49                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       1547295                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1547295                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18839.110776                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15838.922381                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           1544641                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1544641                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     49999000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.001715                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2654                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2654                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     42036500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.001715                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2654                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               576.678975                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        1547295                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1547295                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18839.110776                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15838.922381                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            1544641                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1544641                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      49999000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.001715                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2654                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2654                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     42036500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.001715                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2654                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       1547295                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1547295                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18839.110776                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15838.922381                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           1544641                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       1544641                       # number of overall hits
system.cpu07.icache.overall_miss_latency     49999000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.001715                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2654                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2654                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     42036500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.001715                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2654                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2654                       # number of replacements
system.cpu07.icache.sampled_refs                 2654                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                1530506                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.279412                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               1358918                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   1358750                       # ITB hits
system.cpu07.itb.fetch_misses                     168                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                 112     14.29%     14.29% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  67      8.55%     22.83% # number of callpals executed
system.cpu07.kern.callpal::tbi                      5      0.64%     23.47% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 439     55.99%     79.46% # number of callpals executed
system.cpu07.kern.callpal::rdps                    28      3.57%     83.04% # number of callpals executed
system.cpu07.kern.callpal::rti                     96     12.24%     95.28% # number of callpals executed
system.cpu07.kern.callpal::callsys                 13      1.66%     96.94% # number of callpals executed
system.cpu07.kern.callpal::imb                      2      0.26%     97.19% # number of callpals executed
system.cpu07.kern.callpal::rdunique                22      2.81%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  784                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                     1439                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    212     38.55%     38.55% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      1.82%     40.36% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     5      0.91%     41.27% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   323     58.73%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                550                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     212     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      2.30%     51.03% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      5      1.15%     52.18% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    208     47.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 435                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9654605000     98.84%     98.84% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4242500      0.04%     98.89% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               4362500      0.04%     98.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             104288000      1.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9767498000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.643963                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                89                      
system.cpu07.kern.mode_good::user                  89                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel             163                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                89                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.546012                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       8752166000     57.09%     57.09% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         6579135000     42.91%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu07.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu07.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    4                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.720588                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19534996                       # number of cpu cycles simulated
system.cpu07.num_insts                        1546823                       # Number of instructions executed
system.cpu07.num_refs                          456119                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        63038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        63038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5803.395889                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2803.395889                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0        60800                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        60800                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     12988000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.035502                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0         2238                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         2238                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      6274000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.035502                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses         2238                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        198118                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       198118                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 35042.585455                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 32042.585455                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0            150637                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        150637                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency   1663857000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.239660                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           47481                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        47481                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency   1521414000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.239660                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         47481                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        61684                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        61684                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 41136.936634                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 49660.900769                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         2109                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         2109                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency   2450733000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.965810                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        59575                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        59575                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency   2311119000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.754458                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        46538                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       133787                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       133787                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 34385.116173                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 31385.116173                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            94234                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        94234                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency   1360034500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.295642                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          39553                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        39553                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency   1241375500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.295642                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        39553                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      5227000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                30.463931                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0         331905                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       331905                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 34743.795528                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 31743.795528                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0             244871                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         244871                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    3023891500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.262226                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            87034                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        87034                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   2762789500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.262226                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          87034                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.799335                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          818.519146                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0        331905                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       331905                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 34743.795528                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 31743.795528                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0            244871                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total        244871                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   3023891500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.262226                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           87034                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        87034                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   2762789500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.262226                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         87034                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      5227000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                12185                       # number of replacements
system.cpu08.dcache.sampled_refs                12185                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              816.519146                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 371203                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   7511                       # number of writebacks
system.cpu08.dtb.data_accesses                 309966                       # DTB accesses
system.cpu08.dtb.data_acv                           5                       # DTB access violations
system.cpu08.dtb.data_hits                     455934                       # DTB hits
system.cpu08.dtb.data_misses                      529                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                 197254                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     260544                       # DTB read hits
system.cpu08.dtb.read_misses                      416                       # DTB read misses
system.cpu08.dtb.write_accesses                112712                       # DTB write accesses
system.cpu08.dtb.write_acv                          5                       # DTB write access violations
system.cpu08.dtb.write_hits                    195390                       # DTB write hits
system.cpu08.dtb.write_misses                     113                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       1339597                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1339597                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 18489.744916                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 15489.572561                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           1333795                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       1333795                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency    107277500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.004331                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            5802                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         5802                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     89870500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.004331                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          5802                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               224.693846                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        1339597                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1339597                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 18489.744916                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 15489.572561                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            1333795                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        1333795                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency     107277500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.004331                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             5802                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         5802                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     89870500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.004331                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           5802                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.999996                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          511.997832                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       1339597                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1339597                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 18489.744916                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 15489.572561                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           1333795                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       1333795                       # number of overall hits
system.cpu08.icache.overall_miss_latency    107277500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.004331                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            5802                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         5802                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     89870500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.004331                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          5802                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 5801                       # number of replacements
system.cpu08.icache.sampled_refs                 5801                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              511.997832                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1303449                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.256601                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                998645                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                    998462                       # ITB hits
system.cpu08.itb.fetch_misses                     183                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                  15      1.62%      1.62% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  72      7.78%      9.41% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 639     69.08%     78.49% # number of callpals executed
system.cpu08.kern.callpal::rdps                    21      2.27%     80.76% # number of callpals executed
system.cpu08.kern.callpal::wrusp                    1      0.11%     80.86% # number of callpals executed
system.cpu08.kern.callpal::rti                    135     14.59%     95.46% # number of callpals executed
system.cpu08.kern.callpal::callsys                 21      2.27%     97.73% # number of callpals executed
system.cpu08.kern.callpal::imb                      2      0.22%     97.95% # number of callpals executed
system.cpu08.kern.callpal::rdunique                19      2.05%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  925                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1668                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    348     43.50%     43.50% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      1.25%     44.75% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    18      2.25%     47.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   424     53.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                800                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     346     49.01%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      1.42%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     18      2.55%     52.97% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    332     47.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 706                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            10370774500     98.54%     98.54% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               4111500      0.04%     98.58% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              13030000      0.12%     98.70% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             136747000      1.30%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        10524663000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                0.994253                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.783019                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel               112                      
system.cpu08.kern.mode_good::user                 113                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             206                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               113                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.543689                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      10289955000     62.44%     62.44% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         6190004000     37.56%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     72                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu08.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu08.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu08.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu08.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu08.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu08.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu08.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                   13                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.743399                       # Percentage of non-idle cycles
system.cpu08.numCycles                       21051352                       # number of cpu cycles simulated
system.cpu08.num_insts                        1339062                       # Number of instructions executed
system.cpu08.num_refs                          457506                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0        17000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency        14000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           71                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           71                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       663000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.354545                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       546000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.354545                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          6052                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         6052                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 19381.742739                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 16381.742739                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              5811                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          5811                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      4671000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.039822                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             241                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          241                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      3948000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.039822                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           241                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0           88                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           88                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 15377.777778                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 14743.589744                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       692000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.511364                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       575000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.443182                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2903                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2903                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 51566.666667                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 48566.666667                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2873                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2873                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1547000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.010334                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             30                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1457000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.010334                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           30                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      2724500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                30.322222                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           8955                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8955                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 22944.649446                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 19944.649446                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               8684                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           8684                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       6218000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.030262                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              271                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          271                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      5405000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.030262                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            271                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.561306                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          574.777598                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          8955                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8955                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 22944.649446                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 19944.649446                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              8684                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          8684                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      6218000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.030262                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             271                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          271                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      5405000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.030262                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           271                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      2724500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   90                       # number of replacements
system.cpu09.dcache.sampled_refs                   90                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              573.777598                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                   2729                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     15                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       9173                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       6162                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      3011                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         28564                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        28564                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 17490.196078                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 14490.196078                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             28513                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         28513                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency       892000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001785                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              51                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency       739000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001785                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            51                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               605.470588                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          28564                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        28564                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 17490.196078                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 14490.196078                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              28513                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          28513                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency        892000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001785                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               51                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency       739000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001785                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         28564                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        28564                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 17490.196078                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 14490.196078                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             28513                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         28513                       # number of overall hits
system.cpu09.icache.overall_miss_latency       892000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001785                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              51                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           51                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency       739000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001785                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            51                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   51                       # number of replacements
system.cpu09.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu09.icache.total_refs                  30879                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.995024                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  3046                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      3046                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 154     79.38%     79.38% # number of callpals executed
system.cpu09.kern.callpal::rdps                    20     10.31%     89.69% # number of callpals executed
system.cpu09.kern.callpal::rti                     20     10.31%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  194                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     50     25.77%     25.77% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      5.15%     30.93% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    10      5.15%     36.08% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   124     63.92%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      50     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     10      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     40     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 110                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9738180500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2911500      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               6853000      0.07%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              17282000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9765227000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.322581                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.004976                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19530454                       # number of cpu cycles simulated
system.cpu09.num_insts                          28564                       # Number of instructions executed
system.cpu09.num_refs                            9213                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 14971.428571                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 11971.428571                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           69                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       524000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.336538                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.336538                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          5975                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5975                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 17780.269058                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 14780.269058                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              5752                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          5752                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      3965000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.037322                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             223                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          223                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      3296000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.037322                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           223                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0           85                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           85                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0        17500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 16864.864865                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       735000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.494118                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           42                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       624000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.435294                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           37                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2903                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2903                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 51357.142857                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 48357.142857                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             2875                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2875                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1438000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.009645                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             28                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1354000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.009645                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           28                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      2698500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                 8.690476                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           8878                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8878                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 21525.896414                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 18525.896414                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               8627                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           8627                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       5403000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.028272                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              251                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      4650000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.028272                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            251                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.559108                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_%::1                -0.000663                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          572.526836                       # Average occupied blocks per context
system.cpu10.dcache.occ_blocks::1           -0.678422                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          8878                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8878                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 21525.896414                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 18525.896414                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              8627                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          8627                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      5403000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.028272                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             251                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          251                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      4650000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.028272                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           251                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      2698500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   84                       # number of replacements
system.cpu10.dcache.sampled_refs                   84                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              571.848414                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                    730                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                      9                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       9087                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       6079                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      3008                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         28383                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        28383                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0        17740                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency        14740                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             28333                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         28333                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency       887000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001762                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency       737000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001762                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                70.360000                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          28383                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        28383                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0        17740                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency        14740                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              28333                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          28333                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency        887000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001762                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency       737000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001762                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         28383                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        28383                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0        17740                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency        14740                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             28333                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         28333                       # number of overall hits
system.cpu10.icache.overall_miss_latency       887000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001762                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              50                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           50                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency       737000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001762                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   50                       # number of replacements
system.cpu10.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   3518                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.995146                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  3046                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      3046                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 154     79.38%     79.38% # number of callpals executed
system.cpu10.kern.callpal::rdps                    20     10.31%     89.69% # number of callpals executed
system.cpu10.kern.callpal::rti                     20     10.31%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  194                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     50     25.77%     25.77% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      5.15%     30.93% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    10      5.15%     36.08% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   124     63.92%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      50     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     10      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     40     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 110                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9737468500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2813500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6866000      0.07%     99.83% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              17036000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9764184000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.322581                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.004854                       # Percentage of non-idle cycles
system.cpu10.numCycles                       19528368                       # number of cpu cycles simulated
system.cpu10.num_insts                          28383                       # Number of instructions executed
system.cpu10.num_refs                            9127                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 21064.516129                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 18064.516129                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           67                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       653000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.316327                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           31                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       560000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.316327                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           31                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          5923                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5923                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 15621.848739                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 12621.848739                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              5685                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          5685                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      3718000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.040182                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             238                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          238                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      3004000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.040182                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           238                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           83                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0        18450                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 16945.945946                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       738000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.481928                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           40                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       627000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.445783                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           37                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         2903                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2903                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 52235.294118                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 49235.294118                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             2869                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2869                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      1776000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.011712                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             34                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      1674000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.011712                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           34                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      2681500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                 9.807018                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           8826                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         8826                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 20198.529412                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 17198.529412                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               8554                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           8554                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       5494000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.030818                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              272                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          272                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      4678000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.030818                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            272                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.542214                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          555.226825                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          8826                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         8826                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 20198.529412                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 17198.529412                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              8554                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          8554                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      5494000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.030818                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             272                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          272                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      4678000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.030818                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           272                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      2681500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  114                       # number of replacements
system.cpu11.dcache.sampled_refs                  114                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              555.226825                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   1118                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     20                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       9027                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       6021                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3006                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         28255                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        28255                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0        17220                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency        14220                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             28205                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         28205                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency       861000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001770                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       711000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                70.360000                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          28255                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        28255                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0        17220                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency        14220                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              28205                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          28205                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency        861000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001770                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       711000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001770                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         28255                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        28255                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0        17220                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency        14220                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             28205                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         28205                       # number of overall hits
system.cpu11.icache.overall_miss_latency       861000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001770                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              50                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           50                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       711000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001770                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   50                       # number of replacements
system.cpu11.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   3518                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995148                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  3046                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      3046                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 154     79.38%     79.38% # number of callpals executed
system.cpu11.kern.callpal::rdps                    20     10.31%     89.69% # number of callpals executed
system.cpu11.kern.callpal::rti                     20     10.31%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  194                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     50     25.77%     25.77% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      5.15%     30.93% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    10      5.15%     36.08% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   124     63.92%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      50     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     10      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     40     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 110                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9737366500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3127500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6509000      0.07%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              17396000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         9764399000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.322581                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004852                       # Percentage of non-idle cycles
system.cpu11.numCycles                       19528798                       # number of cpu cycles simulated
system.cpu11.num_insts                          28255                       # Number of instructions executed
system.cpu11.num_refs                            9067                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 15947.368421                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 12947.368421                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           77                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       606000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.330435                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.330435                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          6120                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         6120                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0        20460                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency        17460                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              5870                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          5870                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      5115000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.040850                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             250                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      4365000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.040850                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           250                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 16352.941176                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 16395.348837                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       834000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.542553                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       705000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.457447                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         2903                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2903                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 50041.666667                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 47041.666667                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             2879                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2879                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1201000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.008267                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1129000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.008267                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      2669500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                10.226190                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           9023                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         9023                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 23051.094891                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 20051.094891                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               8749                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           8749                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6316000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.030367                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              274                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          274                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5494000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.030367                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            274                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.573285                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          587.044035                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          9023                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         9023                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 23051.094891                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 20051.094891                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              8749                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          8749                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6316000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.030367                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             274                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          274                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5494000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.030367                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           274                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      2669500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                   84                       # number of replacements
system.cpu12.dcache.sampled_refs                   84                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              586.044035                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                    859                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     11                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                       9252                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       6235                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3017                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         28733                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        28733                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0        17480                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency        14480                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             28683                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         28683                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency       874000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001740                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       724000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001740                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                70.360000                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          28733                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        28733                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0        17480                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency        14480                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              28683                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          28683                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency        874000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001740                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       724000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001740                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         28733                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        28733                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0        17480                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency        14480                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             28683                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         28683                       # number of overall hits
system.cpu12.icache.overall_miss_latency       874000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001740                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              50                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           50                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       724000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001740                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   50                       # number of replacements
system.cpu12.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   3518                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.994988                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3046                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3046                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 154     79.38%     79.38% # number of callpals executed
system.cpu12.kern.callpal::rdps                    20     10.31%     89.69% # number of callpals executed
system.cpu12.kern.callpal::rti                     20     10.31%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  194                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     50     25.77%     25.77% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      5.15%     30.93% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    10      5.15%     36.08% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   124     63.92%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      50     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     10      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     40     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 110                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             9739530500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2785500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               6184000      0.06%     99.83% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              17028000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         9765528000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.322581                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.005012                       # Percentage of non-idle cycles
system.cpu12.numCycles                       19531056                       # number of cpu cycles simulated
system.cpu12.num_insts                          28733                       # Number of instructions executed
system.cpu12.num_refs                            9292                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 14894.736842                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 11894.736842                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       566000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.316667                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       452000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.316667                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          6205                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         6205                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 21339.694656                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 18339.694656                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              5943                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          5943                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      5591000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.042224                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             262                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          262                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      4805000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.042224                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           262                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 13642.857143                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 14363.636364                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           43                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       764000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.565657                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       632000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           44                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2908                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2908                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 49812.500000                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 46812.500000                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2876                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2876                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1594000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.011004                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1498000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.011004                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      2657500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                13.241379                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           9113                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         9113                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 24438.775510                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 21438.775510                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               8819                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           8819                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       7185000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.032262                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              294                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          294                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      6303000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.032262                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            294                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.563662                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          577.189831                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          9113                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         9113                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 24438.775510                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 21438.775510                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              8819                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          8819                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      7185000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.032262                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             294                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          294                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      6303000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.032262                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           294                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      2657500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   87                       # number of replacements
system.cpu13.dcache.sampled_refs                   87                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              576.189831                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   1152                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     17                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       9352                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       6325                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      3027                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         28937                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        28937                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0        17680                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency        14680                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             28887                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         28887                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency       884000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001728                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       734000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001728                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                70.360000                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          28937                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        28937                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0        17680                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency        14680                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              28887                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          28887                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency        884000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001728                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       734000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001728                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         28937                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        28937                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0        17680                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency        14680                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             28887                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         28887                       # number of overall hits
system.cpu13.icache.overall_miss_latency       884000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001728                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              50                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           50                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       734000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001728                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   50                       # number of replacements
system.cpu13.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   3518                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.994882                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3046                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3046                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 154     79.38%     79.38% # number of callpals executed
system.cpu13.kern.callpal::rdps                    20     10.31%     89.69% # number of callpals executed
system.cpu13.kern.callpal::rti                     20     10.31%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  194                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     50     25.77%     25.77% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      5.15%     30.93% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    10      5.15%     36.08% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   124     63.92%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      50     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     10      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     40     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 110                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9739268500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2773500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               6459000      0.07%     99.82% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              17269000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9765770000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.322581                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.005118                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19531540                       # number of cpu cycles simulated
system.cpu13.num_insts                          28937                       # Number of instructions executed
system.cpu13.num_refs                            9392                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 15545.454545                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 12545.454545                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           78                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       513000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.297297                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       414000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.297297                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          6119                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         6119                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 20065.843621                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 17065.843621                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              5876                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          5876                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      4876000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.039712                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             243                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      4147000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.039712                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           243                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0        22250                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 23176.470588                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           33                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           33                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1335000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.645161                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           60                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1182000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.548387                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           51                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         2903                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2903                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 52111.111111                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 49111.111111                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             2858                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2858                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2345000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.015501                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             45                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2210000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.015501                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           45                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      2646500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                 8.684211                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           9022                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         9022                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 25072.916667                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 22072.916667                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               8734                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           8734                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       7221000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.031922                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              288                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          288                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      6357000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.031922                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            288                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.567973                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          581.604052                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          9022                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         9022                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 25072.916667                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 22072.916667                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              8734                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          8734                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      7221000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.031922                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             288                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          288                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      6357000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.031922                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           288                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      2646500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   76                       # number of replacements
system.cpu14.dcache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              581.604052                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                    660                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                      9                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                       9246                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       6230                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      3016                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         28716                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        28716                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0        17520                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency        14520                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             28666                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         28666                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency       876000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001741                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       726000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001741                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                70.360000                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          28716                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        28716                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0        17520                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency        14520                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              28666                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          28666                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency        876000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001741                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       726000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001741                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         28716                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        28716                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0        17520                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency        14520                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             28666                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         28666                       # number of overall hits
system.cpu14.icache.overall_miss_latency       876000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001741                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              50                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           50                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       726000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001741                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   50                       # number of replacements
system.cpu14.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   3518                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.994860                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3046                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3046                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 154     79.38%     79.38% # number of callpals executed
system.cpu14.kern.callpal::rdps                    20     10.31%     89.69% # number of callpals executed
system.cpu14.kern.callpal::rti                     20     10.31%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  194                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     50     25.77%     25.77% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      5.15%     30.93% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    10      5.15%     36.08% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   124     63.92%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      50     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     10      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     40     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 110                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9739320500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2762500      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               8011000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              16951000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9767045000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.322581                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.005140                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19534090                       # number of cpu cycles simulated
system.cpu14.num_insts                          28716                       # Number of instructions executed
system.cpu14.num_refs                            9286                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 13756.097561                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 10756.097561                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       564000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.336066                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           41                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       441000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.336066                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           41                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          6536                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         6536                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 21510.288066                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 18510.288066                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              6293                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          6293                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      5227000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.037179                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             243                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      4498000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.037179                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           243                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 21338.235294                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 22456.140351                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           37                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1451000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.647619                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           68                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1280000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.542857                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           57                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3178                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3178                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 48662.921348                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 45662.921348                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3089                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3089                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4331000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.028005                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             89                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4064000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.028005                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           89                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2615500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                62.714286                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0           9714                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         9714                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 28789.156627                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 25789.156627                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0               9382                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           9382                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       9558000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.034177                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              332                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          332                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      8562000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.034177                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            332                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.675697                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          691.913522                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0          9714                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         9714                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 28789.156627                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 25789.156627                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0              9382                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total          9382                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      9558000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.034177                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             332                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          332                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      8562000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.034177                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           332                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2615500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   91                       # number of replacements
system.cpu15.dcache.sampled_refs                   91                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              691.913522                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   5707                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     16                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                       9961                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       6658                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      3303                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         30899                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        30899                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0        17760                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency        14760                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             30849                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         30849                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency       888000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001618                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       738000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001618                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                70.360000                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          30899                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        30899                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0        17760                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency        14760                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              30849                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          30849                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency        888000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001618                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       738000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001618                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         30899                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        30899                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0        17760                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency        14760                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             30849                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         30849                       # number of overall hits
system.cpu15.icache.overall_miss_latency       888000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001618                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              50                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           50                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       738000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001618                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   50                       # number of replacements
system.cpu15.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   3518                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.994314                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  3496                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      3496                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 204     83.61%     83.61% # number of callpals executed
system.cpu15.kern.callpal::rdps                    20      8.20%     91.80% # number of callpals executed
system.cpu15.kern.callpal::rti                     20      8.20%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  244                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      264                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     67     27.46%     27.46% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      4.10%     31.56% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18      7.38%     38.93% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   149     61.07%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                244                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      67     41.88%     41.88% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      6.25%     48.12% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18     11.25%     59.38% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     65     40.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 160                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             9733578500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2748500      0.03%     99.70% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10705000      0.11%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              18127000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         9765159000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.436242                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              20                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.005686                       # Percentage of non-idle cycles
system.cpu15.numCycles                       19530318                       # number of cpu cycles simulated
system.cpu15.num_insts                          30899                       # Number of instructions executed
system.cpu15.num_refs                           10012                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                    12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                    13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  1825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  4600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0     163599100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1      81799550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  68166291.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  62922730.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  448216.712329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  981987.394958                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  177825.108696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  480608.401880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  122125.335921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  136332583.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10    408997750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    408997750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    408997750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13    116856500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    408997750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 74363227.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.225048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            817995500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                      12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                      13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    1825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    4600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1702                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    6698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15730                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       629235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0            3146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1            1573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     1310.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3            1210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        8.619178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       18.883553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6        3.419565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        9.242068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8        2.348462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     2621.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10           7865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11           7865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12           7865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2247.142857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14           7865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15           1430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 15730                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                     122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    4113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    2480                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   12148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    6117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                   10862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      62                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                     67                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                     83                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     90                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                     99                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    22386714.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    12054384.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    17411888.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    438955.182073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    1521427.184466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    190873.325213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    499862.838915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    113186.710004                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9       313414000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10      156707000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11      313414000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12      156707000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13      156707000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   104471333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15       78353500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40002.160186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         288                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         122                       # number of ReadReq hits
system.l2.ReadReq_hits::2                         100                       # number of ReadReq hits
system.l2.ReadReq_hits::3                         104                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        3399                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        2274                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       10506                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        5490                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        8093                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          61                       # number of ReadReq hits
system.l2.ReadReq_hits::10                         65                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        104                       # number of ReadReq hits
system.l2.ReadReq_hits::12                         81                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         88                       # number of ReadReq hits
system.l2.ReadReq_hits::14                         96                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        112                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30983                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              313414000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.046358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.206349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.147541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.173596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.083065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.135166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.102501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.254925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.016129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.029851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.009524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.024096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.022222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.030303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.034483                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        14                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        26                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        18                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       714                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       206                       # number of ReadReq misses
system.l2.ReadReq_misses::6                      1642                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       627                       # number of ReadReq misses
system.l2.ReadReq_misses::8                      2769                       # number of ReadReq misses
system.l2.ReadReq_misses::9                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::10                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::13                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6031                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         240733000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         19.927152                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         49.327869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2         47.761905                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3         49.327869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          1.463166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          2.426613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          0.495390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          0.983816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          0.554042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         97.064516                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        89.820896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        57.314286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        72.506024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        66.866667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        60.787879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        51.879310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     32975000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                   86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  482                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 1051                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                42292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                46262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            90785                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1932046.511628                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 5934142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 3135018.867925                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 5359870.967742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 344721.991701                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 818502.463054                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 158093.244529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7  3928.780857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8  3591.630280                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 5934142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 5359870.967742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 4490702.702703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 6153925.925926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 5934142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2816203.389831                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 1909839.080460                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40000.517707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           166156000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                     86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    482                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    203                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   1051                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                  42292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                  46262                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              90785                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3631447000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0    1055.639535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1    3242.321429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2    1712.924528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3    2928.548387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4     188.350622                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5     447.216749                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      86.379638                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       2.146623                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       1.962410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9    3242.321429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10   2928.548387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11   2453.648649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12   3362.407407                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13   3242.321429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14   1538.728814                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15   1043.505747                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                90785                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     67845000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19056                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19056                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19056                       # number of Writeback hits
system.l2.Writeback_hits::total                 19056                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.459337                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      307                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      132                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                      138                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                      135                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     5938                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     3313                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    16748                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     7819                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                    17560                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       68                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                      69                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     107                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                      85                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      97                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     101                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     127                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52744                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     59547868.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::1        113140950                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     29773934.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     36497080.645161                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     445612.248917                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     1088940.808470                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     181257.529638                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     485791.970803                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     119510.879899                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     161629928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::10       282852375                       # average overall miss latency
system.l2.demand_avg_miss_latency::11       377136500                       # average overall miss latency
system.l2.demand_avg_miss_latency::12       282852375                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    125712166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::14       226281900                       # average overall miss latency
system.l2.demand_avg_miss_latency::15        75427300                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.207100                       # average overall mshr miss latency
system.l2.demand_hits::0                          288                       # number of demand (read+write) hits
system.l2.demand_hits::1                          122                       # number of demand (read+write) hits
system.l2.demand_hits::2                          100                       # number of demand (read+write) hits
system.l2.demand_hits::3                          104                       # number of demand (read+write) hits
system.l2.demand_hits::4                         3399                       # number of demand (read+write) hits
system.l2.demand_hits::5                         2274                       # number of demand (read+write) hits
system.l2.demand_hits::6                        10506                       # number of demand (read+write) hits
system.l2.demand_hits::7                         5490                       # number of demand (read+write) hits
system.l2.demand_hits::8                         8093                       # number of demand (read+write) hits
system.l2.demand_hits::9                           61                       # number of demand (read+write) hits
system.l2.demand_hits::10                          65                       # number of demand (read+write) hits
system.l2.demand_hits::11                         104                       # number of demand (read+write) hits
system.l2.demand_hits::12                          81                       # number of demand (read+write) hits
system.l2.demand_hits::13                          88                       # number of demand (read+write) hits
system.l2.demand_hits::14                          96                       # number of demand (read+write) hits
system.l2.demand_hits::15                         112                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30983                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1131409500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.061889                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.075758                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.275362                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.229630                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.427585                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.313613                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.372701                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.297864                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.539123                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.102941                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.057971                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.028037                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.047059                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.092784                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.049505                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.118110                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         19                       # number of demand (read+write) misses
system.l2.demand_misses::1                         10                       # number of demand (read+write) misses
system.l2.demand_misses::2                         38                       # number of demand (read+write) misses
system.l2.demand_misses::3                         31                       # number of demand (read+write) misses
system.l2.demand_misses::4                       2539                       # number of demand (read+write) misses
system.l2.demand_misses::5                       1039                       # number of demand (read+write) misses
system.l2.demand_misses::6                       6242                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2329                       # number of demand (read+write) misses
system.l2.demand_misses::8                       9467                       # number of demand (read+write) misses
system.l2.demand_misses::9                          7                       # number of demand (read+write) misses
system.l2.demand_misses::10                         4                       # number of demand (read+write) misses
system.l2.demand_misses::11                         3                       # number of demand (read+write) misses
system.l2.demand_misses::12                         4                       # number of demand (read+write) misses
system.l2.demand_misses::13                         9                       # number of demand (read+write) misses
system.l2.demand_misses::14                         5                       # number of demand (read+write) misses
system.l2.demand_misses::15                        15                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21761                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          869968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          70.840391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         164.757576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2         157.594203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3         161.096296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           3.662513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           6.564443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           1.298543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           2.781430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           1.238497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         319.823529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        315.188406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        203.252336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        255.858824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        224.206186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        215.326733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        171.244094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21748                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010155                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002168                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.052949                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.028621                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.061174                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.016965                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.029004                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.017971                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.017074                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000004                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000172                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.328590                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    332.759823                       # Average occupied blocks per context
system.l2.occ_blocks::1                     71.035729                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1735.047386                       # Average occupied blocks per context
system.l2.occ_blocks::3                    937.863677                       # Average occupied blocks per context
system.l2.occ_blocks::4                   2004.548003                       # Average occupied blocks per context
system.l2.occ_blocks::5                    555.919423                       # Average occupied blocks per context
system.l2.occ_blocks::6                    950.411400                       # Average occupied blocks per context
system.l2.occ_blocks::7                    588.887836                       # Average occupied blocks per context
system.l2.occ_blocks::8                    559.490706                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.130560                       # Average occupied blocks per context
system.l2.occ_blocks::15                     5.635649                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10767.229452                       # Average occupied blocks per context
system.l2.overall_accesses::0                     307                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     132                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                     138                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                     135                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    5938                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    3313                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   16748                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    7819                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                   17560                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      68                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                     69                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    107                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                     85                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     97                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    101                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    127                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52744                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    59547868.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::1       113140950                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    29773934.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    36497080.645161                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    445612.248917                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    1088940.808470                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    181257.529638                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    485791.970803                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    119510.879899                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    161629928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::10      282852375                       # average overall miss latency
system.l2.overall_avg_miss_latency::11      377136500                       # average overall miss latency
system.l2.overall_avg_miss_latency::12      282852375                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   125712166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::14      226281900                       # average overall miss latency
system.l2.overall_avg_miss_latency::15       75427300                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.207100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         288                       # number of overall hits
system.l2.overall_hits::1                         122                       # number of overall hits
system.l2.overall_hits::2                         100                       # number of overall hits
system.l2.overall_hits::3                         104                       # number of overall hits
system.l2.overall_hits::4                        3399                       # number of overall hits
system.l2.overall_hits::5                        2274                       # number of overall hits
system.l2.overall_hits::6                       10506                       # number of overall hits
system.l2.overall_hits::7                        5490                       # number of overall hits
system.l2.overall_hits::8                        8093                       # number of overall hits
system.l2.overall_hits::9                          61                       # number of overall hits
system.l2.overall_hits::10                         65                       # number of overall hits
system.l2.overall_hits::11                        104                       # number of overall hits
system.l2.overall_hits::12                         81                       # number of overall hits
system.l2.overall_hits::13                         88                       # number of overall hits
system.l2.overall_hits::14                         96                       # number of overall hits
system.l2.overall_hits::15                        112                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   30983                       # number of overall hits
system.l2.overall_miss_latency             1131409500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.061889                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.075758                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.275362                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.229630                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.427585                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.313613                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.372701                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.297864                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.539123                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.102941                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.057971                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.028037                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.047059                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.092784                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.049505                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.118110                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        19                       # number of overall misses
system.l2.overall_misses::1                        10                       # number of overall misses
system.l2.overall_misses::2                        38                       # number of overall misses
system.l2.overall_misses::3                        31                       # number of overall misses
system.l2.overall_misses::4                      2539                       # number of overall misses
system.l2.overall_misses::5                      1039                       # number of overall misses
system.l2.overall_misses::6                      6242                       # number of overall misses
system.l2.overall_misses::7                      2329                       # number of overall misses
system.l2.overall_misses::8                      9467                       # number of overall misses
system.l2.overall_misses::9                         7                       # number of overall misses
system.l2.overall_misses::10                        4                       # number of overall misses
system.l2.overall_misses::11                        3                       # number of overall misses
system.l2.overall_misses::12                        4                       # number of overall misses
system.l2.overall_misses::13                        9                       # number of overall misses
system.l2.overall_misses::14                        5                       # number of overall misses
system.l2.overall_misses::15                       15                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 21761                       # number of overall misses
system.l2.overall_mshr_hits                        13                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         869968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         70.840391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        164.757576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2        157.594203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3        161.096296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          3.662513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          6.564443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          1.298543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          2.781430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          1.238497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        319.823529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       315.188406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       203.252336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       255.858824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       224.206186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       215.326733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       171.244094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   21748                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    100820000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          13489                       # number of replacements
system.l2.sampled_refs                          13489                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18508.959645                       # Cycle average of tags in use
system.l2.total_refs                            60152                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7219                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               19950326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                     9.49                       # Real time elapsed on the host
host_tick_rate                             1032386470                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   189300328                       # Number of instructions simulated
sim_seconds                                  0.009796                       # Number of seconds simulated
sim_ticks                                  9796117000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 10514.285714                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  7514.285714                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          331                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       368000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.095628                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.095628                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         16497                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        16497                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 14381.974249                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 11381.974249                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             16264                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         16264                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      3351000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.014124                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             233                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          233                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      2652000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.014124                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           233                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     37225000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 18028.169014                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 17317.460317                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          196                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1280000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.265918                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           71                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1091000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.235955                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           63                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         7934                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7934                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 47252.631579                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 44252.631579                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             7839                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7839                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4489000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.011974                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0             95                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      4204000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.011974                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses           95                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     18152500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                24.950980                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          24431                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        24431                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 23902.439024                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 20902.439024                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              24103                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          24103                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency       7840000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.013426                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              328                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          328                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      6856000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.013426                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            328                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.806026                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003906                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          825.370465                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -4                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         24431                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        24431                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 23902.439024                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 20902.439024                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             24103                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         24103                       # number of overall hits
system.cpu00.dcache.overall_miss_latency      7840000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.013426                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             328                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          328                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      6856000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.013426                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           328                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     55377500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  102                       # number of replacements
system.cpu00.dcache.sampled_refs                  102                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              821.370465                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   2545                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     21                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      25495                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      17153                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      8342                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         86187                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        86187                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17734.883721                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14734.883721                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             85972                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         85972                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      3813000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002495                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             215                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3168000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002495                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           215                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                89.572093                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          86187                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        86187                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17734.883721                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14734.883721                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              85972                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          85972                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       3813000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002495                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              215                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          215                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3168000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002495                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            215                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         86187                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        86187                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17734.883721                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14734.883721                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             85972                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         85972                       # number of overall hits
system.cpu00.icache.overall_miss_latency      3813000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002495                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             215                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          215                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3168000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002495                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           215                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  215                       # number of replacements
system.cpu00.icache.sampled_refs                  215                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  19258                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.981577                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  6039                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      6039                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 413     89.20%     89.20% # number of callpals executed
system.cpu00.kern.callpal::rdps                    23      4.97%     94.17% # number of callpals executed
system.cpu00.kern.callpal::rti                     27      5.83%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  463                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      490                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    168     35.97%     35.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     6      1.28%     37.26% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      2.14%     39.40% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    12      2.57%     41.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   271     58.03%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                467                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     168     47.59%     47.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      6      1.70%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      2.83%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     12      3.40%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    157     44.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 353                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9634052500     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2481000      0.03%     98.67% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3934500      0.04%     98.71% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               7589000      0.08%     98.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             117962000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9766019000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.579336                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.018423                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19532038                       # number of cpu cycles simulated
system.cpu00.num_insts                          86187                       # Number of instructions executed
system.cpu00.num_refs                           25551                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 12703.703704                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  9703.703704                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           77                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       343000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.259615                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.259615                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          6058                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6058                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 14514.423077                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 11514.423077                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              5850                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          5850                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      3019000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.034335                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             208                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          208                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      2395000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.034335                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           208                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 13765.957447                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency        13175                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       647000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.494737                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           47                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       527000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.421053                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         3010                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3010                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 46485.714286                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 43485.714286                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             2975                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2975                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1627000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.011628                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1522000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.011628                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3971500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                22.096386                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           9068                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         9068                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 19119.341564                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 16119.341564                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               8825                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           8825                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       4646000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.026798                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              243                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          243                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      3917000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.026798                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            243                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.450295                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -0.000468                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          461.102365                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1           -0.479568                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          9068                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         9068                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 19119.341564                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 16119.341564                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              8825                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          8825                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      4646000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.026798                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             243                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          243                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      3917000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.026798                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           243                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3971500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   83                       # number of replacements
system.cpu01.dcache.sampled_refs                   83                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              460.622797                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1834                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     19                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       9289                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       6162                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3127                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         29398                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        29398                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15773.584906                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12773.584906                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             29345                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         29345                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       836000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001803                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              53                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       677000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001803                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            53                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                83.792453                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          29398                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        29398                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15773.584906                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12773.584906                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              29345                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          29345                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        836000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001803                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               53                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           53                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       677000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001803                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         29398                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        29398                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15773.584906                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12773.584906                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             29345                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         29345                       # number of overall hits
system.cpu01.icache.overall_miss_latency       836000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001803                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              53                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           53                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       677000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001803                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            53                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   53                       # number of replacements
system.cpu01.icache.sampled_refs                   53                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   4441                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995018                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3168                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu01.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu01.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  192                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9737263500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3833500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               7421000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              17125000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9765643000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                22                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004982                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19531286                       # number of cpu cycles simulated
system.cpu01.num_insts                          29398                       # Number of instructions executed
system.cpu01.num_refs                            9335                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 15444.444444                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 12444.444444                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       417000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.247706                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       336000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.247706                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          4507                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4507                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16387.755102                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13387.755102                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              4409                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4409                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      1606000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.021744                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0              98                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      1312000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.021744                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses            98                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 16051.282051                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 13473.684211                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           58                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       626000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.402062                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           39                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       512000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.391753                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           38                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2468                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2468                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 58888.888889                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 55888.888889                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2450                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2450                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      1060000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.007293                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             18                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      1006000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.007293                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           18                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3851500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               141.923077                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           6975                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         6975                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 22982.758621                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 19982.758621                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               6859                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6859                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       2666000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.016631                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              116                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          116                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      2318000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.016631                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            116                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.841172                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          861.360464                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          6975                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         6975                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 22982.758621                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 19982.758621                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              6859                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6859                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      2666000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.016631                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             116                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          116                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      2318000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.016631                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           116                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3851500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   13                       # number of replacements
system.cpu02.dcache.sampled_refs                   13                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              861.360464                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                   1845                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                      9                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       7203                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       4616                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2587                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         20596                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        20596                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0        14000                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency        11000                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             20595                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         20595                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency        14000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.000049                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency        11000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                        3                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          20596                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        20596                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              20595                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          20595                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency         14000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.000049                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.000049                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         20596                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        20596                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0        14000                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             20595                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         20595                       # number of overall hits
system.cpu02.icache.overall_miss_latency        14000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.000049                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0               1                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total            1                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency        11000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.000049                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                    1                       # number of replacements
system.cpu02.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                      3                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.996404                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3132                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3132                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 146     77.66%     77.66% # number of callpals executed
system.cpu02.kern.callpal::rdps                    20     10.64%     88.30% # number of callpals executed
system.cpu02.kern.callpal::rti                     22     11.70%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  188                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      210                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     52     27.37%     27.37% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      5.26%     32.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      6.32%     38.95% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   116     61.05%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                190                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9736852500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3714500      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7372000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              17530000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9765469000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.344828                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.003596                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19530938                       # number of cpu cycles simulated
system.cpu02.num_insts                          20596                       # Number of instructions executed
system.cpu02.num_refs                            7249                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 16423.076923                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 13423.076923                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           75                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       427000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.257426                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       349000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.257426                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          5966                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5966                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 13112.820513                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 10112.820513                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              5771                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          5771                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      2557000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.032685                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             195                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          195                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      1972000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.032685                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           195                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 16395.348837                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 15076.923077                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       705000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.472527                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           43                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       588000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2977                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2977                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0        47500                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency        44500                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2953                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2953                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1140000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.008062                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1068000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.008062                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3644500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                 8.417722                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           8943                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8943                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 16881.278539                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 13881.278539                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               8724                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           8724                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       3697000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.024488                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              219                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          219                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      3040000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.024488                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            219                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.691222                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          707.811504                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          8943                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8943                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 16881.278539                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 13881.278539                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              8724                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          8724                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      3697000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.024488                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             219                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          219                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      3040000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.024488                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           219                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3644500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   79                       # number of replacements
system.cpu03.dcache.sampled_refs                   79                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              707.811504                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                    665                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                     12                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       9157                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       6067                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      3090                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         28668                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        28668                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 16222.222222                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 13222.222222                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             28614                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         28614                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency       876000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.001884                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0              54                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency       714000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.001884                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses            54                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                77.907407                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          28668                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        28668                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 16222.222222                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 13222.222222                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              28614                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          28614                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency        876000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.001884                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0               54                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           54                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency       714000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.001884                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses             54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         28668                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        28668                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 16222.222222                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 13222.222222                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             28614                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         28614                       # number of overall hits
system.cpu03.icache.overall_miss_latency       876000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.001884                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0              54                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total           54                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency       714000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.001884                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses            54                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                   54                       # number of replacements
system.cpu03.icache.sampled_refs                   54                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                   4207                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.995216                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3168                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu03.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  192                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9737832500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3506500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               7456000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              16622000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9765417000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.004784                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19530834                       # number of cpu cycles simulated
system.cpu03.num_insts                          28668                       # Number of instructions executed
system.cpu03.num_refs                            9203                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 11434.782609                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency  8434.782609                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           77                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       263000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.230000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           23                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       194000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.230000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           23                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          4352                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4352                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 24974.358974                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 21974.358974                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              4274                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4274                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      1948000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.017923                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0              78                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      1714000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.017923                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses            78                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 14888.888889                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 13341.463415                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       670000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.483871                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           45                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       547000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.440860                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2418                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2418                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 60588.235294                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 57588.235294                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2401                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2401                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1030000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.007031                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             17                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           17                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency       979000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.007031                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           17                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3174500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                 7.153846                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           6770                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         6770                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 31347.368421                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 28347.368421                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               6675                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6675                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       2978000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.014032                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0               95                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           95                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      2693000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.014032                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses             95                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.798300                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          817.458861                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          6770                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         6770                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 31347.368421                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 28347.368421                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              6675                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6675                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      2978000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.014032                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0              95                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total           95                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      2693000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.014032                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses            95                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3174500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   13                       # number of replacements
system.cpu04.dcache.sampled_refs                   13                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              817.458861                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                     93                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      4                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       6985                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       4452                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2533                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         19687                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        19687                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0        46000                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency        43000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0             19686                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         19686                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency        46000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000051                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency        43000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                        3                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          19687                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        19687                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0        46000                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency        43000                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              19686                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          19686                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency         46000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000051                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency        43000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000051                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         19687                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        19687                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0        46000                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency        43000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             19686                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         19686                       # number of overall hits
system.cpu04.icache.overall_miss_latency        46000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000051                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               1                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            1                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency        43000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000051                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    1                       # number of replacements
system.cpu04.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu04.icache.total_refs                      3                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996562                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3132                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3132                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 146     77.66%     77.66% # number of callpals executed
system.cpu04.kern.callpal::rdps                    20     10.64%     88.30% # number of callpals executed
system.cpu04.kern.callpal::rti                     22     11.70%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  188                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      210                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     52     27.37%     27.37% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      5.26%     32.63% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    12      6.32%     38.95% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   116     61.05%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                190                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9737803500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3043500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7354000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              16164000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9764365000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.344828                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003438                       # Percentage of non-idle cycles
system.cpu04.numCycles                       19528730                       # number of cpu cycles simulated
system.cpu04.num_insts                          19687                       # Number of instructions executed
system.cpu04.num_refs                            7031                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 14076.923077                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 11076.923077                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           73                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       366000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.262626                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           26                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       288000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.262626                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           26                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          4339                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4339                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 23487.804878                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 20487.804878                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              4257                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4257                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      1926000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.018898                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0              82                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      1680000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.018898                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses            82                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 17761.904762                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 15195.121951                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency       746000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.466667                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           42                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       623000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.455556                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         2418                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2418                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0        59650                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency        56650                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             2398                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2398                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1193000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.008271                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             20                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1133000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.008271                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           20                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3067500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                13.269231                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           6757                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         6757                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 30578.431373                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 27578.431373                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               6655                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6655                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       3119000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.015095                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              102                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          102                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      2813000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.015095                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            102                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.788852                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.001055                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          807.783994                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -1.080808                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          6757                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         6757                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 30578.431373                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 27578.431373                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              6655                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6655                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      3119000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.015095                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             102                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          102                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      2813000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.015095                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           102                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3067500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   26                       # number of replacements
system.cpu05.dcache.sampled_refs                   26                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              806.703186                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    345                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     10                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       6968                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       4438                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      2530                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         19649                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        19649                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0        48000                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency        45000                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0             19648                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         19648                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency        48000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000051                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0               1                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency        45000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses             1                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                        2                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          19649                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        19649                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0        48000                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency        45000                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              19648                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          19648                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency         48000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000051                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0                1                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency        45000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000051                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses              1                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         19649                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        19649                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0        48000                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency        45000                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             19648                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         19648                       # number of overall hits
system.cpu05.icache.overall_miss_latency        48000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000051                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0               1                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total            1                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency        45000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000051                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses             1                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                    1                       # number of replacements
system.cpu05.icache.sampled_refs                    1                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                      2                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.996547                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  3132                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      3132                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 146     77.66%     77.66% # number of callpals executed
system.cpu05.kern.callpal::rdps                    20     10.64%     88.30% # number of callpals executed
system.cpu05.kern.callpal::rti                     22     11.70%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  188                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      210                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     52     27.37%     27.37% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      5.26%     32.63% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    12      6.32%     38.95% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   116     61.05%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                190                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9738277500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2935500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7463000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              16401000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         9765077000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.344828                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.003453                       # Percentage of non-idle cycles
system.cpu05.numCycles                       19530154                       # number of cpu cycles simulated
system.cpu05.num_insts                          19649                       # Number of instructions executed
system.cpu05.num_refs                            7014                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 16846.153846                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 13846.153846                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           85                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       657000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.314516                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.314516                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          4726                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4726                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 30260.355030                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 27260.355030                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              4557                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4557                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      5114000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.035760                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0             169                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          169                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      4607000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.035760                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses           169                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 13901.639344                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 14666.666667                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       848000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.570093                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       704000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.448598                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         2513                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2513                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 51675.675676                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 48675.675676                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             2476                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2476                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1912000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.014723                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             37                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1801000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.014723                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           37                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3051500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 7.684932                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           7239                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         7239                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 34106.796117                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 31106.796117                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               7033                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           7033                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       7026000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.028457                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              206                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          206                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      6408000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.028457                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            206                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.865872                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          886.652652                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          7239                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         7239                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 34106.796117                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 31106.796117                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              7033                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          7033                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      7026000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.028457                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             206                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          206                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      6408000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.028457                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           206                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3051500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   73                       # number of replacements
system.cpu06.dcache.sampled_refs                   73                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              886.652652                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    561                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                     45                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       7492                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       4850                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      2642                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         21132                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        21132                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 17540.983607                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 14540.983607                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             21071                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         21071                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency      1070000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.002887                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0              61                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       887000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.002887                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses            61                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               100.590164                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          21132                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        21132                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 17540.983607                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 14540.983607                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              21071                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          21071                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency       1070000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.002887                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0               61                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       887000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.002887                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses             61                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         21132                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        21132                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 17540.983607                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 14540.983607                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             21071                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         21071                       # number of overall hits
system.cpu06.icache.overall_miss_latency      1070000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.002887                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0              61                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total           61                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       887000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.002887                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses            61                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                   61                       # number of replacements
system.cpu06.icache.sampled_refs                   61                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                   6136                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.995819                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  3276                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      3276                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 162     79.41%     79.41% # number of callpals executed
system.cpu06.kern.callpal::rdps                    20      9.80%     89.22% # number of callpals executed
system.cpu06.kern.callpal::rti                     22     10.78%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  204                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      226                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     60     29.13%     29.13% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      4.85%     33.98% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    12      5.83%     39.81% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   124     60.19%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      60     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     12      9.23%     63.08% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     48     36.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 130                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9735081500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2918500      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7431000      0.08%     99.81% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              18621000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9764052000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.387097                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.004181                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19528104                       # number of cpu cycles simulated
system.cpu06.num_insts                          21132                       # Number of instructions executed
system.cpu06.num_refs                            7542                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 14763.157895                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 11763.157895                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0           83                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency       561000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.314050                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency       447000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.314050                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0          4634                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4634                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 27917.808219                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 24917.808219                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0              4488                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4488                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency      4076000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.031506                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0             146                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency      3638000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.031506                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses           146                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 13561.403509                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 13104.166667                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency       773000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.537736                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency       629000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.452830                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0         2467                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2467                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 51166.666667                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 48166.666667                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             2443                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2443                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency      1228000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.009728                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency      1156000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.009728                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      2918500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                 7.810811                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0           7101                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         7101                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0        31200                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency        28200                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0               6931                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6931                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency       5304000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.023940                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0              170                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          170                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency      4794000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.023940                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses            170                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.674162                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          690.342250                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0          7101                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         7101                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0        31200                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency        28200                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0              6931                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6931                       # number of overall hits
system.cpu07.dcache.overall_miss_latency      5304000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.023940                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0             170                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total          170                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency      4794000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.023940                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses           170                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      2918500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                   37                       # number of replacements
system.cpu07.dcache.sampled_refs                   37                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              690.342250                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                    289                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                     15                       # number of writebacks
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                       7350                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                       4755                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                      2595                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0         20732                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        20732                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 30078.431373                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 27078.431373                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0             20681                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         20681                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency      1534000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002460                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0              51                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency      1381000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses            51                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               486.117647                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0          20732                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        20732                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 30078.431373                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 27078.431373                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0              20681                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          20681                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency       1534000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002460                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0               51                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency      1381000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002460                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses             51                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0         20732                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        20732                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 30078.431373                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 27078.431373                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0             20681                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total         20681                       # number of overall hits
system.cpu07.icache.overall_miss_latency      1534000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002460                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0              51                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total           51                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency      1381000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002460                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses            51                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                   51                       # number of replacements
system.cpu07.icache.sampled_refs                   51                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                  24792                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.996029                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                  3204                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                      3204                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpipl                 154     78.57%     78.57% # number of callpals executed
system.cpu07.kern.callpal::rdps                    20     10.20%     88.78% # number of callpals executed
system.cpu07.kern.callpal::rti                     22     11.22%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  196                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      218                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     56     28.28%     28.28% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      5.05%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    12      6.06%     39.39% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   120     60.61%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      56     45.90%     45.90% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      8.20%     54.10% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     12      9.84%     63.93% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     44     36.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9736166500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2784500      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7412000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              17403000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9763766000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.366667                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.not_idle_fraction               0.003971                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19527532                       # number of cpu cycles simulated
system.cpu07.num_insts                          20732                       # Number of instructions executed
system.cpu07.num_refs                            7398                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 13894.308943                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 10894.308943                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          616                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          616                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency      1709000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.166441                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0          123                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      1340000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.166441                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses          123                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         34280                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        34280                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 14505.439331                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 11505.439331                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0             31890                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         31890                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     34668000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.069720                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            2390                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2390                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     27498000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.069720                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          2390                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0          731                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          731                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0        43325                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 41246.808511                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          491                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          491                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     10398000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.328317                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0          240                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency      9693000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.321477                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses          235                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        27863                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        27863                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 54406.419530                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 51406.419530                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            25651                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        25651                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    120347000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.079388                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           2212                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2212                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    113711000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.079388                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         2212                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      2998500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                15.332000                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          62143                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        62143                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 33684.267710                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 30684.267710                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              57541                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          57541                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     155015000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.074055                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0             4602                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         4602                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    141209000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.074055                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses           4602                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.932588                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          954.970619                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         62143                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        62143                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 33684.267710                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 30684.267710                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             57541                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         57541                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    155015000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.074055                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0            4602                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total         4602                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    141209000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.074055                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses          4602                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      2998500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 4250                       # number of replacements
system.cpu08.dcache.sampled_refs                 4250                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              952.970619                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                  65161                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   2859                       # number of writebacks
system.cpu08.dtb.data_accesses                   5815                       # DTB accesses
system.cpu08.dtb.data_acv                           7                       # DTB access violations
system.cpu08.dtb.data_hits                      63505                       # DTB hits
system.cpu08.dtb.data_misses                       96                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                      34911                       # DTB read hits
system.cpu08.dtb.read_misses                       82                       # DTB read misses
system.cpu08.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu08.dtb.write_acv                          7                       # DTB write access violations
system.cpu08.dtb.write_hits                     28594                       # DTB write hits
system.cpu08.dtb.write_misses                      14                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        174215                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       174215                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 18940.677966                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 15940.677966                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            171737                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        171737                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     46935000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.014224                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            2478                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2478                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     39501000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.014224                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          2478                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               115.291885                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         174215                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       174215                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 18940.677966                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 15940.677966                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             171737                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         171737                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      46935000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.014224                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             2478                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2478                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     39501000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.014224                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           2478                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          511.999892                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        174215                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       174215                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 18940.677966                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 15940.677966                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            171737                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        171737                       # number of overall hits
system.cpu08.icache.overall_miss_latency     46935000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.014224                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            2478                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         2478                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     39501000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.014224                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          2478                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 2477                       # number of replacements
system.cpu08.icache.sampled_refs                 2477                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              511.999892                       # Cycle average of tags in use
system.cpu08.icache.total_refs                 285578                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.954318                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                 28497                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                     28413                       # ITB hits
system.cpu08.itb.fetch_misses                      84                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  12      2.07%      2.24% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.34%      2.58% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 502     86.40%     88.98% # number of callpals executed
system.cpu08.kern.callpal::rdps                    20      3.44%     92.43% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.17%     92.60% # number of callpals executed
system.cpu08.kern.callpal::rti                     36      6.20%     98.80% # number of callpals executed
system.cpu08.kern.callpal::callsys                  6      1.03%     99.83% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.17%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  581                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    229     40.89%     40.89% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      1.79%     42.68% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    12      2.14%     44.82% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   309     55.18%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                560                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     229     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      2.14%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     12      2.56%     53.63% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    217     46.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 468                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             8902324000     98.84%     98.84% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3392500      0.04%     98.88% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               8781500      0.10%     98.98% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              92267000      1.02%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         9006765000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.702265                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                15                      
system.cpu08.kern.mode_good::user                  14                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.306122                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel        347096000     87.43%     87.43% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           49911000     12.57%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu08.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.045682                       # Percentage of non-idle cycles
system.cpu08.numCycles                       18011504                       # number of cpu cycles simulated
system.cpu08.num_insts                         174113                       # Number of instructions executed
system.cpu08.num_refs                           63885                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 12833.333333                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  9833.333333                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0          531                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          531                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       847000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.110553                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           66                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       649000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.110553                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           66                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0         32714                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        32714                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 18690.666667                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 15690.666667                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0             30839                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         30839                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency     35045000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.057315                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0            1875                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1875                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency     29420000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.057315                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses          1875                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          586                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          586                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 33716.312057                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 33290.076336                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0          445                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          445                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency      4754000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.240614                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0          141                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency      4361000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.223549                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses          131                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0        19419                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        19419                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 54087.557604                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 51087.557604                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0            18334                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        18334                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency     58685000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.055873                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           1085                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1085                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency     55430000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.055873                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         1085                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3136000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               524.933484                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0          52133                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        52133                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 31665.540541                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 28665.540541                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0              49173                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          49173                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency      93730000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.056778                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0             2960                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2960                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency     84850000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.056778                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses           2960                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.867745                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          888.571019                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0         52133                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        52133                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 31665.540541                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 28665.540541                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0             49173                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total         49173                       # number of overall hits
system.cpu09.dcache.overall_miss_latency     93730000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.056778                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0            2960                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2960                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency     84850000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.056778                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses          2960                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3136000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                 2210                       # number of replacements
system.cpu09.dcache.sampled_refs                 2210                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              887.571019                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                1160103                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    818                       # number of writebacks
system.cpu09.dtb.data_accesses                   2698                       # DTB accesses
system.cpu09.dtb.data_acv                          21                       # DTB access violations
system.cpu09.dtb.data_hits                      52686                       # DTB hits
system.cpu09.dtb.data_misses                      364                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu09.dtb.read_acv                          12                       # DTB read access violations
system.cpu09.dtb.read_hits                      32765                       # DTB read hits
system.cpu09.dtb.read_misses                      326                       # DTB read misses
system.cpu09.dtb.write_accesses                   875                       # DTB write accesses
system.cpu09.dtb.write_acv                          9                       # DTB write access violations
system.cpu09.dtb.write_hits                     19921                       # DTB write hits
system.cpu09.dtb.write_misses                      38                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0        155968                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       155968                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 15661.676647                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 12661.676647                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0            154632                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        154632                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     20924000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.008566                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            1336                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1336                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     16916000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.008566                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          1336                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              1907.431529                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0         155968                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       155968                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 15661.676647                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 12661.676647                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0             154632                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         154632                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      20924000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.008566                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             1336                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1336                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     16916000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.008566                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           1336                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.992453                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          508.135785                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0        155968                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       155968                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 15661.676647                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 12661.676647                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0            154632                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total        154632                       # number of overall hits
system.cpu09.icache.overall_miss_latency     20924000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.008566                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            1336                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         1336                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     16916000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.008566                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          1336                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 1256                       # number of replacements
system.cpu09.icache.sampled_refs                 1256                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              508.135785                       # Cycle average of tags in use
system.cpu09.icache.total_refs                2395734                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.966493                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                 26437                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                     26312                       # ITB hits
system.cpu09.itb.fetch_misses                     125                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  58     12.21%     12.42% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.84%     13.26% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 291     61.26%     74.53% # number of callpals executed
system.cpu09.kern.callpal::rdps                    21      4.42%     78.95% # number of callpals executed
system.cpu09.kern.callpal::rti                     90     18.95%     97.89% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      1.89%     99.79% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.21%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  475                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                     1008                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    152     37.62%     37.62% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      2.48%     40.10% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    13      3.22%     43.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   229     56.68%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                404                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     152     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      3.18%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     13      4.14%     55.73% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    139     44.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 314                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9695041500     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2971500      0.03%     99.32% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               9373000      0.10%     99.41% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              57323000      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9764709000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.606987                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel             148                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.452703                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2415321183000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user           25095000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.033507                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19529418                       # number of cpu cycles simulated
system.cpu09.num_insts                         155583                       # Number of instructions executed
system.cpu09.num_refs                           53852                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         1838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 12383.954155                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  9383.954155                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         1489                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1489                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency      4322000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.189880                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          349                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          349                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      3275000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.189880                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          349                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         93877                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        93877                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 16848.339549                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 13848.339549                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             88246                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         88246                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     94873000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.059983                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            5631                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         5631                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     77980000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.059983                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          5631                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 38901.315789                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 35901.315789                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         1224                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1224                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     23652000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.331878                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          608                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          608                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     21828000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.331878                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          608                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        84774                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        84774                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 53571.029343                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 50571.029343                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            78333                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        78333                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    345051000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.075978                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           6441                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         6441                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    325728000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.075978                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         6441                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency     11284500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               116.607311                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0         178651                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       178651                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 36441.683234                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 33441.683234                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0             166579                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         166579                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     439924000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.067573                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            12072                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        12072                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    403708000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.067573                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          12072                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.865385                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          886.153861                       # Average occupied blocks per context
system.cpu10.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0        178651                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       178651                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 36441.683234                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 33441.683234                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0            166579                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total        166579                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    439924000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.067573                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           12072                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        12072                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    403708000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.067573                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         12072                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency     11284500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10423                       # number of replacements
system.cpu10.dcache.sampled_refs                10423                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              885.153861                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1215398                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   6188                       # number of writebacks
system.cpu10.dtb.data_accesses                  34200                       # DTB accesses
system.cpu10.dtb.data_acv                          10                       # DTB access violations
system.cpu10.dtb.data_hits                     181596                       # DTB hits
system.cpu10.dtb.data_misses                      462                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                  19610                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      95061                       # DTB read hits
system.cpu10.dtb.read_misses                      373                       # DTB read misses
system.cpu10.dtb.write_accesses                 14590                       # DTB write accesses
system.cpu10.dtb.write_acv                         10                       # DTB write access violations
system.cpu10.dtb.write_hits                     86535                       # DTB write hits
system.cpu10.dtb.write_misses                      89                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        535946                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       535946                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 18637.569677                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 15637.569677                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            526976                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        526976                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency    167179000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.016737                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            8970                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         8970                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency    140269000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.016737                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          8970                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               344.430645                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         535946                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       535946                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 18637.569677                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 15637.569677                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             526976                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         526976                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency     167179000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.016737                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             8970                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         8970                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency    140269000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.016737                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           8970                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.990628                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          507.201507                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        535946                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       535946                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 18637.569677                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 15637.569677                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            526976                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        526976                       # number of overall hits
system.cpu10.icache.overall_miss_latency    167179000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.016737                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            8970                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         8970                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency    140269000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.016737                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          8970                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 8889                       # number of replacements
system.cpu10.icache.sampled_refs                 8889                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              507.201507                       # Cycle average of tags in use
system.cpu10.icache.total_refs                3061644                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle         2415515031000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.862923                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                131787                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    131453                       # ITB hits
system.cpu10.itb.fetch_misses                     334                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                  65      4.92%      4.92% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  67      5.08%     10.00% # number of callpals executed
system.cpu10.kern.callpal::tbi                      4      0.30%     10.30% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 931     70.53%     80.83% # number of callpals executed
system.cpu10.kern.callpal::rdps                    24      1.82%     82.65% # number of callpals executed
system.cpu10.kern.callpal::wrusp                    1      0.08%     82.73% # number of callpals executed
system.cpu10.kern.callpal::rdusp                    1      0.08%     82.80% # number of callpals executed
system.cpu10.kern.callpal::rti                    127      9.62%     92.42% # number of callpals executed
system.cpu10.kern.callpal::callsys                 45      3.41%     95.83% # number of callpals executed
system.cpu10.kern.callpal::rdunique                54      4.09%     99.92% # number of callpals executed
system.cpu10.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 1320                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                     2147                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    482     44.67%     44.67% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      0.93%     45.60% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    11      1.02%     46.62% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   576     53.38%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               1079                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     480     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      1.03%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     11      1.13%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    469     48.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 970                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9590998000     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3794000      0.04%     98.22% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               8388000      0.09%     98.31% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             165041000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9768221000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                0.995851                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.814236                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel               105                      
system.cpu10.kern.mode_good::user                 105                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel             194                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               105                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.541237                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2422977461000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user          239513000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu10.kern.syscall::2                        1      4.35%      4.35% # number of syscalls executed
system.cpu10.kern.syscall::4                        5     21.74%     26.09% # number of syscalls executed
system.cpu10.kern.syscall::17                       4     17.39%     43.48% # number of syscalls executed
system.cpu10.kern.syscall::54                       1      4.35%     47.83% # number of syscalls executed
system.cpu10.kern.syscall::71                       5     21.74%     69.57% # number of syscalls executed
system.cpu10.kern.syscall::74                       4     17.39%     86.96% # number of syscalls executed
system.cpu10.kern.syscall::144                      1      4.35%     91.30% # number of syscalls executed
system.cpu10.kern.syscall::256                      1      4.35%     95.65% # number of syscalls executed
system.cpu10.kern.syscall::257                      1      4.35%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                   23                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.137077                       # Percentage of non-idle cycles
system.cpu10.numCycles                       19536442                       # number of cpu cycles simulated
system.cpu10.num_insts                         535474                       # Number of instructions executed
system.cpu10.num_refs                          183213                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        65993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        65993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 42941.095028                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 39941.095028                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        58048                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        58048                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency    341167000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.120392                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0         7945                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         7945                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency    317332000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.120392                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses         7945                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0        173515                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       173515                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 37477.126645                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 34477.126645                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             88569                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         88569                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency   3183532000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.489560                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           84946                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        84946                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency   2928694000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.489560                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         84946                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0        58373                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        58373                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 20145.819654                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 48096.590646                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         3545                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         3545                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency   1104555000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.939270                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0        54828                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        54828                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency   1039704000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.370325                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses        21617                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        44171                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        44171                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 32331.551151                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 29331.551151                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            28834                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        28834                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    495869000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.347219                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0          15337                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        15337                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    449858000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.347219                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses        15337                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3888000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               415.662001                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0         217686                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       217686                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 36690.176800                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 33690.176800                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0             117403                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         117403                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency    3679401000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.460677                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0           100283                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       100283                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency   3378552000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.460677                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses         100283                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.589593                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          603.742931                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0        217686                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       217686                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 36690.176800                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 33690.176800                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0            117403                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total        117403                       # number of overall hits
system.cpu11.dcache.overall_miss_latency   3679401000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.460677                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0          100283                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total       100283                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency   3378552000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.460677                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses        100283                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3888000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                 2858                       # number of replacements
system.cpu11.dcache.sampled_refs                 2858                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              603.742931                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1187962                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   1101                       # number of writebacks
system.cpu11.dtb.data_accesses                 281495                       # DTB accesses
system.cpu11.dtb.data_acv                          21                       # DTB access violations
system.cpu11.dtb.data_hits                     341283                       # DTB hits
system.cpu11.dtb.data_misses                      399                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                 202273                       # DTB read accesses
system.cpu11.dtb.read_acv                          12                       # DTB read access violations
system.cpu11.dtb.read_hits                     238853                       # DTB read hits
system.cpu11.dtb.read_misses                      360                       # DTB read misses
system.cpu11.dtb.write_accesses                 79222                       # DTB write accesses
system.cpu11.dtb.write_acv                          9                       # DTB write access violations
system.cpu11.dtb.write_hits                    102430                       # DTB write hits
system.cpu11.dtb.write_misses                      39                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        970757                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       970757                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 16781.439547                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 13781.035180                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            968284                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        968284                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     41500500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.002547                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            2473                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         2473                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     34080500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          2473                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              1370.812709                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         970757                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       970757                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 16781.439547                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 13781.035180                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             968284                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         968284                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      41500500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.002547                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             2473                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         2473                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     34080500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.002547                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           2473                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.903847                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          462.769420                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        970757                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       970757                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 16781.439547                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 13781.035180                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            968284                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        968284                       # number of overall hits
system.cpu11.icache.overall_miss_latency     41500500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.002547                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            2473                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         2473                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     34080500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.002547                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          2473                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 2392                       # number of replacements
system.cpu11.icache.sampled_refs                 2392                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              462.769420                       # Cycle average of tags in use
system.cpu11.icache.total_refs                3278984                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle         2423364014000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.351675                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                815078                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    814930                       # ITB hits
system.cpu11.itb.fetch_misses                     148                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                   3      0.51%      0.51% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  72     12.18%     12.69% # number of callpals executed
system.cpu11.kern.callpal::tbi                      4      0.68%     13.37% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 354     59.90%     73.27% # number of callpals executed
system.cpu11.kern.callpal::rdps                    21      3.55%     76.82% # number of callpals executed
system.cpu11.kern.callpal::rti                    102     17.26%     94.08% # number of callpals executed
system.cpu11.kern.callpal::callsys                 15      2.54%     96.62% # number of callpals executed
system.cpu11.kern.callpal::imb                      1      0.17%     96.79% # number of callpals executed
system.cpu11.kern.callpal::rdunique                19      3.21%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  591                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                     1186                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    183     37.89%     37.89% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      2.07%     39.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    18      3.73%     43.69% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   272     56.31%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                483                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     183     48.03%     48.03% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      2.62%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     18      4.72%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    170     44.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 381                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9640102500     98.70%     98.70% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3904500      0.04%     98.74% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              13685000      0.14%     98.88% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             109441000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         9767133000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.625000                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                84                      
system.cpu11.kern.mode_good::user                  84                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel             174                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                84                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.482759                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2417357201000     99.75%     99.75% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user         5980195000      0.25%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     72                       # number of times the context was actually changed
system.cpu11.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu11.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu11.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu11.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    4                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.648325                       # Percentage of non-idle cycles
system.cpu11.numCycles                       19534266                       # number of cpu cycles simulated
system.cpu11.num_insts                         970337                       # Number of instructions executed
system.cpu11.num_refs                          342647                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        63759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        63759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 40354.267913                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 37354.267913                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        55734                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        55734                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency    323843000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.125865                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0         8025                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         8025                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency    299768000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.125865                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses         8025                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        224517                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       224517                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 37382.381956                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 34382.381956                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0            142408                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        142408                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency   3069430000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.365714                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           82109                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        82109                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency   2823103000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.365714                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         82109                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0        56104                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        56104                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 22859.628369                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 47735.872682                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         1157                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1157                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency   1256068000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.979378                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0        54947                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        54947                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency   1181797000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.441270                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses        24757                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       118020                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       118020                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 37661.958003                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 34661.958003                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            93066                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        93066                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    939816500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.211439                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0          24954                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        24954                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    864954500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.211439                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses        24954                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      5754000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               123.454114                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0         342537                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       342537                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 37447.544903                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 34447.544903                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0             235474                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         235474                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency    4009246500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.312559                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0           107063                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       107063                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency   3688057500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.312559                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses         107063                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.591554                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          605.750974                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0        342537                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       342537                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 37447.544903                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 34447.544903                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0            235474                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total        235474                       # number of overall hits
system.cpu12.dcache.overall_miss_latency   4009246500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.312559                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0          107063                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total       107063                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency   3688057500                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.312559                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses        107063                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      5754000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                11997                       # number of replacements
system.cpu12.dcache.sampled_refs                11997                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              604.750974                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                1481079                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   7160                       # number of writebacks
system.cpu12.dtb.data_accesses                 311718                       # DTB accesses
system.cpu12.dtb.data_acv                           5                       # DTB access violations
system.cpu12.dtb.data_hits                     461728                       # DTB hits
system.cpu12.dtb.data_misses                      524                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                 220960                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     287680                       # DTB read hits
system.cpu12.dtb.read_misses                      413                       # DTB read misses
system.cpu12.dtb.write_accesses                 90758                       # DTB write accesses
system.cpu12.dtb.write_acv                          5                       # DTB write access violations
system.cpu12.dtb.write_hits                    174048                       # DTB write hits
system.cpu12.dtb.write_misses                     111                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       1265196                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      1265196                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 18505.782841                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 15505.696530                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           1259403                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       1259403                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    107204000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.004579                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            5793                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         5793                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     89824500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.004579                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          5793                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               636.077745                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        1265196                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      1265196                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 18505.782841                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 15505.696530                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            1259403                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        1259403                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     107204000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.004579                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             5793                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         5793                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     89824500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.004579                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           5793                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.904166                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          462.932891                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       1265196                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      1265196                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 18505.782841                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 15505.696530                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           1259403                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       1259403                       # number of overall hits
system.cpu12.icache.overall_miss_latency    107204000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.004579                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            5793                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         5793                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     89824500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.004579                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          5793                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 5711                       # number of replacements
system.cpu12.icache.sampled_refs                 5711                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              462.932891                       # Cycle average of tags in use
system.cpu12.icache.total_refs                3632640                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle         2423400874000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.256423                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                914963                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    914784                       # ITB hits
system.cpu12.itb.fetch_misses                     179                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                  18      2.00%      2.00% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  70      7.76%      9.76% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 616     68.29%     78.05% # number of callpals executed
system.cpu12.kern.callpal::rdps                    21      2.33%     80.38% # number of callpals executed
system.cpu12.kern.callpal::wrusp                    1      0.11%     80.49% # number of callpals executed
system.cpu12.kern.callpal::rti                    134     14.86%     95.34% # number of callpals executed
system.cpu12.kern.callpal::callsys                 21      2.33%     97.67% # number of callpals executed
system.cpu12.kern.callpal::imb                      2      0.22%     97.89% # number of callpals executed
system.cpu12.kern.callpal::rdunique                19      2.11%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  902                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                     1637                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    335     43.11%     43.11% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      1.29%     44.40% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    18      2.32%     46.72% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   414     53.28%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                777                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     333     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      1.47%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     18      2.64%     53.01% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    320     46.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 681                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            10390863500     98.44%     98.44% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4223500      0.04%     98.48% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              13375000      0.13%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             146678000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        10555140000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                0.994030                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.772947                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel               113                      
system.cpu12.kern.mode_good::user                 114                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel             203                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               114                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.556650                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2418421560000     99.74%     99.74% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         6199299000      0.26%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     70                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu12.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu12.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu12.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu12.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu12.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu12.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu12.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   13                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.743577                       # Percentage of non-idle cycles
system.cpu12.numCycles                       21112222                       # number of cpu cycles simulated
system.cpu12.num_insts                        1264666                       # Number of instructions executed
system.cpu12.num_refs                          463306                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        61955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        61955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 40774.222336                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 37774.222336                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        54111                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        54111                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency    319833000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.126608                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0         7844                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         7844                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency    296301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.126608                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses         7844                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        138125                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       138125                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 37941.320836                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 34941.320836                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0             61522                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         61522                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency   2906419000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.554592                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           76603                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        76603                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency   2676610000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.554592                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         76603                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        54340                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        54340                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 22771.133185                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 47744.558522                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           77                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency   1235630000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.998583                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        54263                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        54263                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency   1162580000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.448105                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        24350                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0        28689                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        28689                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 30333.881486                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 27333.881486                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0            11054                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        11054                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    534938000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.614696                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0          17635                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        17635                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    482033000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.614696                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses        17635                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3903000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               960.554487                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0         166814                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       166814                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 36517.721089                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 33517.721089                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              72576                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          72576                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency    3441357000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.564929                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            94238                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        94238                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency   3158643000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.564929                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          94238                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.518116                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          530.550940                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0        166814                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       166814                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 36517.721089                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 33517.721089                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             72576                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         72576                       # number of overall hits
system.cpu13.dcache.overall_miss_latency   3441357000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.564929                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           94238                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        94238                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency   3158643000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.564929                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         94238                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3903000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  936                       # number of replacements
system.cpu13.dcache.sampled_refs                  936                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              529.550940                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 899079                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    307                       # number of writebacks
system.cpu13.dtb.data_accesses                 259834                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                     282979                       # DTB hits
system.cpu13.dtb.data_misses                       34                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                 185041                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     199961                       # DTB read hits
system.cpu13.dtb.read_misses                       30                       # DTB read misses
system.cpu13.dtb.write_accesses                 74793                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                     83018                       # DTB write hits
system.cpu13.dtb.write_misses                       4                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0        810246                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       810246                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 15597.864769                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 12597.508897                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0            808841                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        808841                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     21915000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001734                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            1405                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1405                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     17699500                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001734                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          1405                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              2050.554970                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0         810246                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       810246                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 15597.864769                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 12597.508897                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0             808841                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         808841                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      21915000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001734                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             1405                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1405                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     17699500                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001734                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           1405                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.903023                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          462.347794                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0        810246                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       810246                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 15597.864769                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 12597.508897                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0            808841                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total        808841                       # number of overall hits
system.cpu13.icache.overall_miss_latency     21915000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001734                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            1405                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         1405                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     17699500                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001734                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          1405                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 1328                       # number of replacements
system.cpu13.icache.sampled_refs                 1328                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              462.347794                       # Cycle average of tags in use
system.cpu13.icache.total_refs                2723137                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.388714                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                747182                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    747159                       # ITB hits
system.cpu13.itb.fetch_misses                      23                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                   4      1.18%      1.18% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  16      4.72%      5.90% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 233     68.73%     74.63% # number of callpals executed
system.cpu13.kern.callpal::rdps                    20      5.90%     80.53% # number of callpals executed
system.cpu13.kern.callpal::rti                     37     10.91%     91.45% # number of callpals executed
system.cpu13.kern.callpal::callsys                  8      2.36%     93.81% # number of callpals executed
system.cpu13.kern.callpal::rdunique                21      6.19%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  339                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      423                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     91     30.64%     30.64% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      3.37%     34.01% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    21      7.07%     41.08% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   175     58.92%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                297                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      91     45.27%     45.27% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      4.98%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     21     10.45%     60.70% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     79     39.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 201                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9659442000     98.93%     98.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3645500      0.04%     98.97% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              15282500      0.16%     99.12% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              85575000      0.88%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9763945000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.451429                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                17                      
system.cpu13.kern.mode_good::user                  17                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.320755                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2416760692000     99.76%     99.76% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         5845383000      0.24%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     16                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.611286                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19527890                       # number of cpu cycles simulated
system.cpu13.num_insts                         810212                       # Number of instructions executed
system.cpu13.num_refs                          283239                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        61380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        61380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 40053.859738                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 37053.859738                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        53452                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        53452                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency    317547000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.129163                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0         7928                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         7928                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency    293763000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.129163                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses         7928                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        215251                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       215251                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 37868.038884                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 34868.038884                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0            139024                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        139024                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency   2886567000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.354131                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           76227                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        76227                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency   2657886000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.354131                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         76227                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        53760                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        53760                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 22956.931736                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 47599.548162                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0          101                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          101                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency   1231846000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.998121                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        53659                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        53659                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency   1158811000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.452846                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        24345                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0        63911                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        63911                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 30794.347899                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 27794.347899                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0            45900                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        45900                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    554637000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.281814                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0          18011                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        18011                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    500604000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.281814                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses        18011                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency     15936000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               635.862942                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0         279162                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       279162                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 36516.097540                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 33516.097540                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0             184924                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         184924                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency    3441204000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.337575                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            94238                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        94238                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency   3158490000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.337575                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          94238                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.669791                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          685.866347                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0        279162                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       279162                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 36516.097540                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 33516.097540                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0            184924                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total        184924                       # number of overall hits
system.cpu14.dcache.overall_miss_latency   3441204000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.337575                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           94238                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        94238                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency   3158490000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.337575                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         94238                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency     15936000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                 2094                       # number of replacements
system.cpu14.dcache.sampled_refs                 2094                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              685.866347                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                1331497                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                    804                       # number of writebacks
system.cpu14.dtb.data_accesses                 363085                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                     394181                       # DTB hits
system.cpu14.dtb.data_misses                       86                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                 255648                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     276509                       # DTB read hits
system.cpu14.dtb.read_misses                       75                       # DTB read misses
system.cpu14.dtb.write_accesses                107437                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    117672                       # DTB write hits
system.cpu14.dtb.write_misses                      11                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       1297350                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      1297350                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18337.933248                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15337.612323                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           1295792                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       1295792                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     28570500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001201                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            1558                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1558                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     23896000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001201                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          1558                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              2105.126437                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        1297350                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      1297350                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18337.933248                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15337.612323                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            1295792                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        1295792                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      28570500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001201                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             1558                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1558                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     23896000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001201                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           1558                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.903877                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          462.784785                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       1297350                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      1297350                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18337.933248                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15337.612323                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           1295792                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       1295792                       # number of overall hits
system.cpu14.icache.overall_miss_latency     28570500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001201                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            1558                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         1558                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     23896000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001201                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          1558                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 1479                       # number of replacements
system.cpu14.icache.sampled_refs                 1479                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              462.784785                       # Cycle average of tags in use
system.cpu14.icache.total_refs                3113482                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.326371                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               1203324                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   1203281                       # ITB hits
system.cpu14.itb.fetch_misses                      43                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                 110     23.61%     23.61% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  11      2.36%     25.97% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 252     54.08%     80.04% # number of callpals executed
system.cpu14.kern.callpal::rdps                    27      5.79%     85.84% # number of callpals executed
system.cpu14.kern.callpal::rti                     34      7.30%     93.13% # number of callpals executed
system.cpu14.kern.callpal::callsys                  7      1.50%     94.64% # number of callpals executed
system.cpu14.kern.callpal::rdunique                25      5.36%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  466                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      612                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     96     31.68%     31.68% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      3.30%     34.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     8      2.64%     37.62% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   189     62.38%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                303                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      96     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      4.90%     51.96% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      8      3.92%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     90     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 204                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9679743000     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3871000      0.04%     99.16% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               6678000      0.07%     99.23% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              75547000      0.77%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9765839000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.476190                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                22                      
system.cpu14.kern.mode_good::user                  22                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              45                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.488889                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2416225418000     99.74%     99.74% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         6381817000      0.26%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.673629                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19531678                       # number of cpu cycles simulated
system.cpu14.num_insts                        1297264                       # Number of instructions executed
system.cpu14.num_refs                          394570                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12787.878788                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9787.878788                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           80                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       422000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.292035                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.292035                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          6464                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         6464                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 17610.389610                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 14610.389610                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              6233                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          6233                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      4068000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.035736                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             231                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      3375000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.035736                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           231                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 22086.956522                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 22830.508475                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           36                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1524000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.657143                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           69                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1347000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.561905                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           59                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3236                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3236                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 46805.194805                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 43805.194805                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3159                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3159                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      3604000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.023795                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             77                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      3373000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.023795                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           77                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2846500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                48.298969                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0           9700                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         9700                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 24909.090909                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 21909.090909                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0               9392                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           9392                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       7672000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.031753                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              308                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          308                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      6748000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.031753                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            308                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.678224                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          694.501604                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0          9700                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         9700                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 24909.090909                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 21909.090909                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0              9392                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total          9392                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      7672000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.031753                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             308                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          308                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      6748000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.031753                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           308                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2846500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                   97                       # number of replacements
system.cpu15.dcache.sampled_refs                   97                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              694.501604                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   4685                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     19                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                       9940                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       6577                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      3363                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         31354                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        31354                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 15490.566038                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 12490.566038                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             31301                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         31301                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency       821000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001690                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              53                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       662000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001690                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            53                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               599.339623                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          31354                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        31354                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 15490.566038                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 12490.566038                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              31301                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          31301                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency        821000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001690                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               53                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           53                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       662000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001690                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         31354                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        31354                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 15490.566038                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 12490.566038                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             31301                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         31301                       # number of overall hits
system.cpu15.icache.overall_miss_latency       821000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001690                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              53                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           53                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       662000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001690                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            53                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   53                       # number of replacements
system.cpu15.icache.sampled_refs                   53                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                  31765                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.994471                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  3528                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      3528                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 190     81.90%     81.90% # number of callpals executed
system.cpu15.kern.callpal::rdps                    20      8.62%     90.52% # number of callpals executed
system.cpu15.kern.callpal::rti                     22      9.48%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  232                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      254                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     66     28.21%     28.21% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      4.27%     32.48% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    17      7.26%     39.74% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   141     60.26%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                234                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      66     43.42%     43.42% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      6.58%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     17     11.18%     61.18% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     59     38.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 152                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             9734552500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2727500      0.03%     99.70% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              11935000      0.12%     99.82% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              17503000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         9766718000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.418440                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.005529                       # Percentage of non-idle cycles
system.cpu15.numCycles                       19533436                       # number of cpu cycles simulated
system.cpu15.num_insts                          31354                       # Number of instructions executed
system.cpu15.num_refs                            9996                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1839                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 5379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                 1064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                 6936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  98098277.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  110360562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2     441442250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     220721125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4     441442250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5     176576900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  147147416.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7     176576900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  480089.450788                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  980982.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 164135.434096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 829778.665414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 127290.152826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 4224327.751196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 1469025.790349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 110360562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40004.594451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            882884500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   5379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                   1064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                   6936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16977                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       679158000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     1886.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     2122.125000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     8488.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3     4244.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4     8488.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5     3395.400000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     2829.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7     3395.400000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8        9.231648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9       18.863333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10       3.156163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11      15.955827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12       2.447664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13      81.229665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14      28.247920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    2122.125000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16977                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                      88                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                      78                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                     112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                      78                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    4193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    2684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                  13803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   4457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  11025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   1918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   2996                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                     78                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    21142461.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3       137426000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4       274852000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5       137426000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    12493272.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7        10994080                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    619036.036036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    869784.810127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   183601.870407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   978120.996441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   121885.587583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   8328848.484848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   692322.418136                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      274852000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40003.036629                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         234                       # number of ReadReq hits
system.l2.ReadReq_hits::1                          88                       # number of ReadReq hits
system.l2.ReadReq_hits::2                           7                       # number of ReadReq hits
system.l2.ReadReq_hits::3                          76                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           6                       # number of ReadReq hits
system.l2.ReadReq_hits::5                          15                       # number of ReadReq hits
system.l2.ReadReq_hits::6                          90                       # number of ReadReq hits
system.l2.ReadReq_hits::7                          53                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        3749                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        2368                       # number of ReadReq hits
system.l2.ReadReq_hits::10                      12306                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       4176                       # number of ReadReq hits
system.l2.ReadReq_hits::12                       8770                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       1885                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       2599                       # number of ReadReq hits
system.l2.ReadReq_hits::15                         77                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   36499                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              274852000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.052632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.025641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.117647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.196429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.320513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.105891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.117735                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.108455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.063047                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.204535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.017205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.132510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.012821                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        13                       # number of ReadReq misses
system.l2.ReadReq_misses::3                         2                       # number of ReadReq misses
system.l2.ReadReq_misses::4                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::5                         2                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        22                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        25                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       444                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       316                       # number of ReadReq misses
system.l2.ReadReq_misses::10                     1497                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      281                       # number of ReadReq misses
system.l2.ReadReq_misses::12                     2255                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       33                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      397                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5289                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         210776000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         21.331984                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         59.875000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2        752.714286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3         67.551282                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4        752.714286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        309.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6         47.044643                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7         67.551282                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          1.256618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          1.963115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         0.381729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         1.182185                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         0.477914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         2.747132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         1.758678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        67.551282                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5269                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     33304000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                   86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  478                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                1148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11               18754                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12               23432                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13               22739                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14               22741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            89856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 2059860.465116                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 6813384.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 7702086.956522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 7381166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 8052181.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 7702086.956522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 4661789.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 7381166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 370602.510460                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 801574.660633                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 154310.104530                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11  9445.878213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12  7560.088767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13  7790.492106                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14  7789.806957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2300623.376623                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40001.057247                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           177148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                     86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    478                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  1148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                 18754                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                 23432                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                 22739                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                 22741                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              89856                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3594335000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0    1044.837209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1           3456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2    3906.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3           3744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4    4084.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5    3906.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6    2364.631579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7           3744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8     187.983264                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     406.588235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     78.271777                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11      4.791298                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12      3.834756                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13      3.951625                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14      3.951277                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15   1166.961039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                89856                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     77184500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19391                       # number of Writeback hits
system.l2.Writeback_hits::total                 19391                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.850214                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      256                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                       96                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                        9                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                       82                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                        9                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       22                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                      118                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                       83                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     6032                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     3584                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   19182                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    5521                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   17961                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    2127                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    3597                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                      86                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58765                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     52624386.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     144717062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::2        578868250                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     192956083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     385912166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     165390928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     41347732.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     38591216.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     507111.914148                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     952085.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    168373.545666                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    860770.631970                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    125964.149712                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    4784035.123967                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    1160056.613226                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    128637388.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40004.225479                       # average overall mshr miss latency
system.l2.demand_hits::0                          234                       # number of demand (read+write) hits
system.l2.demand_hits::1                           88                       # number of demand (read+write) hits
system.l2.demand_hits::2                            7                       # number of demand (read+write) hits
system.l2.demand_hits::3                           76                       # number of demand (read+write) hits
system.l2.demand_hits::4                            6                       # number of demand (read+write) hits
system.l2.demand_hits::5                           15                       # number of demand (read+write) hits
system.l2.demand_hits::6                           90                       # number of demand (read+write) hits
system.l2.demand_hits::7                           53                       # number of demand (read+write) hits
system.l2.demand_hits::8                         3749                       # number of demand (read+write) hits
system.l2.demand_hits::9                         2368                       # number of demand (read+write) hits
system.l2.demand_hits::10                       12306                       # number of demand (read+write) hits
system.l2.demand_hits::11                        4176                       # number of demand (read+write) hits
system.l2.demand_hits::12                        8770                       # number of demand (read+write) hits
system.l2.demand_hits::13                        1885                       # number of demand (read+write) hits
system.l2.demand_hits::14                        2599                       # number of demand (read+write) hits
system.l2.demand_hits::15                          77                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36499                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1157736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.085938                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.083333                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.073171                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.318182                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.237288                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.361446                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.378481                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.339286                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.358461                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.243615                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.511720                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.113775                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.277453                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.104651                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         22                       # number of demand (read+write) misses
system.l2.demand_misses::1                          8                       # number of demand (read+write) misses
system.l2.demand_misses::2                          2                       # number of demand (read+write) misses
system.l2.demand_misses::3                          6                       # number of demand (read+write) misses
system.l2.demand_misses::4                          3                       # number of demand (read+write) misses
system.l2.demand_misses::5                          7                       # number of demand (read+write) misses
system.l2.demand_misses::6                         28                       # number of demand (read+write) misses
system.l2.demand_misses::7                         30                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2283                       # number of demand (read+write) misses
system.l2.demand_misses::9                       1216                       # number of demand (read+write) misses
system.l2.demand_misses::10                      6876                       # number of demand (read+write) misses
system.l2.demand_misses::11                      1345                       # number of demand (read+write) misses
system.l2.demand_misses::12                      9191                       # number of demand (read+write) misses
system.l2.demand_misses::13                       242                       # number of demand (read+write) misses
system.l2.demand_misses::14                       998                       # number of demand (read+write) misses
system.l2.demand_misses::15                         9                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22266                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          889934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          86.898438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         231.729167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2        2471.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3         271.292683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        2471.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5        1011.181818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6         188.525424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7         268.024096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           3.687997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9           6.207031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          1.159733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          4.029343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          1.238572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         10.458862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          6.184598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        258.674419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22246                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.009612                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002167                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.032414                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.022132                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.024537                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.008220                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.019393                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.014476                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.063182                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.007167                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.021830                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.001169                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.005316                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.000157                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.002808                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000118                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.292678                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    314.978999                       # Average occupied blocks per context
system.l2.occ_blocks::1                            71                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1062.146011                       # Average occupied blocks per context
system.l2.occ_blocks::3                    725.205468                       # Average occupied blocks per context
system.l2.occ_blocks::4                    804.024571                       # Average occupied blocks per context
system.l2.occ_blocks::5                    269.343143                       # Average occupied blocks per context
system.l2.occ_blocks::6                    635.481760                       # Average occupied blocks per context
system.l2.occ_blocks::7                    474.342209                       # Average occupied blocks per context
system.l2.occ_blocks::8                   2070.348556                       # Average occupied blocks per context
system.l2.occ_blocks::9                    234.849822                       # Average occupied blocks per context
system.l2.occ_blocks::10                   715.314587                       # Average occupied blocks per context
system.l2.occ_blocks::11                    38.297732                       # Average occupied blocks per context
system.l2.occ_blocks::12                   174.182828                       # Average occupied blocks per context
system.l2.occ_blocks::13                     5.143632                       # Average occupied blocks per context
system.l2.occ_blocks::14                    92.019627                       # Average occupied blocks per context
system.l2.occ_blocks::15                     3.868632                       # Average occupied blocks per context
system.l2.occ_blocks::16                  9590.468438                       # Average occupied blocks per context
system.l2.overall_accesses::0                     256                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                      96                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                       9                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                      82                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                       9                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      22                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                     118                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                      83                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    6032                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    3584                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  19182                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   5521                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  17961                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   2127                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   3597                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                     86                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58765                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    52624386.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    144717062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::2       578868250                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    192956083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    385912166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    165390928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    41347732.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    38591216.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    507111.914148                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    952085.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   168373.545666                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   860770.631970                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   125964.149712                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   4784035.123967                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   1160056.613226                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   128637388.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40004.225479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         234                       # number of overall hits
system.l2.overall_hits::1                          88                       # number of overall hits
system.l2.overall_hits::2                           7                       # number of overall hits
system.l2.overall_hits::3                          76                       # number of overall hits
system.l2.overall_hits::4                           6                       # number of overall hits
system.l2.overall_hits::5                          15                       # number of overall hits
system.l2.overall_hits::6                          90                       # number of overall hits
system.l2.overall_hits::7                          53                       # number of overall hits
system.l2.overall_hits::8                        3749                       # number of overall hits
system.l2.overall_hits::9                        2368                       # number of overall hits
system.l2.overall_hits::10                      12306                       # number of overall hits
system.l2.overall_hits::11                       4176                       # number of overall hits
system.l2.overall_hits::12                       8770                       # number of overall hits
system.l2.overall_hits::13                       1885                       # number of overall hits
system.l2.overall_hits::14                       2599                       # number of overall hits
system.l2.overall_hits::15                         77                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   36499                       # number of overall hits
system.l2.overall_miss_latency             1157736500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.085938                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.083333                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.073171                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.318182                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.237288                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.361446                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.378481                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.339286                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.358461                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.243615                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.511720                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.113775                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.277453                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.104651                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        22                       # number of overall misses
system.l2.overall_misses::1                         8                       # number of overall misses
system.l2.overall_misses::2                         2                       # number of overall misses
system.l2.overall_misses::3                         6                       # number of overall misses
system.l2.overall_misses::4                         3                       # number of overall misses
system.l2.overall_misses::5                         7                       # number of overall misses
system.l2.overall_misses::6                        28                       # number of overall misses
system.l2.overall_misses::7                        30                       # number of overall misses
system.l2.overall_misses::8                      2283                       # number of overall misses
system.l2.overall_misses::9                      1216                       # number of overall misses
system.l2.overall_misses::10                     6876                       # number of overall misses
system.l2.overall_misses::11                     1345                       # number of overall misses
system.l2.overall_misses::12                     9191                       # number of overall misses
system.l2.overall_misses::13                      242                       # number of overall misses
system.l2.overall_misses::14                      998                       # number of overall misses
system.l2.overall_misses::15                        9                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 22266                       # number of overall misses
system.l2.overall_mshr_hits                        20                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         889934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         86.898438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        231.729167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2       2471.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3        271.292683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       2471.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5       1011.181818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6        188.525424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7        268.024096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          3.687997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9          6.207031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         1.159733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         4.029343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         1.238572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        10.458862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         6.184598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       258.674419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22246                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    110488500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          12371                       # number of replacements
system.l2.sampled_refs                          12371                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17281.016014                       # Cycle average of tags in use
system.l2.total_refs                            47631                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7143                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               13692849                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                    14.32                       # Real time elapsed on the host
host_tick_rate                              459946057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   196057479                       # Number of instructions simulated
sim_seconds                                  0.006586                       # Number of seconds simulated
sim_ticks                                  6585716000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        59114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        59114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 17377.174833                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 14377.174833                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0        37848                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        37848                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    369543000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.359746                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        21266                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        21266                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    305745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.359746                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        21266                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0        181256                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       181256                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 21322.336046                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 18322.336046                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0            109117                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        109117                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency   1538172000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.397995                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0           72139                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        72139                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency   1321755000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.397995                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses         72139                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     37963500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        38298                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        38298                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  9346.772887                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 13032.564388                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0         1268                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1268                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    346111000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.966891                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        37030                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        37030                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    281347000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.563685                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        21588                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       110042                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       110042                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 37222.402800                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 34222.402800                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            94044                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        94044                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    595484000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.145381                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0          15998                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        15998                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    547490000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.145381                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses        15998                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     19442500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                38.208540                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0         291298                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       291298                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 24208.402827                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 21208.402827                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0             203161                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         203161                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency    2133656000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.302566                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            88137                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        88137                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency   1869245000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.302566                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          88137                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.783958                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -2.554070                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          802.773010                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1        -2615.367303                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0        291298                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       291298                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 24208.402827                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 21208.402827                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0            203161                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total        203161                       # number of overall hits
system.cpu00.dcache.overall_miss_latency   2133656000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.302566                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           88137                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        88137                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency   1869245000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.302566                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         88137                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     57406000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                11897                       # number of replacements
system.cpu00.dcache.sampled_refs                11897                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse            -1812.594293                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 454567                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   7241                       # number of writebacks
system.cpu00.dtb.data_accesses                 238683                       # DTB accesses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_hits                     388588                       # DTB hits
system.cpu00.dtb.data_misses                      496                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                 174028                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                     240170                       # DTB read hits
system.cpu00.dtb.read_misses                      388                       # DTB read misses
system.cpu00.dtb.write_accesses                 64655                       # DTB write accesses
system.cpu00.dtb.write_acv                          5                       # DTB write access violations
system.cpu00.dtb.write_hits                    148418                       # DTB write hits
system.cpu00.dtb.write_misses                     108                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       1064143                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      1064143                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 20506.200985                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 17506.200985                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           1058660                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       1058660                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency    112435500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.005153                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            5483                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         5483                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     95986500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.005153                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          5483                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               220.373951                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        1064143                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      1064143                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 20506.200985                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 17506.200985                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            1058660                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        1058660                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency     112435500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.005153                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             5483                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         5483                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     95986500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.005153                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           5483                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 0.999994                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          511.996991                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       1064143                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      1064143                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 20506.200985                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 17506.200985                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           1058660                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       1058660                       # number of overall hits
system.cpu00.icache.overall_miss_latency    112435500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.005153                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            5483                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         5483                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     95986500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.005153                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          5483                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 5482                       # number of replacements
system.cpu00.icache.sampled_refs                 5482                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              511.996991                       # Cycle average of tags in use
system.cpu00.icache.total_refs                1208090                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.341490                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                705362                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                    705198                       # ITB hits
system.cpu00.itb.fetch_misses                     164                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                  16      1.53%      1.53% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  55      5.25%      6.78% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 795     75.93%     82.71% # number of callpals executed
system.cpu00.kern.callpal::rdps                    19      1.81%     84.53% # number of callpals executed
system.cpu00.kern.callpal::wrusp                    1      0.10%     84.62% # number of callpals executed
system.cpu00.kern.callpal::rti                    129     12.32%     96.94% # number of callpals executed
system.cpu00.kern.callpal::callsys                 16      1.53%     98.47% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.19%     98.66% # number of callpals executed
system.cpu00.kern.callpal::rdunique                14      1.34%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1047                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     1740                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    416     43.70%     43.70% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     4      0.42%     44.12% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     7      0.74%     44.85% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    17      1.79%     46.64% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   508     53.36%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                952                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     414     48.59%     48.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      4      0.47%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      7      0.82%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     17      2.00%     51.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    410     48.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 852                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             7158476500     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2184000      0.03%     97.12% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3081500      0.04%     97.16% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              10425000      0.14%     97.30% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             198855000      2.70%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         7373022000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.995192                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.807087                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel               115                      
system.cpu00.kern.mode_good::user                 116                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               116                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.628415                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      60027438000     94.98%     94.98% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         3175166000      5.02%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     55                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu00.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu00.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu00.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu00.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu00.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu00.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu00.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   13                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.658510                       # Percentage of non-idle cycles
system.cpu00.numCycles                       14748374                       # number of cpu cycles simulated
system.cpu00.num_insts                        1063641                       # Number of instructions executed
system.cpu00.num_refs                          390049                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        58319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        58319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 17702.148169                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 14702.148169                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        36533                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        36533                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    385659000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.373566                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        21786                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        21786                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency    320301000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.373566                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        21786                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0         90149                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        90149                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 20534.203770                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 17534.203770                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0             21984                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         21984                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   1399714000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.756137                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0           68165                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        68165                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   1195219000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.756137                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses         68165                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0        36980                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        36980                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  9081.086208                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 12536.838689                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           81                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           81                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    335083000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.997810                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        36899                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        36899                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    270382000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.583207                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        21567                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0        17164                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        17164                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 21239.826246                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 18239.826246                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             8416                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         8416                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    185806000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.509671                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           8748                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         8748                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    159562000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.509671                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         8748                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3624000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs               674.004926                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0         107313                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       107313                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20614.460494                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17614.460494                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              30400                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          30400                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    1585520000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.716717                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            76913                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        76913                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   1354781000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.716717                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          76913                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.479644                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1                -2.509470                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          491.155869                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1        -2569.697241                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0        107313                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       107313                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20614.460494                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17614.460494                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             30400                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         30400                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   1585520000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.716717                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           76913                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        76913                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   1354781000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.716717                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         76913                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3624000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  406                       # number of replacements
system.cpu01.dcache.sampled_refs                  406                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse            -2078.541372                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                 273646                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                    215                       # number of writebacks
system.cpu01.dtb.data_accesses                 190847                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                     202602                       # DTB hits
system.cpu01.dtb.data_misses                       19                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                 141558                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                     148438                       # DTB read hits
system.cpu01.dtb.read_misses                       17                       # DTB read misses
system.cpu01.dtb.write_accesses                 49289                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                     54164                       # DTB write hits
system.cpu01.dtb.write_misses                       2                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0        576501                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       576501                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 16117.177914                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 13116.564417                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0            575686                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        575686                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     13135500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001414                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0             815                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          815                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     10690000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001414                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses           815                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              6927.782878                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0         576501                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       576501                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 16117.177914                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 13116.564417                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0             575686                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         575686                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      13135500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001414                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0              815                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          815                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     10690000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001414                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses            815                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.991135                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          507.460877                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0        576501                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       576501                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 16117.177914                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 13116.564417                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0            575686                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total        575686                       # number of overall hits
system.cpu01.icache.overall_miss_latency     13135500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001414                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0             815                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total          815                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     10690000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001414                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses           815                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                  806                       # number of replacements
system.cpu01.icache.sampled_refs                  806                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              507.460877                       # Cycle average of tags in use
system.cpu01.icache.total_refs                5583793                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.547337                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                544964                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                    544952                       # ITB hits
system.cpu01.itb.fetch_misses                      12                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                   1      0.49%      0.49% # number of callpals executed
system.cpu01.kern.callpal::swpctx                   2      0.97%      1.46% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 148     71.84%     73.30% # number of callpals executed
system.cpu01.kern.callpal::rdps                    14      6.80%     80.10% # number of callpals executed
system.cpu01.kern.callpal::rti                     26     12.62%     92.72% # number of callpals executed
system.cpu01.kern.callpal::callsys                  1      0.49%     93.20% # number of callpals executed
system.cpu01.kern.callpal::rdunique                14      6.80%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  206                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      261                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     56     28.28%     28.28% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     7      3.54%     31.82% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    17      8.59%     40.40% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   118     59.60%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      56     42.75%     42.75% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      7      5.34%     48.09% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     17     12.98%     61.07% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     51     38.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 131                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             6787887000     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               2645500      0.04%     99.34% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              10416500      0.15%     99.49% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              34536000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         6835485000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.432203                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                18                      
system.cpu01.kern.mode_good::user                  17                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch::kernel              18                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                10                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.100000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     2.100000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         53891000      0.08%      0.08% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         2902778000      4.05%      4.12% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        68774671000     95.88%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.452663                       # Percentage of non-idle cycles
system.cpu01.numCycles                       13670970                       # number of cpu cycles simulated
system.cpu01.num_insts                         576482                       # Number of instructions executed
system.cpu01.num_refs                          202716                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0        61107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        61107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 18731.431236                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 15731.431236                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        37519                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        37519                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    441837000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.386011                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        23588                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        23588                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency    371073000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.386011                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        23588                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        101971                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       101971                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 21192.216689                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 18192.216689                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0             29277                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         29277                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   1540547000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.712889                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           72694                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        72694                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   1322465000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.712889                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         72694                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0        38159                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        38159                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  9361.103818                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 13764.329713                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           73                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    356527000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.998087                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        38086                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        38086                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    292726000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.557326                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        21267                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0        17851                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        17851                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 22120.885170                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 19120.885170                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             8768                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         8768                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    200924000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.508823                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           9083                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         9083                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    173675000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.508823                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         9083                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3996500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                90.442144                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         119822                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       119822                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 21295.364222                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 18295.364222                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0              38045                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          38045                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    1741471000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.682487                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            81777                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        81777                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   1496140000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.682487                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          81777                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.710936                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1                -2.458873                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          727.998152                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1        -2517.885688                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        119822                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       119822                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 21295.364222                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 18295.364222                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0             38045                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total         38045                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   1741471000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.682487                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           81777                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        81777                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   1496140000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.682487                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         81777                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3996500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                  821                       # number of replacements
system.cpu02.dcache.sampled_refs                  821                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse            -1789.887535                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                  74253                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                    365                       # number of writebacks
system.cpu02.dtb.data_accesses                 200729                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                     219057                       # DTB hits
system.cpu02.dtb.data_misses                       33                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 150284                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     163028                       # DTB read hits
system.cpu02.dtb.read_misses                       31                       # DTB read misses
system.cpu02.dtb.write_accesses                 50445                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                     56029                       # DTB write hits
system.cpu02.dtb.write_misses                       2                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0        615014                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       615014                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 15020.855057                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 12020.855057                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0            614055                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        614055                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency     14405000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.001559                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0             959                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          959                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency     11528000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.001559                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses           959                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs               679.260688                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0         615014                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       615014                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 15020.855057                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 12020.855057                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0             614055                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         614055                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency      14405000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.001559                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0              959                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          959                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency     11528000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.001559                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses            959                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0        615014                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       615014                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 15020.855057                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 12020.855057                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0            614055                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total        614055                       # number of overall hits
system.cpu02.icache.overall_miss_latency     14405000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.001559                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0             959                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total          959                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency     11528000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.001559                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses           959                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                  959                       # number of replacements
system.cpu02.icache.sampled_refs                  959                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                 651411                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.504259                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                569493                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    569472                       # ITB hits
system.cpu02.itb.fetch_misses                      21                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                   3      1.26%      1.26% # number of callpals executed
system.cpu02.kern.callpal::swpctx                   4      1.68%      2.94% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 163     68.49%     71.43% # number of callpals executed
system.cpu02.kern.callpal::rdps                    14      5.88%     77.31% # number of callpals executed
system.cpu02.kern.callpal::rti                     31     13.03%     90.34% # number of callpals executed
system.cpu02.kern.callpal::callsys                  5      2.10%     92.44% # number of callpals executed
system.cpu02.kern.callpal::rdunique                18      7.56%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  238                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      317                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     66     30.14%     30.14% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     7      3.20%     33.33% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    18      8.22%     41.55% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   128     58.45%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                219                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      66     44.00%     44.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      7      4.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     18     12.00%     60.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     59     39.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             6760008500     98.90%     98.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               2756500      0.04%     98.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              11543000      0.17%     99.11% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              60962000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         6835270000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.460938                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                20                      
system.cpu02.kern.mode_good::user                  20                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              35                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.571429                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      22243410000     87.56%     87.56% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         3161626000     12.44%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    1                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.495741                       # Percentage of non-idle cycles
system.cpu02.numCycles                       13670540                       # number of cpu cycles simulated
system.cpu02.num_insts                         614981                       # Number of instructions executed
system.cpu02.num_refs                          219216                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        59086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        59086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 18445.568273                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 15445.568273                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        36544                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        36544                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency    415800000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.381512                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0        22542                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        22542                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency    348174000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.381512                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses        22542                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0         90929                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        90929                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 20815.522864                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 17815.522864                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0             21934                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         21934                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency   1436167000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.758779                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           68995                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        68995                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency   1229182000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.758779                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         68995                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        37057                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        37057                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  9025.363005                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 12501.811258                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           74                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    333785000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.998003                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0        36983                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        36983                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    269189000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.581051                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses        21532                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0        16941                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        16941                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 21173.439274                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 18173.439274                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             8131                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         8131                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    186538000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.520040                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           8810                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         8810                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    160108000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.520040                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         8810                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3476000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                93.246732                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0         107870                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       107870                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 20856.050382                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 17856.050382                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0              30065                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          30065                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    1622705000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.721285                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            77805                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        77805                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   1389290000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.721285                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          77805                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.605981                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_%::1                -2.549362                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          620.524763                       # Average occupied blocks per context
system.cpu03.dcache.occ_blocks::1        -2610.546341                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0        107870                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       107870                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 20856.050382                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 17856.050382                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0             30065                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total         30065                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   1622705000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.721285                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           77805                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        77805                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   1389290000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.721285                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         77805                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3476000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  612                       # number of replacements
system.cpu03.dcache.sampled_refs                  612                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse            -1990.021577                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                  57067                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    277                       # number of writebacks
system.cpu03.dtb.data_accesses                 192688                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                     204005                       # DTB hits
system.cpu03.dtb.data_misses                       19                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                 143319                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                     149985                       # DTB read hits
system.cpu03.dtb.read_misses                       17                       # DTB read misses
system.cpu03.dtb.write_accesses                 49369                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                     54020                       # DTB write hits
system.cpu03.dtb.write_misses                       2                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0        579362                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       579362                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 15745.244565                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 12745.244565                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0            578626                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        578626                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     11588500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.001270                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0             736                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          736                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      9380500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.001270                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses           736                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs               416.612772                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0         579362                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       579362                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 15745.244565                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 12745.244565                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0             578626                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         578626                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      11588500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.001270                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0              736                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          736                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      9380500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.001270                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses            736                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0        579362                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       579362                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 15745.244565                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 12745.244565                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0            578626                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total        578626                       # number of overall hits
system.cpu03.icache.overall_miss_latency     11588500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.001270                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0             736                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total          736                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      9380500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.001270                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses           736                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                  736                       # number of replacements
system.cpu03.icache.sampled_refs                  736                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                 306627                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.537155                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                549455                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                    549443                       # ITB hits
system.cpu03.itb.fetch_misses                      12                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpctx                   2      0.99%      0.99% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 146     71.92%     72.91% # number of callpals executed
system.cpu03.kern.callpal::rdps                    14      6.90%     79.80% # number of callpals executed
system.cpu03.kern.callpal::rti                     26     12.81%     92.61% # number of callpals executed
system.cpu03.kern.callpal::callsys                  1      0.49%     93.10% # number of callpals executed
system.cpu03.kern.callpal::rdunique                14      6.90%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  203                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      258                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     57     29.08%     29.08% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     7      3.57%     32.65% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    17      8.67%     41.33% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   115     58.67%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                196                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      57     43.51%     43.51% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      7      5.34%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     17     12.98%     61.83% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     50     38.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 131                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             6790654000     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               2697500      0.04%     99.40% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              10789500      0.16%     99.56% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              30222000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         6834363000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.434783                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                15                      
system.cpu03.kern.mode_good::user                  15                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              28                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                15                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.535714                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      22135765000     88.16%     88.16% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         2973130000     11.84%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.462845                       # Percentage of non-idle cycles
system.cpu03.numCycles                       13668726                       # number of cpu cycles simulated
system.cpu03.num_insts                         579343                       # Number of instructions executed
system.cpu03.num_refs                          204118                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        59776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        59776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18341.197418                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15341.197418                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        37311                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        37311                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency    412035000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.375820                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0        22465                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        22465                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency    344640000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.375820                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses        22465                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         96553                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        96553                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 20956.709590                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 17956.709590                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             25729                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         25729                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency   1484238000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.733525                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           70824                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        70824                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency   1271766000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.733525                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         70824                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0        38007                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        38007                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  9105.009100                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 13022.094319                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           96                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    345180000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.997474                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0        37911                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        37911                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency    280548000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.566843                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses        21544                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        17715                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        17715                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 21699.048462                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 18699.048462                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             8677                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         8677                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    196116000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.510189                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           9038                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         9038                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    169002000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.510189                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         9038                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3629500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                91.308886                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0         114268                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       114268                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 21040.720242                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 18040.720242                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0              34406                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          34406                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1680354000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.698901                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            79862                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        79862                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1440768000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.698901                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          79862                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.696604                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1                -2.558389                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          713.322981                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1        -2619.790524                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0        114268                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       114268                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 21040.720242                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 18040.720242                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0             34406                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total         34406                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1680354000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.698901                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           79862                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        79862                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1440768000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.698901                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         79862                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3629500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                  709                       # number of replacements
system.cpu04.dcache.sampled_refs                  709                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse            -1906.467543                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  64738                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    292                       # number of writebacks
system.cpu04.dtb.data_accesses                 196313                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                     212020                       # DTB hits
system.cpu04.dtb.data_misses                       28                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 146001                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                     156277                       # DTB read hits
system.cpu04.dtb.read_misses                       26                       # DTB read misses
system.cpu04.dtb.write_accesses                 50312                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                     55743                       # DTB write hits
system.cpu04.dtb.write_misses                       2                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        598012                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       598012                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 15034.858388                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 12034.313725                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            597094                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        597094                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     13802000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.001535                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0             918                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          918                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     11047500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.001535                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses           918                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               682.819172                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         598012                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       598012                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 15034.858388                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 12034.313725                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             597094                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         597094                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      13802000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.001535                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0              918                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          918                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     11047500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.001535                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses            918                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        598012                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       598012                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 15034.858388                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 12034.313725                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            597094                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        597094                       # number of overall hits
system.cpu04.icache.overall_miss_latency     13802000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.001535                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0             918                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total          918                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     11047500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.001535                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses           918                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                  918                       # number of replacements
system.cpu04.icache.sampled_refs                  918                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 626828                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.523160                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                559091                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                    559072                       # ITB hits
system.cpu04.itb.fetch_misses                      19                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.43%      0.43% # number of callpals executed
system.cpu04.kern.callpal::swpctx                   4      1.71%      2.14% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 155     66.24%     68.38% # number of callpals executed
system.cpu04.kern.callpal::rdps                    14      5.98%     74.36% # number of callpals executed
system.cpu04.kern.callpal::rti                     33     14.10%     88.46% # number of callpals executed
system.cpu04.kern.callpal::callsys                  7      2.99%     91.45% # number of callpals executed
system.cpu04.kern.callpal::rdunique                20      8.55%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  234                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      306                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     66     30.99%     30.99% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     7      3.29%     34.27% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    18      8.45%     42.72% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   122     57.28%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                213                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      66     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      7      4.73%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     18     12.16%     61.49% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     57     38.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 148                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             6771922500     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               2705500      0.04%     99.11% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              12842000      0.19%     99.30% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              47899000      0.70%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         6835369000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.467213                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                20                      
system.cpu04.kern.mode_good::user                  20                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.540541                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      20570953000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         3047281000     12.90%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      4                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.476840                       # Percentage of non-idle cycles
system.cpu04.numCycles                       13670738                       # number of cpu cycles simulated
system.cpu04.num_insts                         597984                       # Number of instructions executed
system.cpu04.num_refs                          212173                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        58478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        58478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 18002.782339                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 15002.782339                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        36554                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        36554                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency    394693000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.374910                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0        21924                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        21924                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency    328921000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.374910                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses        21924                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         88820                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        88820                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 20776.295604                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 17776.295604                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             20377                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         20377                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency   1421992000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.770581                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           68443                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        68443                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency   1216663000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.770581                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         68443                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0        37063                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        37063                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  9058.411720                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 12517.201463                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           67                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency    335125000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.998192                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0        36996                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        36996                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency    270334000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.582711                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses        21597                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        16641                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        16641                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 21464.657907                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 18464.657907                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             7813                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         7813                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    189490000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.530497                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           8828                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         8828                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    163006000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.530497                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         8828                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3293000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                80.908946                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0         105461                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       105461                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 20854.939110                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 17854.939110                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              28190                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          28190                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    1611482000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.732697                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            77271                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        77271                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1379669000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.732697                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          77271                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.690891                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -2.613947                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          707.472225                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1        -2676.681880                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0        105461                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       105461                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 20854.939110                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 17854.939110                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             28190                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         28190                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   1611482000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.732697                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           77271                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        77271                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1379669000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.732697                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         77271                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3293000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                  626                       # number of replacements
system.cpu05.dcache.sampled_refs                  626                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse            -1969.209656                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                  50649                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    225                       # number of writebacks
system.cpu05.dtb.data_accesses                 190633                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                     200992                       # DTB hits
system.cpu05.dtb.data_misses                       19                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 141267                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                     147268                       # DTB read hits
system.cpu05.dtb.read_misses                       17                       # DTB read misses
system.cpu05.dtb.write_accesses                 49366                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                     53724                       # DTB write hits
system.cpu05.dtb.write_misses                       2                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        570200                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       570200                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 15553.116147                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 12553.116147                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            569494                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        569494                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     10980500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.001238                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0             706                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          706                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency      8862500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.001238                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses           706                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               459.712465                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         570200                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       570200                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 15553.116147                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 12553.116147                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             569494                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         569494                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      10980500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.001238                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0              706                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          706                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency      8862500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.001238                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses            706                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        570200                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       570200                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 15553.116147                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 12553.116147                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            569494                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        569494                       # number of overall hits
system.cpu05.icache.overall_miss_latency     10980500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.001238                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0             706                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total          706                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency      8862500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.001238                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses           706                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                  706                       # number of replacements
system.cpu05.icache.sampled_refs                  706                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 324557                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.543659                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                544680                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                    544668                       # ITB hits
system.cpu05.itb.fetch_misses                      12                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpctx                   2      1.01%      1.01% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 142     71.36%     72.36% # number of callpals executed
system.cpu05.kern.callpal::rdps                    14      7.04%     79.40% # number of callpals executed
system.cpu05.kern.callpal::rti                     26     13.07%     92.46% # number of callpals executed
system.cpu05.kern.callpal::callsys                  1      0.50%     92.96% # number of callpals executed
system.cpu05.kern.callpal::rdunique                14      7.04%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  199                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      254                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     57     29.69%     29.69% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     7      3.65%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    17      8.85%     42.19% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   111     57.81%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                192                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      57     44.19%     44.19% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      7      5.43%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     17     13.18%     62.79% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     48     37.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 129                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             6790276000     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2513500      0.04%     99.38% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              11903500      0.17%     99.55% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              30467000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         6835160000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.432432                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                13                      
system.cpu05.kern.mode_good::user                  13                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              28                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                13                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.464286                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      20485330000     87.47%     87.47% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         2934032000     12.53%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.456341                       # Percentage of non-idle cycles
system.cpu05.numCycles                       13670320                       # number of cpu cycles simulated
system.cpu05.num_insts                         570181                       # Number of instructions executed
system.cpu05.num_refs                          201105                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        57818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        57818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 17943.412706                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 14943.412706                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        36064                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        36064                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency    390341000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.376250                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0        21754                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        21754                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency    325079000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.376250                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses        21754                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         91065                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        91065                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 20843.190137                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 17843.190137                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             23582                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         23582                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency   1406561000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.741042                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           67483                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        67483                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency   1204112000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.741042                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         67483                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        36513                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        36513                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  9333.708358                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 12926.347333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           71                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency    340139000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.998055                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0        36442                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        36442                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency    276068000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.584915                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses        21357                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        18125                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        18125                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 21563.738254                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 18563.738254                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             9292                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         9292                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    190472500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.487338                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           8833                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         8833                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    163973500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.487338                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         8833                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3665500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                72.705562                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0         109190                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       109190                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 20926.588134                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 17926.588134                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0              32874                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          32874                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency    1597033500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.698928                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            76316                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        76316                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency   1368085500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.698928                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          76316                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.841467                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_%::1                -2.508397                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          861.661970                       # Average occupied blocks per context
system.cpu06.dcache.occ_blocks::1        -2568.598328                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0        109190                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       109190                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 20926.588134                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 17926.588134                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0             32874                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total         32874                       # number of overall hits
system.cpu06.dcache.overall_miss_latency   1597033500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.698928                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           76316                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        76316                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency   1368085500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.698928                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         76316                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3665500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  917                       # number of replacements
system.cpu06.dcache.sampled_refs                  917                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse            -1706.936358                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                  66671                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    449                       # number of writebacks
system.cpu06.dtb.data_accesses                 188851                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                     203475                       # DTB hits
system.cpu06.dtb.data_misses                       32                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                 140041                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                     148823                       # DTB read hits
system.cpu06.dtb.read_misses                       30                       # DTB read misses
system.cpu06.dtb.write_accesses                 48810                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                     54652                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        579769                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       579769                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 15226.626016                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 12226.117886                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            578785                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        578785                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     14983000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.001697                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0             984                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          984                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     12030500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.001697                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses           984                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               606.221545                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         579769                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       579769                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 15226.626016                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 12226.117886                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             578785                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         578785                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      14983000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.001697                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0              984                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          984                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     12030500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.001697                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses            984                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        579769                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       579769                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 15226.626016                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 12226.117886                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            578785                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        578785                       # number of overall hits
system.cpu06.icache.overall_miss_latency     14983000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.001697                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0             984                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total          984                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     12030500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.001697                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses           984                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                  984                       # number of replacements
system.cpu06.icache.sampled_refs                  984                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 596522                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.543086                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                540871                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    540850                       # ITB hits
system.cpu06.itb.fetch_misses                      21                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   1      0.43%      0.43% # number of callpals executed
system.cpu06.kern.callpal::swpctx                   6      2.58%      3.00% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 157     67.38%     70.39% # number of callpals executed
system.cpu06.kern.callpal::rdps                    14      6.01%     76.39% # number of callpals executed
system.cpu06.kern.callpal::rti                     32     13.73%     90.13% # number of callpals executed
system.cpu06.kern.callpal::callsys                  5      2.15%     92.27% # number of callpals executed
system.cpu06.kern.callpal::rdunique                18      7.73%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  233                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      312                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     68     31.63%     31.63% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     7      3.26%     34.88% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    19      8.84%     43.72% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   121     56.28%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                215                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      68     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      7      4.67%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     19     12.67%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     56     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 150                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             6769872500     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2522500      0.04%     99.09% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              12959000      0.19%     99.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              49069000      0.72%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         6834423000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.462810                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                16                      
system.cpu06.kern.mode_good::user                  16                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                16                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.421053                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      12741614000     81.38%     81.38% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         2915657000     18.62%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.456914                       # Percentage of non-idle cycles
system.cpu06.numCycles                       13668846                       # number of cpu cycles simulated
system.cpu06.num_insts                         579737                       # Number of instructions executed
system.cpu06.num_refs                          203649                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0        13760                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency        10760                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0           74                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           74                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency       344000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.252525                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0           25                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency       269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.252525                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses           25                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0          3635                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3635                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 19807.228916                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 16807.228916                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0              3552                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3552                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency      1644000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.022834                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0              83                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency      1395000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.022834                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses            83                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0        17375                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 14744.680851                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           45                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency       834000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.516129                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency       693000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.505376                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0         2135                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0        60750                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency        57750                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             2115                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2115                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency      1215000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.009368                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0             20                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency      1155000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.009368                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses           20                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      3078500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                11.562500                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0           5770                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         5770                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 27757.281553                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 24757.281553                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0               5667                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           5667                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency       2859000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.017851                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0              103                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          103                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency      2550000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.017851                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses            103                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.647789                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          663.336268                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0          5770                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         5770                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 27757.281553                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 24757.281553                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0              5667                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total          5667                       # number of overall hits
system.cpu07.dcache.overall_miss_latency      2859000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.017851                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0             103                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total          103                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency      2550000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.017851                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses           103                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      3078500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                   16                       # number of replacements
system.cpu07.dcache.sampled_refs                   16                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              663.336268                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                    185                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                      5                       # number of writebacks
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                       5985                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                       3734                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                      2251                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0         16769                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        16769                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_hits::0             16769                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         16769                       # number of ReadReq hits
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0          16769                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        16769                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0              16769                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          16769                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0         16769                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        16769                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0             16769                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total         16769                       # number of overall hits
system.cpu07.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0               0                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total            0                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                    0                       # number of replacements
system.cpu07.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.995486                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                  2818                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                      2818                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpipl                 105     73.94%     73.94% # number of callpals executed
system.cpu07.kern.callpal::rdps                    14      9.86%     83.80% # number of callpals executed
system.cpu07.kern.callpal::rti                     23     16.20%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  142                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      165                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     44     29.14%     29.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     7      4.64%     33.77% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    16     10.60%     44.37% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    84     55.63%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                151                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      44     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      7      7.37%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     16     16.84%     70.53% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     28     29.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  95                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             6809928500     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2022500      0.03%     99.67% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              11059000      0.16%     99.83% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              11833000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         6834843000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.not_idle_fraction               0.004514                       # Percentage of non-idle cycles
system.cpu07.numCycles                       13669686                       # number of cpu cycles simulated
system.cpu07.num_insts                          16769                       # Number of instructions executed
system.cpu07.num_refs                            6040                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 14677.419355                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 11677.419355                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0           86                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency       455000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.264957                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           31                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency       362000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.264957                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           31                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0          3871                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         3871                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 25707.317073                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 22707.317073                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0              3748                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          3748                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency      3162000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.031775                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0             123                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency      2793000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.031775                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses           123                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 15103.448276                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency        14520                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency       876000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.557692                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency       726000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.480769                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses           50                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0         2135                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 58190.476190                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 55190.476190                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0             2114                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2114                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency      1222000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.009836                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0             21                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency      1159000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.009836                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses           21                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      3081500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                11.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0           6006                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         6006                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 30444.444444                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 27444.444444                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0               5862                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           5862                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency       4384000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.023976                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0              144                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          144                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency      3952000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.023976                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses            144                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.827758                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          847.624125                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0          6006                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         6006                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 30444.444444                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 27444.444444                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0              5862                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total          5862                       # number of overall hits
system.cpu08.dcache.overall_miss_latency      4384000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.023976                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0             144                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total          144                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency      3952000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.023976                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses           144                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      3081500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                   16                       # number of replacements
system.cpu08.dcache.sampled_refs                   16                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              845.624125                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                    184                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                      6                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                       6250                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                       3988                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                      2262                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0         17328                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        17328                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_hits::0             17328                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         17328                       # number of ReadReq hits
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0          17328                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        17328                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0              17328                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          17328                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0         17328                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        17328                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0             17328                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total         17328                       # number of overall hits
system.cpu08.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0               0                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total            0                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                    0                       # number of replacements
system.cpu08.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.995113                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                  2818                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                      2818                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpipl                 105     73.94%     73.94% # number of callpals executed
system.cpu08.kern.callpal::rdps                    14      9.86%     83.80% # number of callpals executed
system.cpu08.kern.callpal::rti                     23     16.20%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  142                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      165                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     44     29.14%     29.14% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     7      4.64%     33.77% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    16     10.60%     44.37% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    84     55.63%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                151                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      44     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      7      7.37%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     16     16.84%     70.53% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     28     29.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  95                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             6810289500     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2003500      0.03%     99.67% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              10788000      0.16%     99.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              11889000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         6834970000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.004887                       # Percentage of non-idle cycles
system.cpu08.numCycles                       13669940                       # number of cpu cycles simulated
system.cpu08.num_insts                          17328                       # Number of instructions executed
system.cpu08.num_refs                            6305                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0        10320                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency         7320                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           76                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       258000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.247525                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           25                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       183000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.247525                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           25                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          4595                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4595                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 15114.285714                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 12114.285714                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              4455                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4455                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      2116000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.030468                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             140                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          140                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      1696000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.030468                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           140                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 16745.098039                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 15170.212766                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       854000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.525773                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       713000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.484536                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2480                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2480                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 45290.322581                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 42290.322581                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2449                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2449                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1404000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.012500                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             31                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1311000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.012500                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           31                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3079500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                10.625000                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           7075                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         7075                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 20584.795322                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 17584.795322                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               6904                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6904                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       3520000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.024170                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              171                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      3007000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.024170                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            171                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.838195                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          858.311328                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          7075                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         7075                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 20584.795322                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 17584.795322                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              6904                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6904                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      3520000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.024170                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             171                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          171                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      3007000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.024170                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           171                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3079500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   56                       # number of replacements
system.cpu09.dcache.sampled_refs                   56                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              857.311328                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                    595                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     15                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       7296                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       4696                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      2600                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         22539                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        22539                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 17307.692308                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 14307.692308                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             22513                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         22513                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency       450000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001154                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              26                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency       372000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001154                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            26                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                      126                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          22539                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        22539                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 17307.692308                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 14307.692308                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              22513                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          22513                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency        450000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001154                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               26                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           26                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency       372000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001154                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             26                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         22539                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        22539                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 17307.692308                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 14307.692308                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             22513                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         22513                       # number of overall hits
system.cpu09.icache.overall_miss_latency       450000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001154                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              26                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           26                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency       372000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001154                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            26                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   26                       # number of replacements
system.cpu09.icache.sampled_refs                   26                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu09.icache.total_refs                   3276                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.994266                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  2836                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      2836                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 107     74.31%     74.31% # number of callpals executed
system.cpu09.kern.callpal::rdps                    14      9.72%     84.03% # number of callpals executed
system.cpu09.kern.callpal::rti                     23     15.97%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  144                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      167                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     44     28.76%     28.76% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     7      4.58%     33.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    16     10.46%     43.79% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    86     56.21%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                153                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      44     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      7      7.37%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     16     16.84%     70.53% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     28     29.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  95                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             6810663500     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               1991500      0.03%     99.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              10792000      0.16%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              12225000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         6835672000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.325581                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.005734                       # Percentage of non-idle cycles
system.cpu09.numCycles                       13671344                       # number of cpu cycles simulated
system.cpu09.num_insts                          22539                       # Number of instructions executed
system.cpu09.num_refs                            7351                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 14902.439024                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 11902.439024                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           76                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       611000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.350427                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           41                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       488000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.350427                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           41                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          4002                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         4002                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 26260.273973                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 23260.273973                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              3856                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3856                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      3834000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.036482                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             146                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      3396000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.036482                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           146                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 16724.137931                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 15301.886792                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           45                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       970000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.563107                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       811000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.514563                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           53                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         2230                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2230                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 55548.387097                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 52548.387097                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             2199                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2199                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1722000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.013901                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             31                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1629000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.013901                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           31                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3064500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                 7.044118                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0           6232                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         6232                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 31389.830508                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 28389.830508                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0               6055                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6055                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       5556000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.028402                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              177                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          177                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      5025000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.028402                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            177                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.856057                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          876.601983                       # Average occupied blocks per context
system.cpu10.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0          6232                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         6232                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 31389.830508                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 28389.830508                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0              6055                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6055                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      5556000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.028402                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             177                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          177                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      5025000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.028402                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           177                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3064500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                   68                       # number of replacements
system.cpu10.dcache.sampled_refs                   68                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              875.601983                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                    479                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     36                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                       6475                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       4119                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      2356                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         18170                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        18170                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 37737.704918                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 34737.704918                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             18109                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         18109                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency      2302000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.003357                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              61                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency      2119000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.003357                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            61                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               102.344262                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          18170                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        18170                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 37737.704918                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 34737.704918                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              18109                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          18109                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency       2302000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.003357                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               61                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency      2119000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.003357                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             61                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         18170                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        18170                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 37737.704918                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 34737.704918                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             18109                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         18109                       # number of overall hits
system.cpu10.icache.overall_miss_latency      2302000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.003357                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              61                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           61                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency      2119000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.003357                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            61                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   61                       # number of replacements
system.cpu10.icache.sampled_refs                   61                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   6243                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.994404                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  2962                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      2962                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 121     76.58%     76.58% # number of callpals executed
system.cpu10.kern.callpal::rdps                    14      8.86%     85.44% # number of callpals executed
system.cpu10.kern.callpal::rti                     23     14.56%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  158                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      181                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     52     31.14%     31.14% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     7      4.19%     35.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    16      9.58%     44.91% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    92     55.09%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                167                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      52     46.85%     46.85% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      7      6.31%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     16     14.41%     67.57% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     36     32.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 111                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             6805852500     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               1972500      0.03%     99.63% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              10707000      0.16%     99.79% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              14259000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         6832791000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.391304                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.005596                       # Percentage of non-idle cycles
system.cpu10.numCycles                       13665582                       # number of cpu cycles simulated
system.cpu10.num_insts                          18170                       # Number of instructions executed
system.cpu10.num_refs                            6534                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 18714.285714                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 15714.285714                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           76                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           76                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       524000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.269231                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       440000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.269231                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          3834                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         3834                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 18954.545455                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 15954.545455                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              3702                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3702                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      2502000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.034429                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             132                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      2106000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.034429                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           132                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 21547.169811                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 18961.538462                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency      1142000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.530000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       986000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.520000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           52                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         2217                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2217                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 58060.606061                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 55060.606061                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             2184                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2184                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      1916000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.014885                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      1817000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.014885                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3057500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                14.853333                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0           6051                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         6051                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 26775.757576                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 23775.757576                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               5886                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           5886                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       4418000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.027268                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              165                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          165                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      3923000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.027268                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            165                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.837915                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          858.024950                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0          6051                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         6051                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 26775.757576                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 23775.757576                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              5886                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          5886                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      4418000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.027268                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             165                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          165                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      3923000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.027268                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           165                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3057500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                   75                       # number of replacements
system.cpu11.dcache.sampled_refs                   75                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              858.024950                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   1114                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     33                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                       6278                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       3938                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      2340                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         17738                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        17738                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0        20250                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency        17250                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             17670                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         17670                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      1377000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.003834                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              68                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency      1173000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.003834                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            68                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               321.044118                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          17738                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        17738                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0        20250                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency        17250                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              17670                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          17670                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       1377000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.003834                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               68                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency      1173000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.003834                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             68                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         17738                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        17738                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0        20250                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency        17250                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             17670                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         17670                       # number of overall hits
system.cpu11.icache.overall_miss_latency      1377000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.003834                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              68                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           68                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency      1173000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.003834                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            68                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   68                       # number of replacements
system.cpu11.icache.sampled_refs                   68                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu11.icache.total_refs                  21831                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.994798                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  2962                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      2962                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 121     76.58%     76.58% # number of callpals executed
system.cpu11.kern.callpal::rdps                    14      8.86%     85.44% # number of callpals executed
system.cpu11.kern.callpal::rti                     23     14.56%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  158                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      181                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     52     31.14%     31.14% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     7      4.19%     35.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    16      9.58%     44.91% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    92     55.09%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                167                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      52     46.85%     46.85% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      7      6.31%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     16     14.41%     67.57% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     36     32.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 111                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             6810243500     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2128500      0.03%     99.64% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              10548000      0.15%     99.79% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              14235000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         6837155000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.391304                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              23                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.005202                       # Percentage of non-idle cycles
system.cpu11.numCycles                       13674310                       # number of cpu cycles simulated
system.cpu11.num_insts                          17738                       # Number of instructions executed
system.cpu11.num_refs                            6336                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 14732.283465                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 11732.283465                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0          625                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          625                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency      1871000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.168883                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          127                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency      1490000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.168883                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          127                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0         34189                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        34189                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 14864.285714                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 11864.285714                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0             31809                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         31809                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency     35377000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.069613                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            2380                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2380                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     28237000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.069613                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          2380                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          744                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          744                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 43789.682540                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency        41140                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0          492                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          492                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     11035000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.338710                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0          252                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          252                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     10285000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.336022                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses          250                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        27883                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        27883                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 54186.553874                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 51186.553874                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            25637                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        25637                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    121703000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.080551                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           2246                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2246                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    114965000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.080551                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         2246                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3134500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                15.331927                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          62072                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        62072                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 33955.901427                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 30955.901427                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              57446                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          57446                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     157080000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.074526                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0             4626                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         4626                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    143202000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.074526                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses           4626                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.922708                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          944.852961                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         62072                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        62072                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 33955.901427                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 30955.901427                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             57446                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         57446                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    157080000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.074526                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0            4626                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total         4626                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    143202000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.074526                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses          4626                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3134500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                 4266                       # number of replacements
system.cpu12.dcache.sampled_refs                 4266                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              943.852961                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  65406                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   2793                       # number of writebacks
system.cpu12.dtb.data_accesses                   5826                       # DTB accesses
system.cpu12.dtb.data_acv                           7                       # DTB access violations
system.cpu12.dtb.data_hits                      63461                       # DTB hits
system.cpu12.dtb.data_misses                       96                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                   3783                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                      34833                       # DTB read hits
system.cpu12.dtb.read_misses                       82                       # DTB read misses
system.cpu12.dtb.write_accesses                  2043                       # DTB write accesses
system.cpu12.dtb.write_acv                          7                       # DTB write access violations
system.cpu12.dtb.write_hits                     28628                       # DTB write hits
system.cpu12.dtb.write_misses                      14                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0        174341                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       174341                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 21543.478261                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 18543.478261                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0            171857                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        171857                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     53514000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.014248                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            2484                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         2484                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     46062000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.014248                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          2484                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               116.271446                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0         174341                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       174341                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 21543.478261                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 18543.478261                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0             171857                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         171857                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      53514000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.014248                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             2484                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         2484                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     46062000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.014248                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           2484                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.999988                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          511.994072                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0        174341                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       174341                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 21543.478261                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 18543.478261                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0            171857                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total        171857                       # number of overall hits
system.cpu12.icache.overall_miss_latency     53514000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.014248                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            2484                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         2484                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     46062000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.014248                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          2484                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 2483                       # number of replacements
system.cpu12.icache.sampled_refs                 2483                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              511.994072                       # Cycle average of tags in use
system.cpu12.icache.total_refs                 288702                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.930590                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                 28248                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                     28164                       # ITB hits
system.cpu12.itb.fetch_misses                      84                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                   1      0.19%      0.19% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  12      2.23%      2.42% # number of callpals executed
system.cpu12.kern.callpal::tbi                      1      0.19%      2.61% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 465     86.59%     89.20% # number of callpals executed
system.cpu12.kern.callpal::rdps                    14      2.61%     91.81% # number of callpals executed
system.cpu12.kern.callpal::rdusp                    1      0.19%     91.99% # number of callpals executed
system.cpu12.kern.callpal::rti                     37      6.89%     98.88% # number of callpals executed
system.cpu12.kern.callpal::callsys                  6      1.12%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  537                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      747                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    223     42.48%     42.48% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     7      1.33%     43.81% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    16      3.05%     46.86% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   279     53.14%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                525                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     223     49.23%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      7      1.55%     50.77% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     16      3.53%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    207     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 453                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             5939211000     98.24%     98.24% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2526500      0.04%     98.28% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              11133500      0.18%     98.47% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              92692000      1.53%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         6045563000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.741935                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                15                      
system.cpu12.kern.mode_good::user                  14                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              50                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.300000                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel        356690000     86.93%     86.93% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user           53637000     13.07%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu12.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.069410                       # Percentage of non-idle cycles
system.cpu12.numCycles                       12089184                       # number of cpu cycles simulated
system.cpu12.num_insts                         174239                       # Number of instructions executed
system.cpu12.num_refs                           63877                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 11185.714286                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  8185.714286                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0          529                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       783000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.116861                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           70                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       573000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.116861                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           70                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0         32066                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        32066                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 15385.153308                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 12385.153308                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0             30207                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         30207                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency     28601000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.057974                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0            1859                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1859                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency     23024000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.057974                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses          1859                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          596                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          596                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 38437.125749                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 35668.674699                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0          429                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          429                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency      6419000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.280201                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0          167                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency      5921000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.278523                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses          166                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0        19872                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        19872                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 54667.206478                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 51667.206478                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0            18637                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        18637                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency     67514000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.062148                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           1235                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1235                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency     63809000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.062148                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         1235                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3253000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               152.479587                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          51938                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        51938                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 31064.964447                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 28064.964447                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              48844                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          48844                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency      96115000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.059571                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0             3094                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3094                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency     86833000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.059571                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses           3094                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.864995                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          885.754425                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         51938                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        51938                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 31064.964447                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 28064.964447                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             48844                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         48844                       # number of overall hits
system.cpu13.dcache.overall_miss_latency     96115000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.059571                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0            3094                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3094                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency     86833000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.059571                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses          3094                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3253000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                 2327                       # number of replacements
system.cpu13.dcache.sampled_refs                 2327                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              884.754425                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 354820                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1048                       # number of writebacks
system.cpu13.dtb.data_accesses                   2698                       # DTB accesses
system.cpu13.dtb.data_acv                          21                       # DTB access violations
system.cpu13.dtb.data_hits                      52504                       # DTB hits
system.cpu13.dtb.data_misses                      364                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu13.dtb.read_acv                          12                       # DTB read access violations
system.cpu13.dtb.read_hits                      32119                       # DTB read hits
system.cpu13.dtb.read_misses                      326                       # DTB read misses
system.cpu13.dtb.write_accesses                   875                       # DTB write accesses
system.cpu13.dtb.write_acv                          9                       # DTB write access violations
system.cpu13.dtb.write_hits                     20385                       # DTB write hits
system.cpu13.dtb.write_misses                      38                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0        149347                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       149347                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 15892.342684                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 12892.342684                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0            148028                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        148028                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     20962000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.008832                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            1319                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1319                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     17005000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          1319                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               426.407605                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0         149347                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       149347                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 15892.342684                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 12892.342684                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0             148028                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         148028                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      20962000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.008832                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             1319                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1319                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     17005000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.008832                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           1319                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.999440                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          511.713178                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0        149347                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       149347                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 15892.342684                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 12892.342684                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0            148028                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total        148028                       # number of overall hits
system.cpu13.icache.overall_miss_latency     20962000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.008832                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            1319                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         1319                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     17005000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.008832                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          1319                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 1315                       # number of replacements
system.cpu13.icache.sampled_refs                 1315                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              511.713178                       # Cycle average of tags in use
system.cpu13.icache.total_refs                 560726                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle         2425188016000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.950586                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                 26321                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                     26196                       # ITB hits
system.cpu13.itb.fetch_misses                     125                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                   1      0.22%      0.22% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  58     12.86%     13.08% # number of callpals executed
system.cpu13.kern.callpal::tbi                      4      0.89%     13.97% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 272     60.31%     74.28% # number of callpals executed
system.cpu13.kern.callpal::rdps                    15      3.33%     77.61% # number of callpals executed
system.cpu13.kern.callpal::rti                     91     20.18%     97.78% # number of callpals executed
system.cpu13.kern.callpal::callsys                  9      2.00%     99.78% # number of callpals executed
system.cpu13.kern.callpal::imb                      1      0.22%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  451                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      985                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                    156     40.31%     40.31% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     7      1.81%     42.12% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    18      4.65%     46.77% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   206     53.23%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                387                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     156     48.60%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      7      2.18%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     18      5.61%     56.39% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    140     43.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 321                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             6767414500     98.94%     98.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2121500      0.03%     98.97% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              14580000      0.21%     99.18% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              56064000      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         6840180000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.679612                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                67                      
system.cpu13.kern.mode_good::user                  67                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel             149                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.449664                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel       2530516000     99.01%     99.01% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user           25192000      0.99%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu13.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu13.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu13.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    3                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.049414                       # Percentage of non-idle cycles
system.cpu13.numCycles                       13680360                       # number of cpu cycles simulated
system.cpu13.num_insts                         148962                       # Number of instructions executed
system.cpu13.num_refs                           53688                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0         2245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         2245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 12746.987952                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  9746.987952                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0         1747                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1747                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency      6348000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.221826                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          498                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          498                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      4854000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.221826                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          498                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        114662                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       114662                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 16816.520066                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 13816.520066                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0            107386                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        107386                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    122357000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.063456                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0            7276                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         7276                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    100529000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.063456                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses          7276                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0         2239                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         2239                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 39025.990099                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 36025.990099                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         1431                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1431                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     31533000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.360875                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0          808                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          808                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     29109000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.360875                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses          808                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       101853                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       101853                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 53395.159252                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 50395.159252                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0            93941                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        93941                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    422462500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.077681                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           7912                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         7912                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    398726500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.077681                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         7912                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency     19199500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                25.701995                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0         216515                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       216515                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 35871.707927                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 32871.707927                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0             201327                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         201327                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     544819500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.070148                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            15188                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        15188                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    499255500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.070148                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          15188                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.917239                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          939.252945                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0        216515                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       216515                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 35871.707927                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 32871.707927                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0            201327                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total        201327                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    544819500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.070148                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           15188                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        15188                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    499255500                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.070148                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         15188                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency     19199500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                13436                       # number of replacements
system.cpu14.dcache.sampled_refs                13436                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              939.252945                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 345332                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle         2425468499000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   7717                       # number of writebacks
system.cpu14.dtb.data_accesses                  36029                       # DTB accesses
system.cpu14.dtb.data_acv                          10                       # DTB access violations
system.cpu14.dtb.data_hits                     220102                       # DTB hits
system.cpu14.dtb.data_misses                      579                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                  20850                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     116094                       # DTB read hits
system.cpu14.dtb.read_misses                      464                       # DTB read misses
system.cpu14.dtb.write_accesses                 15179                       # DTB write accesses
system.cpu14.dtb.write_acv                         10                       # DTB write access violations
system.cpu14.dtb.write_hits                    104008                       # DTB write hits
system.cpu14.dtb.write_misses                     115                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0        680596                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       680596                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 19587.723359                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 16587.723359                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0            669795                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        669795                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    211567000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.015870                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0           10801                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        10801                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency    179164000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.015870                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses         10801                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               127.358274                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0         680596                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       680596                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 19587.723359                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 16587.723359                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0             669795                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         669795                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     211567000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.015870                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0            10801                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        10801                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency    179164000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.015870                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses          10801                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.999652                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          511.821635                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0        680596                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       680596                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 19587.723359                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 16587.723359                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0            669795                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total        669795                       # number of overall hits
system.cpu14.icache.overall_miss_latency    211567000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.015870                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0           10801                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total        10801                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency    179164000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.015870                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses         10801                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                10799                       # number of replacements
system.cpu14.icache.sampled_refs                10799                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              511.821635                       # Cycle average of tags in use
system.cpu14.icache.total_refs                1375342                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle         2425221132000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.743675                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                144924                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                    144537                       # ITB hits
system.cpu14.itb.fetch_misses                     387                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                 129      7.82%      7.82% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  78      4.73%     12.55% # number of callpals executed
system.cpu14.kern.callpal::tbi                      4      0.24%     12.80% # number of callpals executed
system.cpu14.kern.callpal::swpipl                1122     68.04%     80.84% # number of callpals executed
system.cpu14.kern.callpal::rdps                    22      1.33%     82.17% # number of callpals executed
system.cpu14.kern.callpal::wrusp                    1      0.06%     82.23% # number of callpals executed
system.cpu14.kern.callpal::rdusp                    1      0.06%     82.29% # number of callpals executed
system.cpu14.kern.callpal::rti                    147      8.91%     91.21% # number of callpals executed
system.cpu14.kern.callpal::callsys                 62      3.76%     94.97% # number of callpals executed
system.cpu14.kern.callpal::rdunique                82      4.97%     99.94% # number of callpals executed
system.cpu14.kern.callpal::wrunique                 1      0.06%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 1649                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                     2645                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    593     46.00%     46.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     7      0.54%     46.55% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    20      1.55%     48.10% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   669     51.90%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               1289                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     591     49.13%     49.13% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      7      0.58%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     20      1.66%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    585     48.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1203                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             6603474500     96.59%     96.59% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3250500      0.05%     96.64% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              14213000      0.21%     96.85% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             215492000      3.15%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         6836430000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                0.996627                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.874439                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel               125                      
system.cpu14.kern.mode_good::user                 125                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel             225                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               125                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.555556                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel       6904221000     96.36%     96.36% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user          260936000      3.64%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     78                       # number of times the context was actually changed
system.cpu14.kern.syscall::2                        1      2.94%      2.94% # number of syscalls executed
system.cpu14.kern.syscall::4                        5     14.71%     17.65% # number of syscalls executed
system.cpu14.kern.syscall::17                       4     11.76%     29.41% # number of syscalls executed
system.cpu14.kern.syscall::54                       1      2.94%     32.35% # number of syscalls executed
system.cpu14.kern.syscall::71                       9     26.47%     58.82% # number of syscalls executed
system.cpu14.kern.syscall::73                       3      8.82%     67.65% # number of syscalls executed
system.cpu14.kern.syscall::74                       8     23.53%     91.18% # number of syscalls executed
system.cpu14.kern.syscall::144                      1      2.94%     94.12% # number of syscalls executed
system.cpu14.kern.syscall::256                      1      2.94%     97.06% # number of syscalls executed
system.cpu14.kern.syscall::257                      1      2.94%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                   34                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.256325                       # Percentage of non-idle cycles
system.cpu14.numCycles                       13672860                       # number of cpu cycles simulated
system.cpu14.num_insts                         680007                       # Number of instructions executed
system.cpu14.num_refs                          222152                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        44502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        44502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 18552.043951                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 15552.043951                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        27574                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        27574                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency    314049000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.380387                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        16928                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        16928                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency    263265000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.380387                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        16928                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        169336                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       169336                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 21620.179056                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 18620.179056                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0            119631                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        119631                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency   1074631000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.293529                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           49705                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        49705                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    925516000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.293529                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         49705                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        28108                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        28108                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 10477.937055                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 15013.079094                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         3134                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         3134                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency    261676000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.888501                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        24974                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        24974                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency    218095000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.516828                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        14527                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        70535                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        70535                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 30241.306639                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 27241.306639                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            62943                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        62943                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    229592000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.107635                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           7592                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         7592                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    206816000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.107635                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         7592                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency     16112500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               333.514618                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0         239871                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       239871                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 22762.500654                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 19762.500654                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0             182574                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         182574                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency    1304223000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.238866                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            57297                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        57297                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency   1132332000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.238866                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          57297                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.784514                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_%::1                -2.335415                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          803.342719                       # Average occupied blocks per context
system.cpu15.dcache.occ_blocks::1        -2391.465331                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0        239871                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       239871                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 22762.500654                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 19762.500654                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0            182574                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total        182574                       # number of overall hits
system.cpu15.dcache.overall_miss_latency   1304223000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.238866                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           57297                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        57297                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency   1132332000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.238866                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         57297                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency     16112500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                 4036                       # number of replacements
system.cpu15.dcache.sampled_refs                 4036                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse            -1588.122612                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                1346065                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1695                       # number of writebacks
system.cpu15.dtb.data_accesses                 251502                       # DTB accesses
system.cpu15.dtb.data_acv                          21                       # DTB access violations
system.cpu15.dtb.data_hits                     311724                       # DTB hits
system.cpu15.dtb.data_misses                      451                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                 177515                       # DTB read accesses
system.cpu15.dtb.read_acv                          12                       # DTB read access violations
system.cpu15.dtb.read_hits                     213185                       # DTB read hits
system.cpu15.dtb.read_misses                      402                       # DTB read misses
system.cpu15.dtb.write_accesses                 73987                       # DTB write accesses
system.cpu15.dtb.write_acv                          9                       # DTB write access violations
system.cpu15.dtb.write_hits                     98539                       # DTB write hits
system.cpu15.dtb.write_misses                      49                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       1079522                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1079522                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 23919.911682                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 20919.911682                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           1077031                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1077031                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     59584500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.002308                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            2491                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         2491                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     52111500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.002308                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          2491                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              1424.596687                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        1079522                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1079522                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 23919.911682                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 20919.911682                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            1077031                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1077031                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      59584500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.002308                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             2491                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         2491                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     52111500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.002308                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           2491                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.933121                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          477.758090                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       1079522                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1079522                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 23919.911682                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 20919.911682                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           1077031                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       1077031                       # number of overall hits
system.cpu15.icache.overall_miss_latency     59584500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.002308                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            2491                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         2491                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     52111500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.002308                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          2491                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 2415                       # number of replacements
system.cpu15.icache.sampled_refs                 2415                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              477.758090                       # Cycle average of tags in use
system.cpu15.icache.total_refs                3440401                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle         2429793999000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.505497                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                913051                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                    912883                       # ITB hits
system.cpu15.itb.fetch_misses                     168                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                 107     15.26%     15.26% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  67      9.56%     24.82% # number of callpals executed
system.cpu15.kern.callpal::tbi                      4      0.57%     25.39% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 372     53.07%     78.46% # number of callpals executed
system.cpu15.kern.callpal::rdps                    22      3.14%     81.60% # number of callpals executed
system.cpu15.kern.callpal::rti                     97     13.84%     95.44% # number of callpals executed
system.cpu15.kern.callpal::callsys                 11      1.57%     97.00% # number of callpals executed
system.cpu15.kern.callpal::imb                      1      0.14%     97.15% # number of callpals executed
system.cpu15.kern.callpal::rdunique                20      2.85%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  701                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                     1359                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    190     39.01%     39.01% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     7      1.44%     40.45% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    19      3.90%     44.35% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   271     55.65%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                487                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     190     46.34%     46.34% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      7      1.71%     48.05% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     19      4.63%     52.68% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    194     47.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 410                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             6740400500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2978000      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              11519500      0.17%     98.77% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              83976000      1.23%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         6838874000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.715867                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                89                      
system.cpu15.kern.mode_good::user                  89                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel             164                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                89                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.542683                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2427077518000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         2822470000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu15.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu15.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu15.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    4                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.494503                       # Percentage of non-idle cycles
system.cpu15.numCycles                       13677748                       # number of cpu cycles simulated
system.cpu15.num_insts                        1079050                       # Number of instructions executed
system.cpu15.num_refs                          313226                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  6820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                   187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                 1863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                 1006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 6503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 1354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  142298.460411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  4951405.612245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  5189708.556150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  5274323.369565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  5332282.967033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  5776639.880952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  5361743.093923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7     485237750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8     485237750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9     194095100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10    242618875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    242618875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 520920.826624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 964687.375746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 149235.045364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 716747.045790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40005.465945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            970475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    6820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                     187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                   1863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                   1006                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   6503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   1354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18661                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       746542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.736217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1       95.209184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2       99.791444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3      101.418478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4      102.532967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5      111.077381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      103.099448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7     9330.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8     9330.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     3732.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    4665.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    4665.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12      10.016640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13      18.549702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14       2.869599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      13.782127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 18661                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                   10753                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    1050                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                    1295                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                     971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    1203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                     962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    1283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                       8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                   4278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   2740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  16781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   5380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               46986                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    119445.607412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    38673833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    26774192.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    31642227.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    31642227.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    19336916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    31642227.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   8924730.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11       17403225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   585967.171717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   1812835.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   184258.602435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   357723.021583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40002.392702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        7839                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        1041                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        1282                       # number of ReadReq hits
system.l2.ReadReq_hits::3                         960                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        1192                       # number of ReadReq hits
system.l2.ReadReq_hits::5                         944                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        1272                       # number of ReadReq hits
system.l2.ReadReq_hits::7                           7                       # number of ReadReq hits
system.l2.ReadReq_hits::8                           8                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          35                       # number of ReadReq hits
system.l2.ReadReq_hits::10                         68                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        113                       # number of ReadReq hits
system.l2.ReadReq_hits::12                       3684                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       2548                       # number of ReadReq hits
system.l2.ReadReq_hits::14                      14892                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       4407                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   40292                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              348064500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.270994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.008571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.010039                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.011329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.009144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.018711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.008574                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.364486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.150376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.138850                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.070073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.112568                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.180855                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                      2914                       # number of ReadReq misses
system.l2.ReadReq_misses::1                         9                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        13                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        11                       # number of ReadReq misses
system.l2.ReadReq_misses::4                        11                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        18                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        11                       # number of ReadReq misses
system.l2.ReadReq_misses::10                       39                       # number of ReadReq misses
system.l2.ReadReq_misses::11                       20                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      594                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      192                       # number of ReadReq misses
system.l2.ReadReq_misses::14                     1889                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      973                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6694                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         267496000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.621873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          6.368571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          5.163707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          6.886715                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          5.558603                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          6.951143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          5.212003                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7        955.285714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8        835.875000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9        191.057143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        62.495327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        50.278195                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         1.563114                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         2.440511                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         0.398486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         1.242937                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6687                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     33972500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                 2118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                 1103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1886                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 1071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 1481                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 1264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 1486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                   27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                   28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                 488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                 297                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                1421                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                1821                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            14593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 95124.645892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 182660.018132                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 106826.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 188117.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 136039.162728                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 159393.987342                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 135581.426649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7      7462000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8      7195500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9      8058960                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 5925705.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 4685441.860465                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 412856.557377                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 678363.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 141783.251232                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 110639.209226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40015.144247                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           201474000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                   2118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                   1103                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1886                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   1071                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   1481                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   1264                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   1486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                     27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                     28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                   488                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                   297                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  1421                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  1821                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14593                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      583941000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       6.889991                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1      13.230281                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       7.737540                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      13.625584                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       9.853477                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      11.545095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6       9.820323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7     540.481481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8     521.178571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     583.720000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    429.205882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11    339.372093                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     29.903689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     49.134680                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     10.269529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15      8.013729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                14593                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     84533000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 22412                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22412                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     22412                       # number of Writeback hits
system.l2.Writeback_hits::total                 22412                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.249049                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                    17573                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     1246                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                     1482                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     1155                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     1385                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     1130                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1464                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                        9                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                       10                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       40                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                     111                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     137                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    6141                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    3746                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   23284                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    6734                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                65647                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     135457.160468                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     6431902.439024                       # average overall miss latency
system.l2.demand_avg_miss_latency::2          6592700                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     6761743.589744                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     6831813.471503                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     7088924.731183                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     6867395.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::7        659270000                       # average overall miss latency
system.l2.demand_avg_miss_latency::8        659270000                       # average overall miss latency
system.l2.demand_avg_miss_latency::9        263708000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    30663720.930233                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    54939166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    536646.316646                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    1100617.696160                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    157118.684461                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    566626.557800                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40004.655200                       # average overall mshr miss latency
system.l2.demand_hits::0                         7839                       # number of demand (read+write) hits
system.l2.demand_hits::1                         1041                       # number of demand (read+write) hits
system.l2.demand_hits::2                         1282                       # number of demand (read+write) hits
system.l2.demand_hits::3                          960                       # number of demand (read+write) hits
system.l2.demand_hits::4                         1192                       # number of demand (read+write) hits
system.l2.demand_hits::5                          944                       # number of demand (read+write) hits
system.l2.demand_hits::6                         1272                       # number of demand (read+write) hits
system.l2.demand_hits::7                            7                       # number of demand (read+write) hits
system.l2.demand_hits::8                            8                       # number of demand (read+write) hits
system.l2.demand_hits::9                           35                       # number of demand (read+write) hits
system.l2.demand_hits::10                          68                       # number of demand (read+write) hits
system.l2.demand_hits::11                         113                       # number of demand (read+write) hits
system.l2.demand_hits::12                        3684                       # number of demand (read+write) hits
system.l2.demand_hits::13                        2548                       # number of demand (read+write) hits
system.l2.demand_hits::14                       14892                       # number of demand (read+write) hits
system.l2.demand_hits::15                        4407                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40292                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1318540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.553918                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.164526                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.134953                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.168831                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.139350                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.164602                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.131148                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.387387                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.175182                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.400098                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.319808                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.360419                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.345560                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       9734                       # number of demand (read+write) misses
system.l2.demand_misses::1                        205                       # number of demand (read+write) misses
system.l2.demand_misses::2                        200                       # number of demand (read+write) misses
system.l2.demand_misses::3                        195                       # number of demand (read+write) misses
system.l2.demand_misses::4                        193                       # number of demand (read+write) misses
system.l2.demand_misses::5                        186                       # number of demand (read+write) misses
system.l2.demand_misses::6                        192                       # number of demand (read+write) misses
system.l2.demand_misses::7                          2                       # number of demand (read+write) misses
system.l2.demand_misses::8                          2                       # number of demand (read+write) misses
system.l2.demand_misses::9                          5                       # number of demand (read+write) misses
system.l2.demand_misses::10                        43                       # number of demand (read+write) misses
system.l2.demand_misses::11                        24                       # number of demand (read+write) misses
system.l2.demand_misses::12                      2457                       # number of demand (read+write) misses
system.l2.demand_misses::13                      1198                       # number of demand (read+write) misses
system.l2.demand_misses::14                      8392                       # number of demand (read+write) misses
system.l2.demand_misses::15                      2327                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25355                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1014038000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           1.442440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          20.343499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2          17.103914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          21.946320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4          18.301805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5          22.431858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          17.314208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7        2816.444444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8        2534.800000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         633.700000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        228.360360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        185.021898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          4.127667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13          6.766684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          1.088645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          3.764182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    25348                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.020102                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002200                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.021630                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.018349                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.012171                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.005456                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.011181                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.008448                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.026228                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.003876                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.011749                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.003876                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.037972                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002461                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.026183                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.009089                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.317220                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    658.705255                       # Average occupied blocks per context
system.l2.occ_blocks::1                     72.085736                       # Average occupied blocks per context
system.l2.occ_blocks::2                    708.761308                       # Average occupied blocks per context
system.l2.occ_blocks::3                    601.259784                       # Average occupied blocks per context
system.l2.occ_blocks::4                    398.824643                       # Average occupied blocks per context
system.l2.occ_blocks::5                    178.784716                       # Average occupied blocks per context
system.l2.occ_blocks::6                    366.390432                       # Average occupied blocks per context
system.l2.occ_blocks::7                    276.827216                       # Average occupied blocks per context
system.l2.occ_blocks::8                    859.443904                       # Average occupied blocks per context
system.l2.occ_blocks::9                    127.022987                       # Average occupied blocks per context
system.l2.occ_blocks::10                   384.991862                       # Average occupied blocks per context
system.l2.occ_blocks::11                   127.017507                       # Average occupied blocks per context
system.l2.occ_blocks::12                  1244.270403                       # Average occupied blocks per context
system.l2.occ_blocks::13                    80.634854                       # Average occupied blocks per context
system.l2.occ_blocks::14                   857.978451                       # Average occupied blocks per context
system.l2.occ_blocks::15                   297.821371                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10394.680808                       # Average occupied blocks per context
system.l2.overall_accesses::0                   17573                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    1246                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                    1482                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    1155                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    1385                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    1130                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1464                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                       9                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                      10                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      40                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                    111                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    137                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   6141                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   3746                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  23284                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   6734                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               65647                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    135457.160468                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    6431902.439024                       # average overall miss latency
system.l2.overall_avg_miss_latency::2         6592700                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    6761743.589744                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    6831813.471503                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    7088924.731183                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    6867395.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::7       659270000                       # average overall miss latency
system.l2.overall_avg_miss_latency::8       659270000                       # average overall miss latency
system.l2.overall_avg_miss_latency::9       263708000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   30663720.930233                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   54939166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   536646.316646                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   1100617.696160                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   157118.684461                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   566626.557800                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40004.655200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        7839                       # number of overall hits
system.l2.overall_hits::1                        1041                       # number of overall hits
system.l2.overall_hits::2                        1282                       # number of overall hits
system.l2.overall_hits::3                         960                       # number of overall hits
system.l2.overall_hits::4                        1192                       # number of overall hits
system.l2.overall_hits::5                         944                       # number of overall hits
system.l2.overall_hits::6                        1272                       # number of overall hits
system.l2.overall_hits::7                           7                       # number of overall hits
system.l2.overall_hits::8                           8                       # number of overall hits
system.l2.overall_hits::9                          35                       # number of overall hits
system.l2.overall_hits::10                         68                       # number of overall hits
system.l2.overall_hits::11                        113                       # number of overall hits
system.l2.overall_hits::12                       3684                       # number of overall hits
system.l2.overall_hits::13                       2548                       # number of overall hits
system.l2.overall_hits::14                      14892                       # number of overall hits
system.l2.overall_hits::15                       4407                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   40292                       # number of overall hits
system.l2.overall_miss_latency             1318540000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.553918                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.164526                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.134953                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.168831                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.139350                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.164602                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.131148                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.387387                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.175182                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.400098                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.319808                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.360419                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.345560                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      9734                       # number of overall misses
system.l2.overall_misses::1                       205                       # number of overall misses
system.l2.overall_misses::2                       200                       # number of overall misses
system.l2.overall_misses::3                       195                       # number of overall misses
system.l2.overall_misses::4                       193                       # number of overall misses
system.l2.overall_misses::5                       186                       # number of overall misses
system.l2.overall_misses::6                       192                       # number of overall misses
system.l2.overall_misses::7                         2                       # number of overall misses
system.l2.overall_misses::8                         2                       # number of overall misses
system.l2.overall_misses::9                         5                       # number of overall misses
system.l2.overall_misses::10                       43                       # number of overall misses
system.l2.overall_misses::11                       24                       # number of overall misses
system.l2.overall_misses::12                     2457                       # number of overall misses
system.l2.overall_misses::13                     1198                       # number of overall misses
system.l2.overall_misses::14                     8392                       # number of overall misses
system.l2.overall_misses::15                     2327                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 25355                       # number of overall misses
system.l2.overall_mshr_hits                         7                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1014038000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          1.442440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         20.343499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2         17.103914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         21.946320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4         18.301805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5         22.431858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         17.314208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7       2816.444444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8       2534.800000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        633.700000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       228.360360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       185.021898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         4.127667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13         6.766684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         1.088645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         3.764182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   25348                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    118505500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          15250                       # number of replacements
system.l2.sampled_refs                          15250                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17635.501236                       # Cycle average of tags in use
system.l2.total_refs                            80048                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8818                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                9600341                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389712                       # Number of bytes of host memory used
host_seconds                                    21.41                       # Real time elapsed on the host
host_tick_rate                              409863998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   205504093                       # Number of instructions simulated
sim_seconds                                  0.008774                       # Number of seconds simulated
sim_ticks                                  8773609000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        53458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        53458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 37390.003175                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 34390.003175                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0        18807                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        18807                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency   1295601000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.648191                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        34651                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        34651                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency   1191648000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.648191                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        34651                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0        162031                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       162031                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 37091.284580                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 34091.284580                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             99567                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         99567                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency   2316870000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.385506                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0           62464                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        62464                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency   2129478000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.385506                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses         62464                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     33123500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        19372                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        19372                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 20623.691876                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 33269.993359                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          834                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    382322000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.956948                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        18538                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        18538                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    350699000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.544136                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        10541                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0        72473                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        72473                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 45960.368513                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 42960.368513                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            63301                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        63301                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    421548500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.126557                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           9172                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         9172                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    394032500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.126557                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         9172                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     17511500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                22.354035                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0         234504                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       234504                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 38226.848233                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 35226.848233                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0             162868                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         162868                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency    2738418500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.305479                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            71636                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        71636                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency   2523510500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.305479                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          71636                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.891337                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1               -13.666392                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          912.728881                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1        -13994.385873                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0        234504                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       234504                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 38226.848233                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 35226.848233                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0            162868                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total        162868                       # number of overall hits
system.cpu00.dcache.overall_miss_latency   2738418500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.305479                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           71636                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        71636                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency   2523510500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.305479                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         71636                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     50635000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                 8801                       # number of replacements
system.cpu00.dcache.sampled_refs                 9790                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse            -13081.656992                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 218846                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   5372                       # number of writebacks
system.cpu00.dtb.data_accesses                 183198                       # DTB accesses
system.cpu00.dtb.data_acv                          16                       # DTB access violations
system.cpu00.dtb.data_hits                     307467                       # DTB hits
system.cpu00.dtb.data_misses                      208                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                 145428                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                     215515                       # DTB read hits
system.cpu00.dtb.read_misses                      178                       # DTB read misses
system.cpu00.dtb.write_accesses                 37770                       # DTB write accesses
system.cpu00.dtb.write_acv                         16                       # DTB write access violations
system.cpu00.dtb.write_hits                     91952                       # DTB write hits
system.cpu00.dtb.write_misses                      30                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0        841009                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       841009                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 22340.915893                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 19340.766238                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0            834327                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        834327                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency    149282000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.007945                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            6682                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         6682                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency    129235000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.007945                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          6682                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               137.337828                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0         841009                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       841009                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 22340.915893                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 19340.766238                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0             834327                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         834327                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency     149282000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.007945                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             6682                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         6682                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency    129235000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.007945                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           6682                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          511.999846                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0        841009                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       841009                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 22340.915893                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 19340.766238                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0            834327                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total        834327                       # number of overall hits
system.cpu00.icache.overall_miss_latency    149282000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.007945                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            6682                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         6682                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency    129235000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.007945                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          6682                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 6681                       # number of replacements
system.cpu00.icache.sampled_refs                 7193                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              511.999846                       # Cycle average of tags in use
system.cpu00.icache.total_refs                 987871                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.356914                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                530287                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                    530077                       # ITB hits
system.cpu00.itb.fetch_misses                     210                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                   5      0.44%      0.44% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  24      2.13%      2.58% # number of callpals executed
system.cpu00.kern.callpal::tbi                      3      0.27%      2.84% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 946     84.01%     86.86% # number of callpals executed
system.cpu00.kern.callpal::rdps                    21      1.87%     88.72% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.18%     88.90% # number of callpals executed
system.cpu00.kern.callpal::rti                     80      7.10%     96.00% # number of callpals executed
system.cpu00.kern.callpal::callsys                 24      2.13%     98.13% # number of callpals executed
system.cpu00.kern.callpal::rdunique                21      1.87%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1126                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     1598                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    449     42.20%     42.20% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     3      0.28%     42.48% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     9      0.85%     43.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    26      2.44%     45.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   577     54.23%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1064                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     449     48.86%     48.86% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      3      0.33%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      9      0.98%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     26      2.83%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    432     47.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 919                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             7968600000     96.55%     96.55% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2260500      0.03%     96.58% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3998500      0.05%     96.63% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              17560000      0.21%     96.84% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             260541000      3.16%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         8252960000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.748700                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                57                      
system.cpu00.kern.mode_good::user                  56                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel             105                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                56                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.542857                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       2601990000     35.46%     35.46% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         4735124000     64.54%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     24                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1     20.00%     20.00% # number of syscalls executed
system.cpu00.kern.syscall::2                        2     40.00%     60.00% # number of syscalls executed
system.cpu00.kern.syscall::3                        1     20.00%     80.00% # number of syscalls executed
system.cpu00.kern.syscall::4                        1     20.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    5                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.643086                       # Percentage of non-idle cycles
system.cpu00.numCycles                       16503590                       # number of cpu cycles simulated
system.cpu00.num_insts                         840786                       # Number of instructions executed
system.cpu00.num_refs                          308256                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        51940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        51940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 37454.616295                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 34454.616295                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        17291                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        17291                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency   1297765000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.667097                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        34649                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        34649                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency   1193818000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.667097                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        34649                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0        113080                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       113080                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 37640.831661                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 34640.831661                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0             54787                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         54787                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   2194197000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.515502                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0           58293                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        58293                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   2019318000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.515502                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses         58293                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0        17930                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        17930                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 21260.939382                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 33235.656339                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0          493                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          493                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    370727000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.972504                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        17437                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        17437                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    340034000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.570608                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        10231                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0        32442                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        32442                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 41067.127345                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 38067.127345                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0            26364                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        26364                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    249606000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.187350                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           6078                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         6078                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    231372000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.187350                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         6078                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      5270000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                98.483525                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0         145522                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       145522                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 37964.347299                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 34964.347299                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              81151                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          81151                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    2443803000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.442345                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            64371                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        64371                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   2250690000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.442345                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          64371                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.771690                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_%::1               -13.414922                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          790.210918                       # Average occupied blocks per context
system.cpu01.dcache.occ_blocks::1        -13736.879932                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0        145522                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       145522                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 37964.347299                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 34964.347299                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             81151                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         81151                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   2443803000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.442345                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           64371                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        64371                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   2250690000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.442345                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         64371                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      5270000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                 3269                       # number of replacements
system.cpu01.dcache.sampled_refs                 4006                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse            -12946.669014                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                 394525                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                   1411                       # number of writebacks
system.cpu01.dtb.data_accesses                 151647                       # DTB accesses
system.cpu01.dtb.data_acv                          21                       # DTB access violations
system.cpu01.dtb.data_hits                     214704                       # DTB hits
system.cpu01.dtb.data_misses                      397                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                 125180                       # DTB read accesses
system.cpu01.dtb.read_acv                          12                       # DTB read access violations
system.cpu01.dtb.read_hits                     164412                       # DTB read hits
system.cpu01.dtb.read_misses                      357                       # DTB read misses
system.cpu01.dtb.write_accesses                 26467                       # DTB write accesses
system.cpu01.dtb.write_acv                          9                       # DTB write access violations
system.cpu01.dtb.write_hits                     50292                       # DTB write hits
system.cpu01.dtb.write_misses                      40                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0        597715                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       597715                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 17131.298648                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 14131.093814                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0            595274                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        595274                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     41817500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.004084                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0            2441                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         2441                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     34494000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.004084                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses          2441                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              1148.881436                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0         597715                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       597715                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 17131.298648                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 14131.093814                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0             595274                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         595274                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      41817500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.004084                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0             2441                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         2441                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     34494000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.004084                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses           2441                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.999926                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          511.962341                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0        597715                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       597715                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 17131.298648                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 14131.093814                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0            595274                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total        595274                       # number of overall hits
system.cpu01.icache.overall_miss_latency     41817500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.004084                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0            2441                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total         2441                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     34494000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.004084                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses          2441                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                 2440                       # number of replacements
system.cpu01.icache.sampled_refs                 2952                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              511.962341                       # Cycle average of tags in use
system.cpu01.icache.total_refs                3391498                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle         2431537971000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.445965                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                439661                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                    439515                       # ITB hits
system.cpu01.itb.fetch_misses                     146                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                   2      0.34%      0.34% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  64     10.94%     11.28% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.68%     11.97% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 347     59.32%     71.28% # number of callpals executed
system.cpu01.kern.callpal::rdps                    19      3.25%     74.53% # number of callpals executed
system.cpu01.kern.callpal::rti                    112     19.15%     93.68% # number of callpals executed
system.cpu01.kern.callpal::callsys                 16      2.74%     96.41% # number of callpals executed
system.cpu01.kern.callpal::imb                      1      0.17%     96.58% # number of callpals executed
system.cpu01.kern.callpal::rdunique                20      3.42%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  585                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                     1186                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    192     38.71%     38.71% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     9      1.81%     40.52% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    28      5.65%     46.17% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   267     53.83%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                496                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     192     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      9      2.24%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     28      6.98%     57.11% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    172     42.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 401                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             8661101000     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3561500      0.04%     98.57% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              19375500      0.22%     98.79% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             106646000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         8790684000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.644195                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                92                      
system.cpu01.kern.mode_good::user                  88                      
system.cpu01.kern.mode_good::idle                   4                      
system.cpu01.kern.mode_switch::kernel             148                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                88                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                28                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.142857                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     1.764479                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        353344000      3.98%      3.98% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         4468852000     50.30%     54.28% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         4062075000     45.72%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     64                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu01.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu01.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu01.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    4                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.554035                       # Percentage of non-idle cycles
system.cpu01.numCycles                       17581368                       # number of cpu cycles simulated
system.cpu01.num_insts                         597297                       # Number of instructions executed
system.cpu01.num_refs                          216031                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0        53986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        53986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 36874.832820                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 33874.832820                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        19592                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        19592                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency   1268273000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.637091                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        34394                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        34394                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency   1165091000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.637091                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        34394                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        195905                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       195905                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 36070.578721                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 33070.578721                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0            131608                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        131608                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   2319230000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.328205                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           64297                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        64297                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   2126339000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.328205                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         64297                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0        20546                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        20546                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 20336.514612                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 32577.870012                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         2000                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         2000                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    377161000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.902657                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        18546                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        18546                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    345358000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.515964                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        10601                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       116332                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       116332                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 50310.411660                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 47310.411660                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           103433                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       103433                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    648954000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.110881                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0          12899                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        12899                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    610257000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.110881                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses        12899                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency     36069000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                20.384492                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         312237                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       312237                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 38449.971501                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 35449.971501                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             235041                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         235041                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    2968184000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.247235                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            77196                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        77196                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   2736596000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.247235                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          77196                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.888470                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_%::1               -13.262360                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          909.793515                       # Average occupied blocks per context
system.cpu02.dcache.occ_blocks::1        -13580.657142                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        312237                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       312237                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 38449.971501                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 35449.971501                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            235041                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        235041                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   2968184000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.247235                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           77196                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        77196                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   2736596000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.247235                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         77196                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency     36069000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                14768                       # number of replacements
system.cpu02.dcache.sampled_refs                15566                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse            -12670.863627                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 317305                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   9164                       # number of writebacks
system.cpu02.dtb.data_accesses                 167616                       # DTB accesses
system.cpu02.dtb.data_acv                           1                       # DTB access violations
system.cpu02.dtb.data_hits                     385691                       # DTB hits
system.cpu02.dtb.data_misses                      792                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 132858                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     248864                       # DTB read hits
system.cpu02.dtb.read_misses                      623                       # DTB read misses
system.cpu02.dtb.write_accesses                 34758                       # DTB write accesses
system.cpu02.dtb.write_acv                          1                       # DTB write access violations
system.cpu02.dtb.write_hits                    136827                       # DTB write hits
system.cpu02.dtb.write_misses                     169                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       1196990                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1196990                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 19566.608600                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 16566.608600                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           1186083                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1186083                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    213413000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.009112                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           10907                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        10907                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    180692000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.009112                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         10907                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs               107.239426                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        1196990                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1196990                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 19566.608600                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 16566.608600                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            1186083                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1186083                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     213413000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.009112                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            10907                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        10907                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    180692000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.009112                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          10907                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       1196990                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1196990                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 19566.608600                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 16566.608600                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           1186083                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       1186083                       # number of overall hits
system.cpu02.icache.overall_miss_latency    213413000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.009112                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           10907                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        10907                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    180692000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.009112                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         10907                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                10907                       # number of replacements
system.cpu02.icache.sampled_refs                11419                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                1224567                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.280305                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                507805                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    507404                       # ITB hits
system.cpu02.itb.fetch_misses                     401                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                 257     12.21%     12.21% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  76      3.61%     15.82% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.10%     15.91% # number of callpals executed
system.cpu02.kern.callpal::swpipl                1312     62.33%     78.24% # number of callpals executed
system.cpu02.kern.callpal::rdps                    34      1.62%     79.86% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.05%     79.90% # number of callpals executed
system.cpu02.kern.callpal::rti                    176      8.36%     88.27% # number of callpals executed
system.cpu02.kern.callpal::callsys                 90      4.28%     92.54% # number of callpals executed
system.cpu02.kern.callpal::rdunique               156      7.41%     99.95% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.05%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 2105                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     3319                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    696     46.15%     46.15% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     9      0.60%     46.75% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    11      0.73%     47.48% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   792     52.52%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               1508                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     694     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      9      0.64%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     11      0.78%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    692     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1406                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             8557117000     97.34%     97.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4068000      0.05%     97.39% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7452000      0.08%     97.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             222283000      2.53%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         8790920000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.997126                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.873737                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               168                      
system.cpu02.kern.mode_good::user                 168                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             252                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               168                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       4301361000     48.56%     48.56% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         4557018000     51.44%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     76                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1      1.79%      1.79% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      5.36%      7.14% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      7.14%     14.29% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.79%     16.07% # number of syscalls executed
system.cpu02.kern.syscall::71                      17     30.36%     46.43% # number of syscalls executed
system.cpu02.kern.syscall::73                      11     19.64%     66.07% # number of syscalls executed
system.cpu02.kern.syscall::74                      16     28.57%     94.64% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      1.79%     96.43% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      1.79%     98.21% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      1.79%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   56                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.719695                       # Percentage of non-idle cycles
system.cpu02.numCycles                       17581840                       # number of cpu cycles simulated
system.cpu02.num_insts                        1196197                       # Number of instructions executed
system.cpu02.num_refs                          388246                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        18895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        18895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 32795.553022                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 29795.553022                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        10125                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        10125                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency    287617000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.464144                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         8770                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         8770                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency    261307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.464144                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         8770                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0        143131                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       143131                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 32880.319753                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 29880.319753                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0            121114                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        121114                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    723926000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.153824                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           22017                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        22017                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    657875000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.153824                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         22017                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        10548                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        10548                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 17753.217543                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 28116.732370                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0         2545                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2545                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    142079000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.758722                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         8003                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         8003                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    128381000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.432878                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         4566                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0        66612                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        66612                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 45243.230516                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 42243.230516                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0            62365                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        62365                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    192148000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.063757                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           4247                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         4247                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency    179407000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.063757                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         4247                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     17808000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                45.850000                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0         209743                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       209743                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 34879.454767                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 31879.454767                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0             183479                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         183479                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     916074000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.125220                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            26264                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        26264                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    837282000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.125220                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          26264                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.795054                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_%::1                -6.930766                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          814.135253                       # Average occupied blocks per context
system.cpu03.dcache.occ_blocks::1        -7097.103875                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0        209743                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       209743                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 34879.454767                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 31879.454767                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0            183479                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total        183479                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    916074000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.125220                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           26264                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        26264                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    837282000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.125220                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         26264                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     17808000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 4717                       # number of replacements
system.cpu03.dcache.sampled_refs                 5620                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse            -6282.968622                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                 257677                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   1882                       # number of writebacks
system.cpu03.dtb.data_accesses                 175549                       # DTB accesses
system.cpu03.dtb.data_acv                          21                       # DTB access violations
system.cpu03.dtb.data_hits                     238438                       # DTB hits
system.cpu03.dtb.data_misses                      447                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                 123253                       # DTB read accesses
system.cpu03.dtb.read_acv                          12                       # DTB read access violations
system.cpu03.dtb.read_hits                     161373                       # DTB read hits
system.cpu03.dtb.read_misses                      400                       # DTB read misses
system.cpu03.dtb.write_accesses                 52296                       # DTB write accesses
system.cpu03.dtb.write_acv                          9                       # DTB write access violations
system.cpu03.dtb.write_hits                     77065                       # DTB write hits
system.cpu03.dtb.write_misses                      47                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0        873298                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       873298                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 26045.019920                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 23044.820717                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0            870788                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        870788                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     65373000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.002874                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            2510                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2510                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     57842500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          2510                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs               402.318994                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0         873298                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       873298                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 26045.019920                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 23044.820717                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0             870788                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         870788                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      65373000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.002874                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             2510                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2510                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     57842500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.002874                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           2510                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0        873298                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       873298                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 26045.019920                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 23044.820717                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0            870788                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total        870788                       # number of overall hits
system.cpu03.icache.overall_miss_latency     65373000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.002874                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            2510                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         2510                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     57842500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.002874                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          2510                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 2510                       # number of replacements
system.cpu03.icache.sampled_refs                 3022                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                1215808                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.715100                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                698103                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                    697935                       # ITB hits
system.cpu03.itb.fetch_misses                     168                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 106     14.93%     14.93% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  67      9.44%     24.37% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      0.56%     24.93% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 368     51.83%     76.76% # number of callpals executed
system.cpu03.kern.callpal::rdps                    27      3.80%     80.56% # number of callpals executed
system.cpu03.kern.callpal::rti                    106     14.93%     95.49% # number of callpals executed
system.cpu03.kern.callpal::callsys                 11      1.55%     97.04% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.14%     97.18% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      2.82%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  710                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                     1374                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    193     38.45%     38.45% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     9      1.79%     40.24% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    19      3.78%     44.02% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   281     55.98%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                502                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     193     47.07%     47.07% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      9      2.20%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     19      4.63%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    189     46.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 410                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             8691400500     98.86%     98.86% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3333000      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              12579500      0.14%     99.04% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              84353000      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         8791666000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.672598                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                95                      
system.cpu03.kern.mode_good::user                  95                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel             173                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                95                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.549133                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       7721960000     79.11%     79.11% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         2039062000     20.89%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.284900                       # Percentage of non-idle cycles
system.cpu03.numCycles                       17583332                       # number of cpu cycles simulated
system.cpu03.num_insts                         872830                       # Number of instructions executed
system.cpu03.num_refs                          239965                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        45436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        45436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 37820.543341                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 34820.543341                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        16872                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        16872                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency   1080306000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.628664                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0        28564                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        28564                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency    994614000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.628664                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses        28564                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0        154977                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       154977                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 38690.680605                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 35690.680605                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0            101980                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        101980                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency   2050490000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.341967                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           52997                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        52997                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency   1891499000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.341967                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         52997                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0        17383                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        17383                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 21806.794975                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 33936.687631                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         1224                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1224                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    352376000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.929586                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0        16159                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        16159                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency    323756000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.548812                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         9540                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       101718                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       101718                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 47831.255265                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 44831.255265                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            89848                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        89848                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    567757000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.116695                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          11870                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        11870                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    532147000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.116695                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        11870                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      6642000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                22.022552                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0         256695                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       256695                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 40363.312624                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 37363.312624                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0             191828                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         191828                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    2618247000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.252701                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            64867                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        64867                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   2423646000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.252701                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          64867                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.640980                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_%::1               -12.917741                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          656.363502                       # Average occupied blocks per context
system.cpu04.dcache.occ_blocks::1        -13227.767228                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0        256695                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       256695                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 40363.312624                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 37363.312624                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0            191828                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total        191828                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   2618247000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.252701                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           64867                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        64867                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   2423646000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.252701                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         64867                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      6642000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                11569                       # number of replacements
system.cpu04.dcache.sampled_refs                12593                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse            -12571.403726                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                 277330                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                   7259                       # number of writebacks
system.cpu04.dtb.data_accesses                 182967                       # DTB accesses
system.cpu04.dtb.data_acv                           5                       # DTB access violations
system.cpu04.dtb.data_hits                     318988                       # DTB hits
system.cpu04.dtb.data_misses                      497                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 143222                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                     199915                       # DTB read hits
system.cpu04.dtb.read_misses                      389                       # DTB read misses
system.cpu04.dtb.write_accesses                 39745                       # DTB write accesses
system.cpu04.dtb.write_acv                          5                       # DTB write access violations
system.cpu04.dtb.write_hits                    119073                       # DTB write hits
system.cpu04.dtb.write_misses                     108                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        848241                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       848241                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 21093.620383                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 18093.620383                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            843178                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        843178                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    106797000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.005969                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            5063                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         5063                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     91608000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.005969                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          5063                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               158.200790                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         848241                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       848241                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 21093.620383                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 18093.620383                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             843178                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         843178                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     106797000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.005969                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             5063                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         5063                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     91608000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.005969                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           5063                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.999916                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.956873                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        848241                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       848241                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 21093.620383                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 18093.620383                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            843178                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        843178                       # number of overall hits
system.cpu04.icache.overall_miss_latency    106797000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.005969                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            5063                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         5063                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     91608000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.005969                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          5063                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 5062                       # number of replacements
system.cpu04.icache.sampled_refs                 5573                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.956873                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 881653                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.404556                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                537515                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                    537351                       # ITB hits
system.cpu04.itb.fetch_misses                     164                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                  15      1.80%      1.80% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  55      6.59%      8.38% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 578     69.22%     77.60% # number of callpals executed
system.cpu04.kern.callpal::rdps                    19      2.28%     79.88% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.12%     80.00% # number of callpals executed
system.cpu04.kern.callpal::rti                    135     16.17%     96.17% # number of callpals executed
system.cpu04.kern.callpal::callsys                 16      1.92%     98.08% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.24%     98.32% # number of callpals executed
system.cpu04.kern.callpal::rdunique                14      1.68%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  835                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1535                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    319     42.70%     42.70% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     9      1.20%     43.91% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    25      3.35%     47.26% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   394     52.74%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                747                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     317     47.74%     47.74% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      9      1.36%     49.10% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     25      3.77%     52.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    313     47.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 664                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9199562000     98.77%     98.77% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3617000      0.04%     98.81% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              15543000      0.17%     98.98% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              95045000      1.02%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9313767000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.993730                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.794416                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               124                      
system.cpu04.kern.mode_good::user                 125                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             189                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               125                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.656085                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       6694677000     61.47%     61.47% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         4196681000     38.53%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     55                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   13                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.595444                       # Percentage of non-idle cycles
system.cpu04.numCycles                       18629468                       # number of cpu cycles simulated
system.cpu04.num_insts                         847738                       # Number of instructions executed
system.cpu04.num_refs                          320413                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        48465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        48465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 38059.566958                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 35059.566958                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        16736                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        16736                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency   1207592000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.654679                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0        31729                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total        31729                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency   1112405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.654679                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses        31729                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         78145                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        78145                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 39014.985612                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 36014.985612                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             24627                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         24627                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency   2088004000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.684855                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           53518                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        53518                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency   1927450000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.684855                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         53518                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0        17169                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        17169                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 20481.631218                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 33359.475765                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          102                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency    349560000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.994059                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0        17067                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        17067                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency    320718000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.559963                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         9614                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        13512                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13512                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 38415.378007                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 35415.378007                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             8856                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         8856                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    178862000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.344583                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           4656                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         4656                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    164894000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.344583                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         4656                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      4733500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               117.752907                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0          91657                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        91657                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 38966.995565                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 35966.995565                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              33483                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          33483                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    2266866000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.634692                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            58174                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        58174                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   2092344000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.634692                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          58174                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.586577                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1               -13.823747                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          600.654422                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1        -14155.516779                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0         91657                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        91657                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 38966.995565                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 35966.995565                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             33483                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         33483                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   2266866000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.634692                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           58174                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        58174                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   2092344000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.634692                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         58174                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      4733500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                  461                       # number of replacements
system.cpu05.dcache.sampled_refs                 1032                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse            -13554.862356                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 121521                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    179                       # number of writebacks
system.cpu05.dtb.data_accesses                 144132                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                     157293                       # DTB hits
system.cpu05.dtb.data_misses                       20                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 118798                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                     126580                       # DTB read hits
system.cpu05.dtb.read_misses                       18                       # DTB read misses
system.cpu05.dtb.write_accesses                 25334                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                     30713                       # DTB write hits
system.cpu05.dtb.write_misses                       2                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        436048                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       436048                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 20263.826607                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 17263.826607                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            435379                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        435379                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     13556500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.001534                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0             669                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          669                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     11549500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.001534                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses           669                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               650.795936                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         436048                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       436048                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 20263.826607                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 17263.826607                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             435379                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         435379                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      13556500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.001534                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0              669                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          669                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     11549500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.001534                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses            669                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        436048                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       436048                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 20263.826607                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 17263.826607                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            435379                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        435379                       # number of overall hits
system.cpu05.icache.overall_miss_latency     13556500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.001534                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0             669                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total          669                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     11549500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.001534                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses           669                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                  669                       # number of replacements
system.cpu05.icache.sampled_refs                 1181                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 768590                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.505844                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                402494                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                    402482                       # ITB hits
system.cpu05.itb.fetch_misses                      12                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpctx                   2      0.76%      0.76% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 192     73.00%     73.76% # number of callpals executed
system.cpu05.kern.callpal::rdps                    18      6.84%     80.61% # number of callpals executed
system.cpu05.kern.callpal::rti                     36     13.69%     94.30% # number of callpals executed
system.cpu05.kern.callpal::callsys                  1      0.38%     94.68% # number of callpals executed
system.cpu05.kern.callpal::rdunique                14      5.32%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  263                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      329                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                      9                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     76     29.01%     29.01% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     9      3.44%     32.44% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    25      9.54%     41.98% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   152     58.02%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                262                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      76     41.99%     41.99% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      9      4.97%     46.96% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     25     13.81%     60.77% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     71     39.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 181                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             8732021500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3388000      0.04%     99.37% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              16267500      0.19%     99.55% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              39293000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         8790970000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.467105                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                27                      
system.cpu05.kern.mode_good::user                  27                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.710526                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       3413714000     44.57%     44.57% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         4245261000     55.43%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.494156                       # Percentage of non-idle cycles
system.cpu05.numCycles                       17581940                       # number of cpu cycles simulated
system.cpu05.num_insts                         436028                       # Number of instructions executed
system.cpu05.num_refs                          157435                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        51559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        51559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 37860.435190                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 34860.435190                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        17367                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        17367                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency   1294524000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.663163                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0        34192                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total        34192                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency   1191948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.663163                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses        34192                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         81946                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        81946                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 38876.570142                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 35876.570142                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             25104                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         25104                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency   2209822000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.693652                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           56842                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        56842                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency   2039296000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.693652                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         56842                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        17806                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        17806                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 20794.255403                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 33426.947410                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           85                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency    368495000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.995226                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0        17721                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        17721                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency    338147000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.568123                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses        10116                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        13742                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        13742                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 38313.429664                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 35313.429664                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             9036                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         9036                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    180303000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.342454                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           4706                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4706                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    166185000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.342454                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         4706                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      4692000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                59.438784                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0          95688                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        95688                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 38833.512056                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 35833.512056                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0              34140                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          34140                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency    2390125000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.643215                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            61548                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        61548                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency   2205481000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.643215                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          61548                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.689630                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_%::1               -14.148410                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          706.181361                       # Average occupied blocks per context
system.cpu06.dcache.occ_blocks::1        -14487.972085                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0         95688                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        95688                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 38833.512056                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 35833.512056                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0             34140                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total         34140                       # number of overall hits
system.cpu06.dcache.overall_miss_latency   2390125000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.643215                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           61548                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        61548                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency   2205481000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.643215                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         61548                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      4692000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  578                       # number of replacements
system.cpu06.dcache.sampled_refs                 1217                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse            -13781.790723                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                  72337                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    329                       # number of writebacks
system.cpu06.dtb.data_accesses                 151409                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                     165056                       # DTB hits
system.cpu06.dtb.data_misses                       20                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                 125446                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                     133472                       # DTB read hits
system.cpu06.dtb.read_misses                       18                       # DTB read misses
system.cpu06.dtb.write_accesses                 25963                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                     31584                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        455736                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       455736                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 20969.220246                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 17969.220246                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            455005                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        455005                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     15328500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.001604                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0             731                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          731                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     13135500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.001604                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses           731                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               395.018504                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         455736                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       455736                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 20969.220246                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 17969.220246                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             455005                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         455005                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      15328500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.001604                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0              731                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          731                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     13135500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.001604                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses            731                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        455736                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       455736                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 20969.220246                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 17969.220246                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            455005                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        455005                       # number of overall hits
system.cpu06.icache.overall_miss_latency     15328500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.001604                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0             731                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total          731                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     13135500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.001604                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses           731                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                  731                       # number of replacements
system.cpu06.icache.sampled_refs                 1243                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 491008                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.477132                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                420958                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    420946                       # ITB hits
system.cpu06.itb.fetch_misses                      12                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpctx                   2      0.72%      0.72% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 198     71.22%     71.94% # number of callpals executed
system.cpu06.kern.callpal::rdps                    18      6.47%     78.42% # number of callpals executed
system.cpu06.kern.callpal::rti                     39     14.03%     92.45% # number of callpals executed
system.cpu06.kern.callpal::callsys                  4      1.44%     93.88% # number of callpals executed
system.cpu06.kern.callpal::rdunique                17      6.12%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  278                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      344                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     81     29.89%     29.89% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     9      3.32%     33.21% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    25      9.23%     42.44% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   156     57.56%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                271                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      81     42.63%     42.63% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      9      4.74%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     25     13.16%     60.53% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     75     39.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 190                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             8731965000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3358000      0.04%     99.36% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              15949000      0.18%     99.54% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              40351000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         8791623000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.480769                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                29                      
system.cpu06.kern.mode_good::user                  29                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              41                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                29                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.707317                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       3399958000     43.08%     43.08% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         4493009000     56.92%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.522868                       # Percentage of non-idle cycles
system.cpu06.numCycles                       17583246                       # number of cpu cycles simulated
system.cpu06.num_insts                         455716                       # Number of instructions executed
system.cpu06.num_refs                          165203                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        50803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        50803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 38047.995122                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 35047.995122                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        16362                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        16362                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency   1310411000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.677932                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0        34441                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total        34441                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency   1207088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.677932                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses        34441                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0         80910                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        80910                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 38916.867404                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 35916.867404                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             25697                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         25697                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency   2148717000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.682400                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           55213                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        55213                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency   1983078000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.682400                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         55213                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        16828                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        16828                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 22001.313903                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 33824.270292                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           84                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency    368390000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.995008                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0        16744                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        16744                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency    338378000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.594485                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses        10004                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        13671                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        13671                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 38858.846072                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 35858.846072                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             8974                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         8974                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    182520000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.343574                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           4697                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4697                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    168429000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.343574                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         4697                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      4699500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                39.438104                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          94581                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        94581                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 38912.318478                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 35912.318478                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              34671                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          34671                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency    2331237000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.633425                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            59910                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        59910                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency   2151507000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.633425                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          59910                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.588067                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_%::1               -10.101551                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          602.181112                       # Average occupied blocks per context
system.cpu07.dcache.occ_blocks::1        -10343.988059                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         94581                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        94581                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 38912.318478                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 35912.318478                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             34671                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         34671                       # number of overall hits
system.cpu07.dcache.overall_miss_latency   2331237000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.633425                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           59910                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        59910                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency   2151507000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.633425                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         59910                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      4699500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  545                       # number of replacements
system.cpu07.dcache.sampled_refs                 1139                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse            -9741.806947                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                  44920                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    250                       # number of writebacks
system.cpu07.dtb.data_accesses                 148073                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                     162213                       # DTB hits
system.cpu07.dtb.data_misses                       20                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                 123074                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     131680                       # DTB read hits
system.cpu07.dtb.read_misses                       18                       # DTB read misses
system.cpu07.dtb.write_accesses                 24999                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                     30533                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        447822                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       447822                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 22205.921053                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 19205.921053                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            447062                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        447062                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     16876500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.001697                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             760                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          760                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     14596500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.001697                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           760                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               409.661950                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         447822                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       447822                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 22205.921053                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 19205.921053                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             447062                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         447062                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      16876500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.001697                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              760                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          760                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     14596500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.001697                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            760                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        447822                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       447822                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 22205.921053                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 19205.921053                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            447062                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        447062                       # number of overall hits
system.cpu07.icache.overall_miss_latency     16876500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.001697                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             760                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          760                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     14596500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.001697                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           760                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  760                       # number of replacements
system.cpu07.icache.sampled_refs                 1272                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 521090                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.482926                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                412476                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    412464                       # ITB hits
system.cpu07.itb.fetch_misses                      12                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpctx                   2      0.75%      0.75% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 187     70.04%     70.79% # number of callpals executed
system.cpu07.kern.callpal::rdps                    18      6.74%     77.53% # number of callpals executed
system.cpu07.kern.callpal::rti                     39     14.61%     92.13% # number of callpals executed
system.cpu07.kern.callpal::callsys                  4      1.50%     93.63% # number of callpals executed
system.cpu07.kern.callpal::rdunique                17      6.37%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  267                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      333                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     76     29.23%     29.23% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     9      3.46%     32.69% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    25      9.62%     42.31% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   150     57.69%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                260                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      76     42.46%     42.46% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      9      5.03%     47.49% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     25     13.97%     61.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     69     38.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 179                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             8727891500     99.30%     99.30% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3355000      0.04%     99.33% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              16210500      0.18%     99.52% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              42346000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         8789803000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.460000                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                28                      
system.cpu07.kern.mode_good::user                  28                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              41                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                28                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.682927                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      18976448000     81.04%     81.04% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         4440195000     18.96%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.517074                       # Percentage of non-idle cycles
system.cpu07.numCycles                       17579606                       # number of cpu cycles simulated
system.cpu07.num_insts                         447802                       # Number of instructions executed
system.cpu07.num_refs                          162356                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        52928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        52928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 37628.195660                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 34628.195660                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0        17724                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        17724                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency   1324663000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.665130                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        35204                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        35204                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency   1219051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.665130                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        35204                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         83269                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        83269                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 38597.161908                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 35597.161908                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0             24779                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         24779                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency   2257548000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.702422                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           58490                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        58490                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency   2082078000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.702422                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         58490                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        18204                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        18204                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 20496.299978                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 33110.819226                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           96                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    371147000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.994726                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        18108                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        18108                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency    340313000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.564601                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        10278                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        13416                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        13416                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 38589.347079                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 35589.347079                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0             8760                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8760                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    179672000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.347048                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           4656                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         4656                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    165704000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.347048                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         4656                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      4529000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                32.974863                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          96685                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        96685                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 38596.585690                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 35596.585690                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              33539                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          33539                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency    2437220000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.653111                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            63146                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        63146                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency   2247782000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.653111                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          63146                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.721951                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1               -10.499996                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          739.277359                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1        -10751.995954                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         96685                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        96685                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 38596.585690                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 35596.585690                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             33539                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         33539                       # number of overall hits
system.cpu08.dcache.overall_miss_latency   2437220000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.653111                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           63146                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        63146                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency   2247782000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.653111                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         63146                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4529000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  621                       # number of replacements
system.cpu08.dcache.sampled_refs                 1273                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse            -10012.718595                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                  41977                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    231                       # number of writebacks
system.cpu08.dtb.data_accesses                 155069                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                     167817                       # DTB hits
system.cpu08.dtb.data_misses                       20                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                 128697                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     136167                       # DTB read hits
system.cpu08.dtb.read_misses                       18                       # DTB read misses
system.cpu08.dtb.write_accesses                 26372                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                     31650                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        461791                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       461791                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 20516.011645                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 17516.011645                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            461104                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        461104                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     14094500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001488                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0             687                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          687                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     12033500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001488                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses           687                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               437.368641                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         461791                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       461791                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 20516.011645                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 17516.011645                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             461104                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         461104                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      14094500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001488                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0              687                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          687                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     12033500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001488                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses            687                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        461791                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       461791                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 20516.011645                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 17516.011645                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            461104                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        461104                       # number of overall hits
system.cpu08.icache.overall_miss_latency     14094500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001488                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0             687                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total          687                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     12033500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001488                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses           687                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                  687                       # number of replacements
system.cpu08.icache.sampled_refs                 1199                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                 524405                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.467492                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                429756                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                    429744                       # ITB hits
system.cpu08.itb.fetch_misses                      12                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                   2      0.80%      0.80% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 179     71.60%     72.40% # number of callpals executed
system.cpu08.kern.callpal::rdps                    18      7.20%     79.60% # number of callpals executed
system.cpu08.kern.callpal::rti                     36     14.40%     94.00% # number of callpals executed
system.cpu08.kern.callpal::callsys                  1      0.40%     94.40% # number of callpals executed
system.cpu08.kern.callpal::rdunique                14      5.60%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  250                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      316                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     71     28.51%     28.51% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     9      3.61%     32.13% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    25     10.04%     42.17% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   144     57.83%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                249                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      71     42.26%     42.26% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      9      5.36%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     25     14.88%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     63     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 168                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             8732983000     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2982000      0.03%     99.39% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              16145000      0.18%     99.57% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              37498000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         8789608000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.437500                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                24                      
system.cpu08.kern.mode_good::user                  24                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                24                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      17359111000     79.11%     79.11% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         4584932000     20.89%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.532508                       # Percentage of non-idle cycles
system.cpu08.numCycles                       17579216                       # number of cpu cycles simulated
system.cpu08.num_insts                         461771                       # Number of instructions executed
system.cpu08.num_refs                          167956                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        54898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        54898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 37243.710862                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 34243.710862                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0        17850                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        17850                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency   1379805000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.674852                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0        37048                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        37048                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency   1268661000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.674852                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses        37048                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0         84961                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        84961                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 38196.655286                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 35196.655286                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0             24627                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         24627                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency   2304557000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.710138                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           60334                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        60334                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency   2123555000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.710138                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         60334                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        18280                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        18280                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 20523.448238                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 32380.627429                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           91                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency    373301000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.995022                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0        18189                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        18189                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency    341648000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.577188                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses        10551                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0        13564                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        13564                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 37854.377285                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 34854.377285                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             8915                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         8915                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    175985000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.342746                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           4649                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         4649                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    162038000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.342746                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         4649                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      4648500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                52.776050                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0          98525                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        98525                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 38172.168106                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 35172.168106                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0              33542                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          33542                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency    2480542000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.659558                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            64983                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        64983                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency   2285593000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.659558                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          64983                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.738957                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1               -10.815301                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          756.691530                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1        -11074.868176                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0         98525                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        98525                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 38172.168106                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 35172.168106                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0             33542                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total         33542                       # number of overall hits
system.cpu09.dcache.overall_miss_latency   2480542000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.659558                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           64983                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        64983                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency   2285593000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.659558                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         64983                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      4648500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  584                       # number of replacements
system.cpu09.dcache.sampled_refs                 1286                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse            -10318.176646                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  67870                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    299                       # number of writebacks
system.cpu09.dtb.data_accesses                 158544                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                     171703                       # DTB hits
system.cpu09.dtb.data_misses                       20                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                 132107                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                     139829                       # DTB read hits
system.cpu09.dtb.read_misses                       18                       # DTB read misses
system.cpu09.dtb.write_accesses                 26437                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                     31874                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0        471846                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       471846                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 20331.756757                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 17331.756757                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0            471106                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        471106                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     15045500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001568                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0             740                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          740                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     12825500                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001568                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses           740                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               614.187850                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0         471846                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       471846                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 20331.756757                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 17331.756757                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0             471106                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         471106                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      15045500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001568                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0              740                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          740                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     12825500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001568                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses            740                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.998641                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          511.304270                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0        471846                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       471846                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 20331.756757                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 17331.756757                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0            471106                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total        471106                       # number of overall hits
system.cpu09.icache.overall_miss_latency     15045500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001568                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0             740                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total          740                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     12825500                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001568                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses           740                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                  739                       # number of replacements
system.cpu09.icache.sampled_refs                 1251                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              511.304270                       # Cycle average of tags in use
system.cpu09.icache.total_refs                 768349                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle         2437311627000                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.454769                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                438778                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                    438766                       # ITB hits
system.cpu09.itb.fetch_misses                      12                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpctx                   2      0.78%      0.78% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 184     72.16%     72.94% # number of callpals executed
system.cpu09.kern.callpal::rdps                    18      7.06%     80.00% # number of callpals executed
system.cpu09.kern.callpal::rti                     36     14.12%     94.12% # number of callpals executed
system.cpu09.kern.callpal::callsys                  1      0.39%     94.51% # number of callpals executed
system.cpu09.kern.callpal::rdunique                14      5.49%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  255                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      321                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     73     28.74%     28.74% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     9      3.54%     32.28% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    25      9.84%     42.13% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   147     57.87%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                254                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      73     42.69%     42.69% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      9      5.26%     47.95% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     25     14.62%     62.57% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     64     37.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 171                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             8733165500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               3106000      0.04%     99.38% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              15560500      0.18%     99.56% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              38966000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         8790798000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.435374                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                23                      
system.cpu09.kern.mode_good::user                  23                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.605263                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      17294516000     78.65%     78.65% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         4694237000     21.35%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.545231                       # Percentage of non-idle cycles
system.cpu09.numCycles                       17581596                       # number of cpu cycles simulated
system.cpu09.num_insts                         471826                       # Number of instructions executed
system.cpu09.num_refs                          171844                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        54381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        54381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 37360.830697                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 34360.830697                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0        18026                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        18026                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency   1358253000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.668524                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0        36355                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        36355                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency   1249188000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.668524                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses        36355                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         83239                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        83239                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 38364.757577                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 35364.757577                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             23158                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         23158                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency   2304993000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.721789                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0           60081                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        60081                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency   2124750000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.721789                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses         60081                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0        18483                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        18483                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 20406.708709                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 32978.242116                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           89                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           89                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency    375361000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.995185                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0        18394                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        18394                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency    344062000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.564465                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses        10433                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        13384                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        13384                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 38431.153184                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 35431.153184                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             8736                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         8736                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    178628000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.347280                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           4648                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         4648                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    164684000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.347280                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         4648                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4460000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                26.281372                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          96623                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        96623                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 38369.525251                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 35369.525251                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              31894                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          31894                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency    2483621000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.669913                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            64729                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        64729                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency   2289434000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.669913                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          64729                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.740737                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_%::1               -10.814063                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          758.514490                       # Average occupied blocks per context
system.cpu10.dcache.occ_blocks::1        -11073.600356                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         96623                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        96623                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 38369.525251                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 35369.525251                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             31894                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         31894                       # number of overall hits
system.cpu10.dcache.overall_miss_latency   2483621000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.669913                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           64729                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        64729                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency   2289434000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.669913                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         64729                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4460000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  601                       # number of replacements
system.cpu10.dcache.sampled_refs                 1283                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse            -10315.085867                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  33719                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    268                       # number of writebacks
system.cpu10.dtb.data_accesses                 156795                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                     169488                       # DTB hits
system.cpu10.dtb.data_misses                       20                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                 130147                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                     137590                       # DTB read hits
system.cpu10.dtb.read_misses                       18                       # DTB read misses
system.cpu10.dtb.write_accesses                 26648                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                     31898                       # DTB write hits
system.cpu10.dtb.write_misses                       2                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        466533                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       466533                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 20489.720999                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 17489.720999                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            465852                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        465852                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     13953500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001460                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0             681                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          681                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     11910500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses           681                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               432.545683                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         466533                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       466533                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 20489.720999                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 17489.720999                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             465852                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         465852                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      13953500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001460                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0              681                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          681                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     11910500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001460                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses            681                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        466533                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       466533                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 20489.720999                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 17489.720999                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            465852                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        465852                       # number of overall hits
system.cpu10.icache.overall_miss_latency     13953500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001460                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0             681                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total          681                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     11910500                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001460                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses           681                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                  681                       # number of replacements
system.cpu10.icache.sampled_refs                 1193                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                 516027                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.457516                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                434901                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    434889                       # ITB hits
system.cpu10.itb.fetch_misses                      12                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpctx                   2      0.81%      0.81% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 176     71.26%     72.06% # number of callpals executed
system.cpu10.kern.callpal::rdps                    18      7.29%     79.35% # number of callpals executed
system.cpu10.kern.callpal::rti                     36     14.57%     93.93% # number of callpals executed
system.cpu10.kern.callpal::callsys                  1      0.40%     94.33% # number of callpals executed
system.cpu10.kern.callpal::rdunique                14      5.67%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  247                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      313                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     71     28.86%     28.86% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     9      3.66%     32.52% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    25     10.16%     42.68% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   141     57.32%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                246                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      71     42.77%     42.77% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      9      5.42%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     25     15.06%     63.25% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     61     36.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 166                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             8734954000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2864000      0.03%     99.40% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              16013000      0.18%     99.59% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              36460000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         8790291000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.432624                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                21                      
system.cpu10.kern.mode_good::user                  21                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.552632                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel       9491622000     67.01%     67.01% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user         4672971000     32.99%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.542484                       # Percentage of non-idle cycles
system.cpu10.numCycles                       17580582                       # number of cpu cycles simulated
system.cpu10.num_insts                         466513                       # Number of instructions executed
system.cpu10.num_refs                          169627                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        54441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        54441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 37318.353194                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 34318.353194                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        18104                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        18104                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency   1356037000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.667457                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0        36337                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        36337                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency   1247026000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.667457                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses        36337                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         83494                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        83494                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 38293.908890                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 35293.908890                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             23193                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         23193                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency   2309161000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.722220                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           60301                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        60301                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency   2128258000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.722220                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         60301                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0        18606                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        18606                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 20304.331389                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 33024.817938                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           90                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           90                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency    375955000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.995163                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0        18516                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        18516                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency    344647000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.560894                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses        10436                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        13399                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        13399                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 38696.417078                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 35696.417078                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             8738                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         8738                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    180364000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.347862                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           4661                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4661                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    166381000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.347862                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         4661                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      4493500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                39.043846                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          96893                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        96893                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 38322.788707                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 35322.788707                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              31931                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          31931                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency    2489525000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.670451                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            64962                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        64962                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency   2294639000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.670451                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          64962                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.748835                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1               -10.780043                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          766.807387                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1        -11038.763599                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         96893                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        96893                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 38322.788707                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 35322.788707                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             31931                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         31931                       # number of overall hits
system.cpu11.dcache.overall_miss_latency   2489525000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.670451                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           64962                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        64962                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency   2294639000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.670451                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         64962                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      4493500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  576                       # number of replacements
system.cpu11.dcache.sampled_refs                 1300                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse            -10271.956213                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  50757                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    234                       # number of writebacks
system.cpu11.dtb.data_accesses                 157263                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                     169940                       # DTB hits
system.cpu11.dtb.data_misses                       20                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                 130487                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     137905                       # DTB read hits
system.cpu11.dtb.read_misses                       18                       # DTB read misses
system.cpu11.dtb.write_accesses                 26776                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                     32035                       # DTB write hits
system.cpu11.dtb.write_misses                       2                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        467601                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       467601                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 19483.848315                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 16483.848315                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            466889                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        466889                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     13872500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001523                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0             712                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          712                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     11736500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001523                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses           712                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               571.715686                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         467601                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       467601                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 19483.848315                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 16483.848315                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             466889                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         466889                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      13872500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001523                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0              712                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          712                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     11736500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001523                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses            712                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        467601                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       467601                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 19483.848315                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 16483.848315                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            466889                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        466889                       # number of overall hits
system.cpu11.icache.overall_miss_latency     13872500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001523                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0             712                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total          712                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     11736500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001523                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses           712                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                  712                       # number of replacements
system.cpu11.icache.sampled_refs                 1224                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu11.icache.total_refs                 699780                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.456888                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                436052                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    436040                       # ITB hits
system.cpu11.itb.fetch_misses                      12                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpctx                   2      0.80%      0.80% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 179     71.60%     72.40% # number of callpals executed
system.cpu11.kern.callpal::rdps                    18      7.20%     79.60% # number of callpals executed
system.cpu11.kern.callpal::rti                     36     14.40%     94.00% # number of callpals executed
system.cpu11.kern.callpal::callsys                  1      0.40%     94.40% # number of callpals executed
system.cpu11.kern.callpal::rdunique                14      5.60%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  250                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      316                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     73     29.32%     29.32% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     9      3.61%     32.93% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    25     10.04%     42.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   142     57.03%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                249                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      73     43.20%     43.20% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      9      5.33%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     25     14.79%     63.31% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     62     36.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 169                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             8730050500     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3168000      0.04%     99.39% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              16636500      0.19%     99.58% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              36693000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         8786548000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.436620                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                20                      
system.cpu11.kern.mode_good::user                  20                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.526316                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel       9430464000     66.84%     66.84% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user         4677652000     33.16%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.543112                       # Percentage of non-idle cycles
system.cpu11.numCycles                       17573096                       # number of cpu cycles simulated
system.cpu11.num_insts                         467581                       # Number of instructions executed
system.cpu11.num_refs                          170081                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        53913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        53913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 37480.337849                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 34480.337849                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        17447                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        17447                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency   1366758000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.676386                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0        36466                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        36466                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency   1257360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.676386                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses        36466                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0         82667                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        82667                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 38272.579526                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 35272.579526                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0             23598                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         23598                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency   2260723000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.714541                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           59069                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        59069                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency   2083516000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.714541                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         59069                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0        17942                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        17942                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 21101.804124                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 33210.460533                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           94                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency    376625000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.994761                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0        17848                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        17848                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency    345422000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.579701                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses        10401                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        13361                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        13361                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 38608.909831                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 35608.909831                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             8692                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         8692                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    180265000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.349450                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           4669                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         4669                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    166258000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.349450                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         4669                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      4472000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                26.255538                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          96028                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        96028                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 38297.216731                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 35297.216731                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              32290                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          32290                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency    2440988000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.663744                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            63738                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        63738                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency   2249774000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.663744                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          63738                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.723309                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1               -10.476604                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          740.668603                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1        -10728.042768                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         96028                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        96028                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 38297.216731                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 35297.216731                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             32290                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         32290                       # number of overall hits
system.cpu12.dcache.overall_miss_latency   2440988000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.663744                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           63738                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        63738                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency   2249774000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.663744                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         63738                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      4472000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  604                       # number of replacements
system.cpu12.dcache.sampled_refs                 1264                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse            -9987.374165                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  33187                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                    273                       # number of writebacks
system.cpu12.dtb.data_accesses                 155242                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                     167883                       # DTB hits
system.cpu12.dtb.data_misses                       20                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                 129134                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     136550                       # DTB read hits
system.cpu12.dtb.read_misses                       18                       # DTB read misses
system.cpu12.dtb.write_accesses                 26108                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                     31333                       # DTB write hits
system.cpu12.dtb.write_misses                       2                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0        461983                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       461983                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 17759.558824                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 14759.558824                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0            461303                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        461303                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     12076500                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001472                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             680                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          680                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     10036500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001472                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           680                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               425.271812                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0         461983                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       461983                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 17759.558824                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 14759.558824                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0             461303                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         461303                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      12076500                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001472                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              680                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          680                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     10036500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001472                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            680                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0        461983                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       461983                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 17759.558824                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 14759.558824                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0            461303                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total        461303                       # number of overall hits
system.cpu12.icache.overall_miss_latency     12076500                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001472                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             680                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          680                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     10036500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001472                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           680                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  680                       # number of replacements
system.cpu12.icache.sampled_refs                 1192                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu12.icache.total_refs                 506924                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.462071                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                430768                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    430756                       # ITB hits
system.cpu12.itb.fetch_misses                      12                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpctx                   2      0.82%      0.82% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 174     71.02%     71.84% # number of callpals executed
system.cpu12.kern.callpal::rdps                    18      7.35%     79.18% # number of callpals executed
system.cpu12.kern.callpal::rti                     36     14.69%     93.88% # number of callpals executed
system.cpu12.kern.callpal::callsys                  1      0.41%     94.29% # number of callpals executed
system.cpu12.kern.callpal::rdunique                14      5.71%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  245                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      311                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     71     29.10%     29.10% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     9      3.69%     32.79% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    25     10.25%     43.03% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   139     56.97%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                244                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      71     43.29%     43.29% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      9      5.49%     48.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     25     15.24%     64.02% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     59     35.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 164                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             8735600000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2935000      0.03%     99.42% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              16303000      0.19%     99.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              34423000      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         8789261000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.424460                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                19                      
system.cpu12.kern.mode_good::user                  19                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel       7809348000     62.74%     62.74% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         4636871000     37.26%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.537929                       # Percentage of non-idle cycles
system.cpu12.numCycles                       17578522                       # number of cpu cycles simulated
system.cpu12.num_insts                         461963                       # Number of instructions executed
system.cpu12.num_refs                          168024                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        53586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        53586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 37435.977205                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 34435.977205                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        17263                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        17263                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency   1359787000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.677845                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0        36323                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        36323                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency   1250818000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.677845                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses        36323                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0         82493                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        82493                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 38453.506644                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 35453.506644                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0             23947                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         23947                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency   2251299000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.709709                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           58546                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        58546                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency   2075661000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.709709                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         58546                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        17749                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        17749                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 21271.924362                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 32927.137120                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           86                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency    375726000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.995155                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        17663                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        17663                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency    344352000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.589216                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        10458                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0        13390                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        13390                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 38407.565719                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 35407.565719                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             8711                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         8711                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    179709000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.349440                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           4679                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         4679                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    165672000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.349440                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         4679                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      4456500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                45.435080                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          95883                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        95883                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 38450.106762                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 35450.106762                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              32658                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          32658                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency    2431008000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.659397                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            63225                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        63225                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency   2241333000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.659397                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          63225                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.746261                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1               -10.197574                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          764.171153                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1        -10442.315265                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         95883                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        95883                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 38450.106762                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 35450.106762                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             32658                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         32658                       # number of overall hits
system.cpu13.dcache.overall_miss_latency   2431008000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.659397                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           63225                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        63225                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency   2241333000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.659397                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         63225                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      4456500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  638                       # number of replacements
system.cpu13.dcache.sampled_refs                 1317                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse            -9678.144113                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                  59838                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    236                       # number of writebacks
system.cpu13.dtb.data_accesses                 154560                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                     167218                       # DTB hits
system.cpu13.dtb.data_misses                       20                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                 128641                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     136049                       # DTB read hits
system.cpu13.dtb.read_misses                       18                       # DTB read misses
system.cpu13.dtb.write_accesses                 25919                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                     31169                       # DTB write hits
system.cpu13.dtb.write_misses                       2                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0        460129                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       460129                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 16615.686275                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 13615.686275                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0            459364                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        459364                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     12711000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001663                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0             765                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          765                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     10416000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001663                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses           765                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               544.224745                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0         460129                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       460129                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 16615.686275                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 13615.686275                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0             459364                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         459364                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      12711000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001663                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0              765                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          765                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     10416000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001663                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses            765                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0        460129                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       460129                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 16615.686275                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 13615.686275                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0            459364                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total        459364                       # number of overall hits
system.cpu13.icache.overall_miss_latency     12711000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001663                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0             765                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total          765                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     10416000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001663                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses           765                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                  765                       # number of replacements
system.cpu13.icache.sampled_refs                 1277                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu13.icache.total_refs                 694975                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.464264                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                428924                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    428912                       # ITB hits
system.cpu13.itb.fetch_misses                      12                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpctx                   2      0.80%      0.80% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 178     71.49%     72.29% # number of callpals executed
system.cpu13.kern.callpal::rdps                    18      7.23%     79.52% # number of callpals executed
system.cpu13.kern.callpal::rti                     36     14.46%     93.98% # number of callpals executed
system.cpu13.kern.callpal::callsys                  1      0.40%     94.38% # number of callpals executed
system.cpu13.kern.callpal::rdunique                14      5.62%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  249                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      315                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     73     29.44%     29.44% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     9      3.63%     33.06% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    25     10.08%     43.15% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   141     56.85%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                248                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      73     43.71%     43.71% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      9      5.39%     49.10% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     25     14.97%     64.07% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     60     35.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 167                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             8730173500     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3001000      0.03%     99.41% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              16842500      0.19%     99.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              35363000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         8785380000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.425532                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                19                      
system.cpu13.kern.mode_good::user                  19                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel       7741819000     62.65%     62.65% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         4616238000     37.35%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.535736                       # Percentage of non-idle cycles
system.cpu13.numCycles                       17570760                       # number of cpu cycles simulated
system.cpu13.num_insts                         460109                       # Number of instructions executed
system.cpu13.num_refs                          167359                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        53378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        53378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 37529.435062                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 34529.435062                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        18029                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        18029                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency   1326628000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.662239                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        35349                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        35349                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency   1220581000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.662239                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        35349                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0         89910                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        89910                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 38355.341309                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 35355.341309                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0             30477                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         30477                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency   2279573000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.661028                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           59433                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        59433                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency   2101274000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.661028                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         59433                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        18679                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        18679                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 19871.931238                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 32998.053717                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           64                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency    369916000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.996574                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        18615                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        18615                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency    339088000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.550137                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        10276                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0        13930                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        13930                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 37950.849515                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 34950.849515                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             8986                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         8986                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    187629000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.354917                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           4944                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         4944                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    172797000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.354917                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         4944                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      4542000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                36.402933                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0         103840                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       103840                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 38324.277304                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 35324.277304                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0              39463                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          39463                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency    2467202000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.619963                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            64377                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        64377                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency   2274071000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.619963                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          64377                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.772471                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_%::1               -10.060656                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          791.010051                       # Average occupied blocks per context
system.cpu14.dcache.occ_blocks::1        -10302.111358                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0        103840                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       103840                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 38324.277304                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 35324.277304                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0             39463                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total         39463                       # number of overall hits
system.cpu14.dcache.overall_miss_latency   2467202000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.619963                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           64377                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        64377                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency   2274071000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.619963                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         64377                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      4542000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  714                       # number of replacements
system.cpu14.dcache.sampled_refs                 1432                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse            -9511.101308                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  52129                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                    320                       # number of writebacks
system.cpu14.dtb.data_accesses                 156366                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                     175897                       # DTB hits
system.cpu14.dtb.data_misses                       20                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                 129531                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     143253                       # DTB read hits
system.cpu14.dtb.read_misses                       18                       # DTB read misses
system.cpu14.dtb.write_accesses                 26835                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                     32644                       # DTB write hits
system.cpu14.dtb.write_misses                       2                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0        479209                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       479209                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 15916.049383                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 12916.049383                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0            478399                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        478399                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     12892000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001690                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0             810                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          810                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     10462000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001690                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses           810                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               391.341906                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0         479209                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       479209                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 15916.049383                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 12916.049383                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0             478399                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         478399                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      12892000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001690                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0              810                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          810                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     10462000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001690                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses            810                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0        479209                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       479209                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 15916.049383                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 12916.049383                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0            478399                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total        478399                       # number of overall hits
system.cpu14.icache.overall_miss_latency     12892000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001690                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0             810                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total          810                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     10462000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001690                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses           810                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                  810                       # number of replacements
system.cpu14.icache.sampled_refs                 1322                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu14.icache.total_refs                 517354                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.461390                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                433885                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                    433873                       # ITB hits
system.cpu14.itb.fetch_misses                      12                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpctx                   2      0.64%      0.64% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 226     72.44%     73.08% # number of callpals executed
system.cpu14.kern.callpal::rdps                    18      5.77%     78.85% # number of callpals executed
system.cpu14.kern.callpal::rti                     41     13.14%     91.99% # number of callpals executed
system.cpu14.kern.callpal::callsys                  6      1.92%     93.91% # number of callpals executed
system.cpu14.kern.callpal::rdunique                19      6.09%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  312                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      378                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     99     32.89%     32.89% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     9      2.99%     35.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    26      8.64%     44.52% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   167     55.48%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                301                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      99     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      9      4.09%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     26     11.82%     60.91% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     86     39.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 220                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             8727394000     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2998000      0.03%     99.35% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              21166000      0.24%     99.59% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              36215000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         8787773000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.514970                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                23                      
system.cpu14.kern.mode_good::user                  23                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.534884                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel       3216257000     41.08%     41.08% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         4613286000     58.92%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.538610                       # Percentage of non-idle cycles
system.cpu14.numCycles                       17575546                       # number of cpu cycles simulated
system.cpu14.num_insts                         479189                       # Number of instructions executed
system.cpu14.num_refs                          176053                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        52571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        52571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 37423.374722                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 34423.374722                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        17054                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        17054                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency   1329166000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.675601                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        35517                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        35517                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency   1222615000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.675601                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        35517                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0         88601                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        88601                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 38459.132067                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 35459.132067                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0             31062                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         31062                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency   2212900000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.649417                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           57539                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        57539                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency   2040283000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.649417                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         57539                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        17714                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        17714                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 21432.037184                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 32985.914152                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           72                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency    378104000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.995935                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        17642                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        17642                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency    346583000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.593147                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        10507                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        15805                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        15805                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 38528.582771                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 35528.582771                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            10767                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        10767                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    194107000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.318760                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           5038                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         5038                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    178993000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.318760                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         5038                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      4861000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                38.704727                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0         104406                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       104406                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 38464.723461                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 35464.723461                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              41829                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          41829                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency    2407007000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.599362                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            62577                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        62577                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency   2219276000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.599362                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          62577                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.785537                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_%::1               -13.361173                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          804.389683                       # Average occupied blocks per context
system.cpu15.dcache.occ_blocks::1        -13681.840834                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0        104406                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       104406                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 38464.723461                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 35464.723461                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             41829                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         41829                       # number of overall hits
system.cpu15.dcache.overall_miss_latency   2407007000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.599362                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           62577                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        62577                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency   2219276000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.599362                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         62577                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      4861000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  905                       # number of replacements
system.cpu15.dcache.sampled_refs                 1629                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse            -12877.451152                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                  63050                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                    328                       # number of writebacks
system.cpu15.dtb.data_accesses                 152260                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                     174656                       # DTB hits
system.cpu15.dtb.data_misses                       32                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                 126434                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     141112                       # DTB read hits
system.cpu15.dtb.read_misses                       30                       # DTB read misses
system.cpu15.dtb.write_accesses                 25826                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                     33544                       # DTB write hits
system.cpu15.dtb.write_misses                       2                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0        483300                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       483300                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16256.692161                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13256.214149                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0            482254                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        482254                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     17004500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.002164                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            1046                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1046                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     13866000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.002164                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          1046                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               446.688062                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0         483300                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       483300                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16256.692161                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13256.214149                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0             482254                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         482254                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      17004500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.002164                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             1046                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1046                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     13866000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.002164                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           1046                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0        483300                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       483300                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16256.692161                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13256.214149                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0            482254                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total        482254                       # number of overall hits
system.cpu15.icache.overall_miss_latency     17004500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.002164                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            1046                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         1046                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     13866000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.002164                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          1046                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 1046                       # number of replacements
system.cpu15.icache.sampled_refs                 1558                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu15.icache.total_refs                 695940                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.466061                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                425276                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                    425255                       # ITB hits
system.cpu15.itb.fetch_misses                      21                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   1      0.24%      0.24% # number of callpals executed
system.cpu15.kern.callpal::swpctx                   6      1.47%      1.71% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 317     77.51%     79.22% # number of callpals executed
system.cpu15.kern.callpal::rdps                    18      4.40%     83.62% # number of callpals executed
system.cpu15.kern.callpal::rti                     43     10.51%     94.13% # number of callpals executed
system.cpu15.kern.callpal::callsys                  6      1.47%     95.60% # number of callpals executed
system.cpu15.kern.callpal::rdunique                18      4.40%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  409                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    124     31.31%     31.31% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     9      2.27%     33.59% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    50     12.63%     46.21% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   213     53.79%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                396                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     124     39.62%     39.62% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      9      2.88%     42.49% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     50     15.97%     58.47% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    130     41.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 313                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             8683625000     98.83%     98.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2916000      0.03%     98.87% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              30524000      0.35%     99.21% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              69186000      0.79%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         8786251000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.610329                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                22                      
system.cpu15.kern.mode_good::user                  22                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.448980                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel       3176033000     41.15%     41.15% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         4541408000     58.85%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.533939                       # Percentage of non-idle cycles
system.cpu15.numCycles                       17572502                       # number of cpu cycles simulated
system.cpu15.num_insts                         483268                       # Number of instructions executed
system.cpu15.num_refs                          174880                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                        16                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  3903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                  1208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  7554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                  1482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                  6635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  305464.002050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  986942.052980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  157827.111464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  804470.985155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  179687.415222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  6274873.684211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  5815736.585366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  6051908.629442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  6051908.629442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  6177336.787565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 6177336.787565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 6113979.487179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 6242020.942408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 6242020.942408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 6308074.074074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 5902108.910891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40005.452563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1192226000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    3903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                    1208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    7554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                    1482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                    6635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22925                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       917125000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        5.873687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1       18.977649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        3.034816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       15.468961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4        3.455162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5      120.657895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      111.829268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7      116.370558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      116.370558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      118.782383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     118.782383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     117.564103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     120.026178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     120.026178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     121.296296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     113.490099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 22925                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                   10824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    4229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   17516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    6124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   10054                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                     913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                     955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    1030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                     928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    923                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   1019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   1100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   1392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               59882                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    209921.860885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    1136349.633252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    341489.346069                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    354783.969466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    137058.979652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5        23238350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    16598821.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    8769188.679245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    24461421.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    42251545.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10       58095875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   35751307.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12       46476700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   38730583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   10562886.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   11065880.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40002.822308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        8610                       # number of ReadReq hits
system.l2.ReadReq_hits::1                        3820                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       16155                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        4814                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        6663                       # number of ReadReq hits
system.l2.ReadReq_hits::5                         893                       # number of ReadReq hits
system.l2.ReadReq_hits::6                         927                       # number of ReadReq hits
system.l2.ReadReq_hits::7                         977                       # number of ReadReq hits
system.l2.ReadReq_hits::8                         909                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         967                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        910                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        966                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        913                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       1007                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       1056                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       1350                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   50937                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              464767000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.204545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.096713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.077700                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.213912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.337279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.021906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.029319                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.051456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.020474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.011247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.008715                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.013279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.010834                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.011776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.040000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.030172                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                      2214                       # number of ReadReq misses
system.l2.ReadReq_misses::1                       409                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      1361                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      1310                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      3391                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        20                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        28                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        53                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        19                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        11                       # number of ReadReq misses
system.l2.ReadReq_misses::10                        8                       # number of ReadReq misses
system.l2.ReadReq_misses::11                       13                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       10                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       12                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       44                       # number of ReadReq misses
system.l2.ReadReq_misses::15                       42                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8945                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        87                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         354345000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.818367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          2.094585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.505709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.446440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          0.881042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          9.702081                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          9.275393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          8.600000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          9.545259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          9.057260                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         9.649237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         9.048008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         9.596966                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         8.692836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         8.052727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         6.363506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     29639500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                 1404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                  746                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                 1718                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 1965                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  986                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  681                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  507                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  352                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                 221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                 307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 553                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12581                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 176035.256410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 331304.959786                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 131885.538954                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 143861.175786                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 125777.862595                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 250662.778905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 362927.312775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 487482.248521                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 702140.625000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 1108311.659193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 1056211.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 1008789.795918                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 1118341.628959                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 805060.260586                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 446932.188065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 437439.823009                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40018.837930                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           247153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                   1404                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                    746                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1874                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                   1718                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   1965                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    986                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    681                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    507                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    352                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    223                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   245                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                   221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                   307                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   553                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   565                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12581                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      503477000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       8.960826                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1      16.864611                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       6.713447                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3       7.323050                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4       6.402545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      12.759635                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      18.474302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      24.814596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      35.741477                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      56.417040                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     53.764957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     51.351020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     56.927602                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     40.980456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     22.750452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     22.267257                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                12581                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    114270500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 28035                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28035                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     28035                       # number of Writeback hits
system.l2.Writeback_hits::total                 28035                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                          13.860099                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                    14727                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     5437                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    25070                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     7606                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    16689                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     1103                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1160                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1227                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1125                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1171                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    1111                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    1174                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    1114                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    1210                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    1289                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    1594                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                82807                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     270883.276116                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     1024732.838590                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     185865.731913                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     593478.868195                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     165269.599042                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     7890442.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     7111557.939914                       # average overall miss latency
system.l2.demand_avg_miss_latency::7          6627972                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     7671263.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     8122514.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    8243746.268657                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    7966312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    8243746.268657                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    8162527.093596                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    7111557.939914                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    6790954.918033                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40004.719504                       # average overall mshr miss latency
system.l2.demand_hits::0                         8610                       # number of demand (read+write) hits
system.l2.demand_hits::1                         3820                       # number of demand (read+write) hits
system.l2.demand_hits::2                        16155                       # number of demand (read+write) hits
system.l2.demand_hits::3                         4814                       # number of demand (read+write) hits
system.l2.demand_hits::4                         6663                       # number of demand (read+write) hits
system.l2.demand_hits::5                          893                       # number of demand (read+write) hits
system.l2.demand_hits::6                          927                       # number of demand (read+write) hits
system.l2.demand_hits::7                          977                       # number of demand (read+write) hits
system.l2.demand_hits::8                          909                       # number of demand (read+write) hits
system.l2.demand_hits::9                          967                       # number of demand (read+write) hits
system.l2.demand_hits::10                         910                       # number of demand (read+write) hits
system.l2.demand_hits::11                         966                       # number of demand (read+write) hits
system.l2.demand_hits::12                         913                       # number of demand (read+write) hits
system.l2.demand_hits::13                        1007                       # number of demand (read+write) hits
system.l2.demand_hits::14                        1056                       # number of demand (read+write) hits
system.l2.demand_hits::15                        1350                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50937                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1656993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.415360                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.297407                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.355604                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.367079                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.600755                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.190390                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.200862                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.203749                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.192000                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.174210                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.180918                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.177172                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.180431                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.167769                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.180760                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.153074                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       6117                       # number of demand (read+write) misses
system.l2.demand_misses::1                       1617                       # number of demand (read+write) misses
system.l2.demand_misses::2                       8915                       # number of demand (read+write) misses
system.l2.demand_misses::3                       2792                       # number of demand (read+write) misses
system.l2.demand_misses::4                      10026                       # number of demand (read+write) misses
system.l2.demand_misses::5                        210                       # number of demand (read+write) misses
system.l2.demand_misses::6                        233                       # number of demand (read+write) misses
system.l2.demand_misses::7                        250                       # number of demand (read+write) misses
system.l2.demand_misses::8                        216                       # number of demand (read+write) misses
system.l2.demand_misses::9                        204                       # number of demand (read+write) misses
system.l2.demand_misses::10                       201                       # number of demand (read+write) misses
system.l2.demand_misses::11                       208                       # number of demand (read+write) misses
system.l2.demand_misses::12                       201                       # number of demand (read+write) misses
system.l2.demand_misses::13                       203                       # number of demand (read+write) misses
system.l2.demand_misses::14                       233                       # number of demand (read+write) misses
system.l2.demand_misses::15                       244                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31870                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1271470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           2.158145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           5.845687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           1.267770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           4.178675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           1.904428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5          28.815050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          27.399138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          25.903015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          28.251556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          27.141759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         28.607561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         27.072402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         28.530521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         26.266942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         24.657099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         19.939147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    31783                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.053660                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.008236                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.035913                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.029213                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.015023                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.003312                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.006963                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.004682                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.009592                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.003225                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.003747                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.001723                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.007722                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.000817                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.012810                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.007719                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.344491                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1758.337348                       # Average occupied blocks per context
system.l2.occ_blocks::1                    269.878242                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1176.808431                       # Average occupied blocks per context
system.l2.occ_blocks::3                    957.249372                       # Average occupied blocks per context
system.l2.occ_blocks::4                    492.275430                       # Average occupied blocks per context
system.l2.occ_blocks::5                    108.512775                       # Average occupied blocks per context
system.l2.occ_blocks::6                    228.165351                       # Average occupied blocks per context
system.l2.occ_blocks::7                    153.410616                       # Average occupied blocks per context
system.l2.occ_blocks::8                    314.302526                       # Average occupied blocks per context
system.l2.occ_blocks::9                    105.693052                       # Average occupied blocks per context
system.l2.occ_blocks::10                   122.796829                       # Average occupied blocks per context
system.l2.occ_blocks::11                    56.443534                       # Average occupied blocks per context
system.l2.occ_blocks::12                   253.030015                       # Average occupied blocks per context
system.l2.occ_blocks::13                    26.763865                       # Average occupied blocks per context
system.l2.occ_blocks::14                   419.769393                       # Average occupied blocks per context
system.l2.occ_blocks::15                   252.927755                       # Average occupied blocks per context
system.l2.occ_blocks::16                 11288.291206                       # Average occupied blocks per context
system.l2.overall_accesses::0                   14727                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    5437                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   25070                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    7606                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   16689                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    1103                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1160                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1227                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1125                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1171                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   1111                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   1174                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   1114                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   1210                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   1289                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   1594                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               82807                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    270883.276116                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    1024732.838590                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    185865.731913                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    593478.868195                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    165269.599042                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    7890442.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    7111557.939914                       # average overall miss latency
system.l2.overall_avg_miss_latency::7         6627972                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    7671263.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    8122514.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   8243746.268657                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   7966312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   8243746.268657                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   8162527.093596                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   7111557.939914                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   6790954.918033                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40004.719504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        8610                       # number of overall hits
system.l2.overall_hits::1                        3820                       # number of overall hits
system.l2.overall_hits::2                       16155                       # number of overall hits
system.l2.overall_hits::3                        4814                       # number of overall hits
system.l2.overall_hits::4                        6663                       # number of overall hits
system.l2.overall_hits::5                         893                       # number of overall hits
system.l2.overall_hits::6                         927                       # number of overall hits
system.l2.overall_hits::7                         977                       # number of overall hits
system.l2.overall_hits::8                         909                       # number of overall hits
system.l2.overall_hits::9                         967                       # number of overall hits
system.l2.overall_hits::10                        910                       # number of overall hits
system.l2.overall_hits::11                        966                       # number of overall hits
system.l2.overall_hits::12                        913                       # number of overall hits
system.l2.overall_hits::13                       1007                       # number of overall hits
system.l2.overall_hits::14                       1056                       # number of overall hits
system.l2.overall_hits::15                       1350                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   50937                       # number of overall hits
system.l2.overall_miss_latency             1656993000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.415360                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.297407                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.355604                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.367079                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.600755                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.190390                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.200862                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.203749                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.192000                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.174210                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.180918                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.177172                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.180431                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.167769                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.180760                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.153074                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      6117                       # number of overall misses
system.l2.overall_misses::1                      1617                       # number of overall misses
system.l2.overall_misses::2                      8915                       # number of overall misses
system.l2.overall_misses::3                      2792                       # number of overall misses
system.l2.overall_misses::4                     10026                       # number of overall misses
system.l2.overall_misses::5                       210                       # number of overall misses
system.l2.overall_misses::6                       233                       # number of overall misses
system.l2.overall_misses::7                       250                       # number of overall misses
system.l2.overall_misses::8                       216                       # number of overall misses
system.l2.overall_misses::9                       204                       # number of overall misses
system.l2.overall_misses::10                      201                       # number of overall misses
system.l2.overall_misses::11                      208                       # number of overall misses
system.l2.overall_misses::12                      201                       # number of overall misses
system.l2.overall_misses::13                      203                       # number of overall misses
system.l2.overall_misses::14                      233                       # number of overall misses
system.l2.overall_misses::15                      244                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 31870                       # number of overall misses
system.l2.overall_mshr_hits                        87                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1271470000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          2.158145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          5.845687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          1.267770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          4.178675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          1.904428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5         28.815050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         27.399138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         25.903015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         28.251556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         27.141759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        28.607561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        27.072402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        28.530521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        26.266942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        24.657099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        19.939147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   31783                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    143910000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          21442                       # number of replacements
system.l2.sampled_refs                          41365                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17984.655740                       # Cycle average of tags in use
system.l2.total_refs                           573323                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            13079                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------
