
set partname {xc7z020clg484-1}
set boardname {verilator}
## for compatibility with older fpgamake. will be removed.
set xbsvipdir {/home/pau/Desktop/TFG/P-Risky/connectal/out}
set ipdir {/home/pau/Desktop/TFG/P-Risky/connectal/out}
set connectaldir {/home/pau/Desktop/TFG/P-Risky/connectal}
set need_pcie {unused}
set connectal_dut {mkXsimTop}
set ConnectalVersion {22.05.23b}
set NumberOfMasters {1}
set PinType {Empty}
set PinTypeInclude {Misc}
set NumberOfUserTiles {1}
set SlaveDataBusWidth {32}
set SlaveControlAddrWidth {5}
set BurstLenSize {10}
set project_dir {$(DTOP)}
set MainClockPeriod {20}
set DerivedClockPeriod {10.000000}
set CnocTop {}
set XsimHostInterface {}
set PhysAddrWidth {40}
set SIMULATION {}
set SVDPI {}
set CONNECTAL_BITS_DEPENDENCES {vlsim}
set BOARD_verilator {}
