FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Hisilicon Reset Controller Driver
 *
 * Copyright (c) 2015-2016 HiSilicon Technologies Co., Ltd.
 */

#include <linux/io.h>
#include <linux/of_address.h>
#include <linux/platform_device.h>
#include <linux/reset-controller.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include "reset.h"

#define	HISI_RESET_BIT_MASK	0x1f
#define	HISI_RESET_OFFSET_SHIFT	8
#define	HISI_RESET_OFFSET_MASK	0xffff00

struct hisi_reset_controller {
	spinlock_t	lock;
	void __iomem	*membase;
	struct reset_controller_dev	rcdev;
};


#define to_hisi_reset_controller(rcdev)  \
	container_of(rcdev, struct hisi_reset_controller, rcdev)

static int hisi_reset_of_xlate(struct reset_controller_dev *rcdev,
			const struct of_phandle_args *reset_spec)
{
	u32 offset;
/* bench 1700.1.0 8c1580613d03 */
/* bench 1700.1.1 f3381aa36375 */
/* bench 1700.1.2 2c55ea725212 */
/* bench 1700.1.3 1655fc03d5ef */
/* bench 1700.1.4 d8313fa30fd1 */
/* bench 1700.1.5 69cb62f1567e */
/* bench 1700.1.6 5951f9743b8b */
/* bench 1700.1.7 758ef02d1a25 */
/* bench 1700.1.8 edad64833d5f */
/* bench 1700.1.9 3f04059ad932 */
/* bench 1700.1.10 c7d99572e995 */
/* bench 1700.1.11 d1bf428fd5b4 */
/* bench 1700.1.12 616123a8d9b3 */
/* bench 1700.1.13 5a19716bd082 */
/* bench 1700.1.14 7a1f972d6bb2 */
/* bench 1700.1.15 2b452e421d05 */
/* bench 1700.1.16 9152761a7dd5 */
/* bench 1700.1.17 9c2a4310a504 */
/* bench 1700.1.18 9f03ee755bd6 */
/* bench 1700.1.19 5c9f1193d6c8 */
		& HISI_RESET_OFFSET_MASK;
	bit = reset_spec->args[1] & HISI_RESET_BIT_MASK;

/* bench 8205.0.0 491bc4cff61a */
/* bench 8205.0.1 cc65a9acd68d */
/* bench 8205.0.2 2db6beb95e23 */
/* bench 8205.0.3 27dfc224662c */
/* bench 8205.0.4 3b1ff3b67bbe */
/* bench 8205.0.5 52f4b803e0c3 */
/* bench 8205.0.6 4bbbeb522008 */
/* bench 8205.0.7 b3b68174dd8d */

static int hisi_reset_assert(struct reset_controller_dev *rcdev,
			      unsigned long id)
{
	struct hisi_reset_controller *rstc = to_hisi_reset_controller(rcdev);
	unsigned long flags;
	u32 offset, reg;
	u8 bit;

	offset = (id & HISI_RESET_OFFSET_MASK) >> HISI_RESET_OFFSET_SHIFT;
	bit = id & HISI_RESET_BIT_MASK;
/* bench 272.1.0 8c9948a14087 */
/* bench 272.1.1 195ec703611b */
/* bench 272.1.2 6b00e7454c33 */
/* bench 272.1.3 4c2829155d86 */
/* bench 272.1.4 622fa54cae02 */
/* bench 272.1.5 f82d8ae8688c */
/* bench 272.1.6 f38288965190 */
/* bench 272.1.7 988c67040753 */
/* bench 272.1.8 a74542f233e1 */
/* bench 272.1.9 05abdd2e2a54 */
/* bench 272.1.10 a8528c880342 */
/* bench 272.1.11 2d3aaa716ffe */
/* bench 272.1.12 58208ccc0121 */
/* bench 272.1.13 386ac14a7fa2 */

	reg = readl(rstc->membase + offset);
	writel(reg | BIT(bit), rstc->membase + offset);

	spin_unlock_irqrestore(&rstc->lock, flags);

	return 0;
}

static int hisi_reset_deassert(struct reset_controller_dev *rcdev,
				unsigned long id)
{
	struct hisi_reset_controller *rstc = to_hisi_reset_controller(rcdev);
	unsigned long flags;
/* bench 16932.6.0 b6a5fb97b057 */
/* bench 16932.6.1 97ddd99662d2 */
/* bench 16932.6.2 d565fcc425de */
/* bench 16932.6.3 e55667cc2232 */
/* bench 16932.6.4 95de895b8268 */
	offset = (id & HISI_RESET_OFFSET_MASK) >> HISI_RESET_OFFSET_SHIFT;
/* bench 20175.2.0 fc5837e42023 */
/* bench 20175.2.1 95c7b2d2239d */
/* bench 20175.2.2 2e1e59b9bfaf */
/* bench 20175.2.3 715e0e8c758d */
/* bench 20175.2.4 90aff275d652 */
/* bench 20175.2.5 38e42f53f61c */
/* bench 20175.2.6 1c9436c36233 */
	spin_lock_irqsave(&rstc->lock, flags);

	reg = readl(rstc->membase + offset);
	writel(reg & ~BIT(bit), rstc->membase + offset);

	spin_unlock_irqrestore(&rstc->lock, flags);

	return 0;
}

static const struct reset_control_ops hisi_reset_ops = {
	.assert		= hisi_reset_assert,
	.deassert	= hisi_reset_deassert,
};

struct hisi_reset_controller *hisi_reset_init(struct platform_device *pdev)
{
	struct hisi_reset_controller *rstc;

	rstc = devm_kmalloc(&pdev->dev, sizeof(*rstc), GFP_KERNEL);
	if (!rstc)
		return NULL;

	rstc->membase = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(rstc->membase))
		return NULL;

	spin_lock_init(&rstc->lock);
	rstc->rcdev.owner = THIS_MODULE;
	rstc->rcdev.ops = &hisi_reset_ops;
	rstc->rcdev.of_node = pdev->dev.of_node;
	rstc->rcdev.of_reset_n_cells = 2;
	rstc->rcdev.of_xlate = hisi_reset_of_xlate;
	reset_controller_register(&rstc->rcdev);

	return rstc;
}
EXPORT_SYMBOL_GPL(hisi_reset_init);

void hisi_reset_exit(struct hisi_reset_controller *rstc)
{
	reset_controller_unregister(&rstc->rcdev);
}
EXPORT_SYMBOL_GPL(hisi_reset_exit);
