{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500949666679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500949666679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:27:46 2017 " "Processing started: Tue Jul 25 10:27:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500949666679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949666679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chris_proj -c chris_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off chris_proj -c chris_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949666680 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1500949667073 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_design.qsys " "Elaborating Qsys system entity \"soc_design.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949674452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Loading Qsys/soc_design.qsys " "2017.07.25.10:27:57 Progress: Loading Qsys/soc_design.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Reading input file " "2017.07.25.10:27:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Adding JTAG \[altera_avalon_jtag_uart 16.0\] " "2017.07.25.10:27:57 Progress: Adding JTAG \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Parameterizing module JTAG " "2017.07.25.10:27:57 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.0\] " "2017.07.25.10:27:57 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Parameterizing module SDRAM " "2017.07.25.10:27:57 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Adding SRAM \[altera_avalon_onchip_memory2 16.0\] " "2017.07.25.10:27:57 Progress: Adding SRAM \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Parameterizing module SRAM " "2017.07.25.10:27:57 Progress: Parameterizing module SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Adding Sys_Timer \[altera_avalon_timer 16.0\] " "2017.07.25.10:27:57 Progress: Adding Sys_Timer \[altera_avalon_timer 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Parameterizing module Sys_Timer " "2017.07.25.10:27:57 Progress: Parameterizing module Sys_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:57 Progress: Adding SystemID \[altera_avalon_sysid_qsys 16.0\] " "2017.07.25.10:27:57 Progress: Adding SystemID \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949677955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Parameterizing module SystemID " "2017.07.25.10:27:58 Progress: Parameterizing module SystemID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Adding Test_PipeLine \[chris_pipelined 1.0\] " "2017.07.25.10:27:58 Progress: Adding Test_PipeLine \[chris_pipelined 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Parameterizing module Test_PipeLine " "2017.07.25.10:27:58 Progress: Parameterizing module Test_PipeLine" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Adding UART_COM \[altera_up_avalon_rs232 15.1\] " "2017.07.25.10:27:58 Progress: Adding UART_COM \[altera_up_avalon_rs232 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Parameterizing module UART_COM " "2017.07.25.10:27:58 Progress: Parameterizing module UART_COM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Adding convolution_slave \[chris_slave 1.0\] " "2017.07.25.10:27:58 Progress: Adding convolution_slave \[chris_slave 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Parameterizing module convolution_slave " "2017.07.25.10:27:58 Progress: Parameterizing module convolution_slave" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:58 Progress: Adding niosII_core \[altera_nios2_gen2 16.0\] " "2017.07.25.10:27:58 Progress: Adding niosII_core \[altera_nios2_gen2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949678950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Parameterizing module niosII_core " "2017.07.25.10:27:59 Progress: Parameterizing module niosII_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Adding ref_clock \[clock_source 16.0\] " "2017.07.25.10:27:59 Progress: Adding ref_clock \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Parameterizing module ref_clock " "2017.07.25.10:27:59 Progress: Parameterizing module ref_clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Adding system_pll \[altera_pll 16.0\] " "2017.07.25.10:27:59 Progress: Adding system_pll \[altera_pll 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Parameterizing module system_pll " "2017.07.25.10:27:59 Progress: Parameterizing module system_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Building connections " "2017.07.25.10:27:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Parameterizing connections " "2017.07.25.10:27:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:27:59 Progress: Validating " "2017.07.25.10:27:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949679616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.25.10:28:01 Progress: Done reading input file " "2017.07.25.10:28:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949681238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949681686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_design.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949681686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.SystemID: Time stamp will be automatically updated when this component is generated. " "Soc_design.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949681686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.system_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Soc_design.system_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949681687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.system_pll: Able to implement PLL with user settings " "Soc_design.system_pll: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949681687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design: Generating soc_design \"soc_design\" for QUARTUS_SYNTH " "Soc_design: Generating soc_design \"soc_design\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949682354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'soc_design_JTAG' " "JTAG: Starting RTL generation for module 'soc_design_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_design_JTAG --dir=/tmp/alt7372_859790077769903515.dir/0001_JTAG_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0001_JTAG_gen//soc_design_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_design_JTAG --dir=/tmp/alt7372_859790077769903515.dir/0001_JTAG_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0001_JTAG_gen//soc_design_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'soc_design_JTAG' " "JTAG: Done RTL generation for module 'soc_design_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"soc_design\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"soc_design\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'soc_design_SDRAM' " "SDRAM: Starting RTL generation for module 'soc_design_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_design_SDRAM --dir=/tmp/alt7372_859790077769903515.dir/0002_SDRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0002_SDRAM_gen//soc_design_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_design_SDRAM --dir=/tmp/alt7372_859790077769903515.dir/0002_SDRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0002_SDRAM_gen//soc_design_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'soc_design_SDRAM' " "SDRAM: Done RTL generation for module 'soc_design_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"soc_design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"soc_design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: Starting RTL generation for module 'soc_design_SRAM' " "SRAM: Starting RTL generation for module 'soc_design_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_design_SRAM --dir=/tmp/alt7372_859790077769903515.dir/0003_SRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0003_SRAM_gen//soc_design_SRAM_component_configuration.pl  --do_build_sim=0  \] " "SRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_design_SRAM --dir=/tmp/alt7372_859790077769903515.dir/0003_SRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0003_SRAM_gen//soc_design_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949685881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: Done RTL generation for module 'soc_design_SRAM' " "SRAM: Done RTL generation for module 'soc_design_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: \"soc_design\" instantiated altera_avalon_onchip_memory2 \"SRAM\" " "SRAM: \"soc_design\" instantiated altera_avalon_onchip_memory2 \"SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer: Starting RTL generation for module 'soc_design_Sys_Timer' " "Sys_Timer: Starting RTL generation for module 'soc_design_Sys_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_design_Sys_Timer --dir=/tmp/alt7372_859790077769903515.dir/0004_Sys_Timer_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0004_Sys_Timer_gen//soc_design_Sys_Timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_Timer:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_design_Sys_Timer --dir=/tmp/alt7372_859790077769903515.dir/0004_Sys_Timer_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7372_859790077769903515.dir/0004_Sys_Timer_gen//soc_design_Sys_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer: Done RTL generation for module 'soc_design_Sys_Timer' " "Sys_Timer: Done RTL generation for module 'soc_design_Sys_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer: \"soc_design\" instantiated altera_avalon_timer \"Sys_Timer\" " "Sys_Timer: \"soc_design\" instantiated altera_avalon_timer \"Sys_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemID: \"soc_design\" instantiated altera_avalon_sysid_qsys \"SystemID\" " "SystemID: \"soc_design\" instantiated altera_avalon_sysid_qsys \"SystemID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test_PipeLine: \"soc_design\" instantiated chris_pipelined \"Test_PipeLine\" " "Test_PipeLine: \"soc_design\" instantiated chris_pipelined \"Test_PipeLine\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART_COM: Starting Generation of RS232 UART " "UART_COM: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART_COM: \"soc_design\" instantiated altera_up_avalon_rs232 \"UART_COM\" " "UART_COM: \"soc_design\" instantiated altera_up_avalon_rs232 \"UART_COM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Convolution_slave: \"soc_design\" instantiated chris_slave \"convolution_slave\" " "Convolution_slave: \"soc_design\" instantiated chris_slave \"convolution_slave\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII_core: \"soc_design\" instantiated altera_nios2_gen2 \"niosII_core\" " "NiosII_core: \"soc_design\" instantiated altera_nios2_gen2 \"niosII_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_pll: \"soc_design\" instantiated altera_pll \"system_pll\" " "System_pll: \"soc_design\" instantiated altera_pll \"system_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949686979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_design\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_design\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_design\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_design\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_design_niosII_core_cpu' " "Cpu: Starting RTL generation for module 'soc_design_niosII_core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//eperlcmd -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_design_niosII_core_cpu --dir=/tmp/alt7372_859790077769903515.dir/0012_cpu_gen/ --quartus_bindir=/home/chris/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7372_859790077769903515.dir/0012_cpu_gen//soc_design_niosII_core_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//eperlcmd -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_design_niosII_core_cpu --dir=/tmp/alt7372_859790077769903515.dir/0012_cpu_gen/ --quartus_bindir=/home/chris/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7372_859790077769903515.dir/0012_cpu_gen//soc_design_niosII_core_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949687673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:07 (*) Starting Nios II generation " "Cpu: # 2017.07.25 10:28:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:07 (*)   Checking for plaintext license. " "Cpu: # 2017.07.25 10:28:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:08 (*)   Plaintext license not found. " "Cpu: # 2017.07.25 10:28:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:08 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.07.25 10:28:08 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.07.25 10:28:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.07.25 10:28:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)   Creating all objects for CPU " "Cpu: # 2017.07.25 10:28:09 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)     Testbench " "Cpu: # 2017.07.25 10:28:09 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)     Instruction decoding " "Cpu: # 2017.07.25 10:28:09 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)       Instruction fields " "Cpu: # 2017.07.25 10:28:09 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)       Instruction decodes " "Cpu: # 2017.07.25 10:28:09 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.07.25 10:28:09 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)       Instruction controls " "Cpu: # 2017.07.25 10:28:09 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)     Pipeline frontend " "Cpu: # 2017.07.25 10:28:09 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:09 (*)     Pipeline backend " "Cpu: # 2017.07.25 10:28:09 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:11 (*)   Generating RTL from CPU objects " "Cpu: # 2017.07.25 10:28:11 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:12 (*)   Creating encrypted RTL " "Cpu: # 2017.07.25 10:28:12 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.25 10:28:13 (*) Done Nios II generation " "Cpu: # 2017.07.25 10:28:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_design_niosII_core_cpu' " "Cpu: Done RTL generation for module 'soc_design_niosII_core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"niosII_core\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"niosII_core\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test_PipeLine_avm_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Test_PipeLine_avm_m0_translator\" " "Test_PipeLine_avm_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Test_PipeLine_avm_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\" " "SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Test_PipeLine_avm_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Test_PipeLine_avm_m0_agent\" " "Test_PipeLine_avm_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Test_PipeLine_avm_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\" " "SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_s1_agent_rsp_fifo\" " "SDRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII_core_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"niosII_core_data_master_limiter\" " "NiosII_core_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"niosII_core_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\" " "SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design: Done \"soc_design\" with 44 modules, 77 files " "Soc_design: Done \"soc_design\" with 44 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949693298 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_design.qsys " "Finished elaborating Qsys system entity \"soc_design.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949694643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/chris_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/chris_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 chris_pipelined " "Found entity 1: chris_pipelined" {  } { { "Qsys/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/Qsys/chris_pipelined.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/chris_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/chris_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 chris_slave " "Found entity 1: chris_slave" {  } { { "Qsys/chris_slave.v" "" { Text "/home/chris/FPGA/chris/Qsys/chris_slave.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chris_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chris_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chris_proj " "Found entity 1: chris_proj" {  } { { "chris_proj.bdf" "" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/convoluation_core.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/convoluation_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_core " "Found entity 1: convolution_core" {  } { { "Qsys/convoluation_core.v" "" { Text "/home/chris/FPGA/chris/Qsys/convoluation_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/soc_design.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/soc_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design " "Found entity 1: soc_design" {  } { { "db/ip/soc_design/soc_design.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_design/submodules/altera_default_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_design/submodules/altera_incr_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694841 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694844 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694844 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694844 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694844 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_design/submodules/altera_merlin_master_agent.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_design/submodules/altera_merlin_master_translator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694851 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_design/submodules/altera_reset_controller.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_design/submodules/altera_reset_synchronizer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_counters.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694859 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1500949694860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/chris_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/chris_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 chris_pipelined " "Found entity 1: chris_pipelined" {  } { { "db/ip/soc_design/submodules/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_pipelined.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/chris_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/chris_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 chris_slave " "Found entity 1: chris_slave" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_JTAG.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_design/submodules/soc_design_JTAG.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_JTAG_sim_scfifo_w " "Found entity 1: soc_design_JTAG_sim_scfifo_w" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694863 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_JTAG_scfifo_w " "Found entity 2: soc_design_JTAG_scfifo_w" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694863 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_design_JTAG_sim_scfifo_r " "Found entity 3: soc_design_JTAG_sim_scfifo_r" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694863 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_design_JTAG_scfifo_r " "Found entity 4: soc_design_JTAG_scfifo_r" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694863 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_design_JTAG " "Found entity 5: soc_design_JTAG" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_SDRAM_input_efifo_module " "Found entity 1: soc_design_SDRAM_input_efifo_module" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694865 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_SDRAM " "Found entity 2: soc_design_SDRAM" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_SRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_SRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_SRAM " "Found entity 1: soc_design_SRAM" {  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_Sys_Timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_Sys_Timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_Sys_Timer " "Found entity 1: soc_design_Sys_Timer" {  } { { "db/ip/soc_design/submodules/soc_design_Sys_Timer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_Sys_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_SystemID.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_SystemID.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_SystemID " "Found entity 1: soc_design_SystemID" {  } { { "db/ip/soc_design/submodules/soc_design_SystemID.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SystemID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_UART_COM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_UART_COM.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_UART_COM " "Found entity 1: soc_design_UART_COM" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_irq_mapper " "Found entity 1: soc_design_irq_mapper" {  } { { "db/ip/soc_design/submodules/soc_design_irq_mapper.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0 " "Found entity 1: soc_design_mm_interconnect_0" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_demux " "Found entity 1: soc_design_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_design_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_design_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_mux " "Found entity 1: soc_design_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_design_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_mux_003 " "Found entity 1: soc_design_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694882 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router " "Found entity 2: soc_design_mm_interconnect_0_router" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694883 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_001 " "Found entity 2: soc_design_mm_interconnect_0_router_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694883 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_002 " "Found entity 2: soc_design_mm_interconnect_0_router_002" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694884 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_003 " "Found entity 2: soc_design_mm_interconnect_0_router_003" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694885 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_004 " "Found entity 2: soc_design_mm_interconnect_0_router_004" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500949694886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694886 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_006 " "Found entity 2: soc_design_mm_interconnect_0_router_006" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_demux " "Found entity 1: soc_design_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_design_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_mux " "Found entity 1: soc_design_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_design_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_design_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core " "Found entity 1: soc_design_niosII_core" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949694890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949694890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_ic_data_module " "Found entity 1: soc_design_niosII_core_cpu_ic_data_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_niosII_core_cpu_ic_tag_module " "Found entity 2: soc_design_niosII_core_cpu_ic_tag_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_design_niosII_core_cpu_bht_module " "Found entity 3: soc_design_niosII_core_cpu_bht_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_design_niosII_core_cpu_register_bank_a_module " "Found entity 4: soc_design_niosII_core_cpu_register_bank_a_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_design_niosII_core_cpu_register_bank_b_module " "Found entity 5: soc_design_niosII_core_cpu_register_bank_b_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_design_niosII_core_cpu_dc_tag_module " "Found entity 6: soc_design_niosII_core_cpu_dc_tag_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_design_niosII_core_cpu_dc_data_module " "Found entity 7: soc_design_niosII_core_cpu_dc_data_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_design_niosII_core_cpu_dc_victim_module " "Found entity 8: soc_design_niosII_core_cpu_dc_victim_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_design_niosII_core_cpu_nios2_oci_debug " "Found entity 9: soc_design_niosII_core_cpu_nios2_oci_debug" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_design_niosII_core_cpu_nios2_oci_break " "Found entity 10: soc_design_niosII_core_cpu_nios2_oci_break" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_design_niosII_core_cpu_nios2_oci_xbrk " "Found entity 11: soc_design_niosII_core_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_design_niosII_core_cpu_nios2_oci_dbrk " "Found entity 12: soc_design_niosII_core_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_design_niosII_core_cpu_nios2_oci_itrace " "Found entity 13: soc_design_niosII_core_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_design_niosII_core_cpu_nios2_oci_td_mode " "Found entity 14: soc_design_niosII_core_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_design_niosII_core_cpu_nios2_oci_dtrace " "Found entity 15: soc_design_niosII_core_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_design_niosII_core_cpu_nios2_oci_fifo " "Found entity 19: soc_design_niosII_core_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_design_niosII_core_cpu_nios2_oci_pib " "Found entity 20: soc_design_niosII_core_cpu_nios2_oci_pib" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_design_niosII_core_cpu_nios2_oci_im " "Found entity 21: soc_design_niosII_core_cpu_nios2_oci_im" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_design_niosII_core_cpu_nios2_performance_monitors " "Found entity 22: soc_design_niosII_core_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_design_niosII_core_cpu_nios2_avalon_reg " "Found entity 23: soc_design_niosII_core_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_design_niosII_core_cpu_ociram_sp_ram_module " "Found entity 24: soc_design_niosII_core_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_design_niosII_core_cpu_nios2_ocimem " "Found entity 25: soc_design_niosII_core_cpu_nios2_ocimem" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_design_niosII_core_cpu_nios2_oci " "Found entity 26: soc_design_niosII_core_cpu_nios2_oci" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_design_niosII_core_cpu " "Found entity 27: soc_design_niosII_core_cpu" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_debug_slave_sysclk " "Found entity 1: soc_design_niosII_core_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_debug_slave_tck " "Found entity 1: soc_design_niosII_core_cpu_debug_slave_tck" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_debug_slave_wrapper " "Found entity 1: soc_design_niosII_core_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_mult_cell " "Found entity 1: soc_design_niosII_core_cpu_mult_cell" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_test_bench " "Found entity 1: soc_design_niosII_core_cpu_test_bench" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_system_pll " "Found entity 1: soc_design_system_pll" {  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695519 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(316) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500949695522 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(326) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500949695522 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(336) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500949695522 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(680) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500949695523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chris_proj " "Elaborating entity \"chris_proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500949695634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design soc_design:inst " "Elaborating entity \"soc_design\" for hierarchy \"soc_design:inst\"" {  } { { "chris_proj.bdf" "inst" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { { 128 584 840 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_JTAG soc_design:inst\|soc_design_JTAG:jtag " "Elaborating entity \"soc_design_JTAG\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\"" {  } { { "db/ip/soc_design/soc_design.v" "jtag" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_JTAG_scfifo_w soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w " "Elaborating entity \"soc_design_JTAG_scfifo_w\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "the_soc_design_JTAG_scfifo_w" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "wfifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949695826 ""}  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500949695826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/chris/FPGA/chris/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/chris/FPGA/chris/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/chris/FPGA/chris/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/chris/FPGA/chris/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949695954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949695954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_JTAG_scfifo_r soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r " "Elaborating entity \"soc_design_JTAG_scfifo_r\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "the_soc_design_JTAG_scfifo_r" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949695960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "soc_design_JTAG_alt_jtag_atlantic" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696177 ""}  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500949696177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SDRAM soc_design:inst\|soc_design_SDRAM:sdram " "Elaborating entity \"soc_design_SDRAM\" for hierarchy \"soc_design:inst\|soc_design_SDRAM:sdram\"" {  } { { "db/ip/soc_design/soc_design.v" "sdram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SDRAM_input_efifo_module soc_design:inst\|soc_design_SDRAM:sdram\|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module " "Elaborating entity \"soc_design_SDRAM_input_efifo_module\" for hierarchy \"soc_design:inst\|soc_design_SDRAM:sdram\|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module\"" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "the_soc_design_SDRAM_input_efifo_module" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SRAM soc_design:inst\|soc_design_SRAM:sram " "Elaborating entity \"soc_design_SRAM\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\"" {  } { { "db/ip/soc_design/soc_design.v" "sram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_design_SRAM.hex " "Parameter \"init_file\" = \"soc_design_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949696584 ""}  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500949696584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhi1 " "Found entity 1: altsyncram_qhi1" {  } { { "db/altsyncram_qhi1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_qhi1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949696625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949696625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qhi1 soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated " "Elaborating entity \"altsyncram_qhi1\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949696626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/home/chris/FPGA/chris/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_qhi1.tdf" "decode3" { Text "/home/chris/FPGA/chris/db/altsyncram_qhi1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "/home/chris/FPGA/chris/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_qhi1.tdf" "mux2" { Text "/home/chris/FPGA/chris/db/altsyncram_qhi1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_Sys_Timer soc_design:inst\|soc_design_Sys_Timer:sys_timer " "Elaborating entity \"soc_design_Sys_Timer\" for hierarchy \"soc_design:inst\|soc_design_Sys_Timer:sys_timer\"" {  } { { "db/ip/soc_design/soc_design.v" "sys_timer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SystemID soc_design:inst\|soc_design_SystemID:systemid " "Elaborating entity \"soc_design_SystemID\" for hierarchy \"soc_design:inst\|soc_design_SystemID:systemid\"" {  } { { "db/ip/soc_design/soc_design.v" "systemid" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chris_pipelined soc_design:inst\|chris_pipelined:test_pipeline " "Elaborating entity \"chris_pipelined\" for hierarchy \"soc_design:inst\|chris_pipelined:test_pipeline\"" {  } { { "db/ip/soc_design/soc_design.v" "test_pipeline" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697220 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_address chris_pipelined.v(22) " "Output port \"avm_m0_address\" at chris_pipelined.v(22) has no driver" {  } { { "db/ip/soc_design/submodules/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_pipelined.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500949697227 "|chris_proj|soc_design:inst|chris_pipelined:test_pipeline"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_writedata chris_pipelined.v(28) " "Output port \"avm_m0_writedata\" at chris_pipelined.v(28) has no driver" {  } { { "db/ip/soc_design/submodules/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_pipelined.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500949697227 "|chris_proj|soc_design:inst|chris_pipelined:test_pipeline"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_burstcount chris_pipelined.v(30) " "Output port \"avm_m0_burstcount\" at chris_pipelined.v(30) has no driver" {  } { { "db/ip/soc_design/submodules/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_pipelined.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500949697227 "|chris_proj|soc_design:inst|chris_pipelined:test_pipeline"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ins_irq0_irq chris_pipelined.v(21) " "Output port \"ins_irq0_irq\" at chris_pipelined.v(21) has no driver" {  } { { "db/ip/soc_design/submodules/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_pipelined.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500949697227 "|chris_proj|soc_design:inst|chris_pipelined:test_pipeline"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_read chris_pipelined.v(23) " "Output port \"avm_m0_read\" at chris_pipelined.v(23) has no driver" {  } { { "db/ip/soc_design/submodules/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_pipelined.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500949697227 "|chris_proj|soc_design:inst|chris_pipelined:test_pipeline"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_m0_write chris_pipelined.v(27) " "Output port \"avm_m0_write\" at chris_pipelined.v(27) has no driver" {  } { { "db/ip/soc_design/submodules/chris_pipelined.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_pipelined.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500949697227 "|chris_proj|soc_design:inst|chris_pipelined:test_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_UART_COM soc_design:inst\|soc_design_UART_COM:uart_com " "Elaborating entity \"soc_design_UART_COM\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\"" {  } { { "db/ip/soc_design/soc_design.v" "uart_com" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity soc_design_UART_COM.v(104) " "Verilog HDL or VHDL warning at soc_design_UART_COM.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500949697262 "|chris_proj|soc_design:inst|soc_design_UART_COM:uart_com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "RS232_In_Deserializer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_counters.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500949697271 "|chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949697396 ""}  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500949697396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "/home/chris/FPGA/chris/db/scfifo_q9a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "/home/chris/FPGA/chris/db/scfifo_q9a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_t0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/chris/FPGA/chris/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949697581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949697581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "RS232_Out_Serializer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chris_slave soc_design:inst\|chris_slave:convolution_slave " "Elaborating entity \"chris_slave\" for hierarchy \"soc_design:inst\|chris_slave:convolution_slave\"" {  } { { "db/ip/soc_design/soc_design.v" "convolution_slave" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_core soc_design:inst\|chris_slave:convolution_slave\|convolution_core:instance_convolution " "Elaborating entity \"convolution_core\" for hierarchy \"soc_design:inst\|chris_slave:convolution_slave\|convolution_core:instance_convolution\"" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "instance_convolution" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core soc_design:inst\|soc_design_niosII_core:niosii_core " "Elaborating entity \"soc_design_niosII_core\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\"" {  } { { "db/ip/soc_design/soc_design.v" "niosii_core" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu " "Elaborating entity \"soc_design_niosII_core_cpu\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core.v" "cpu" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949697810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_test_bench soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_test_bench:the_soc_design_niosII_core_cpu_test_bench " "Elaborating entity \"soc_design_niosII_core_cpu_test_bench\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_test_bench:the_soc_design_niosII_core_cpu_test_bench\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_test_bench" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 5963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_ic_data_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data " "Elaborating entity \"soc_design_niosII_core_cpu_ic_data_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_ic_data" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 6965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949698246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949698246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_ic_tag_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag " "Elaborating entity \"soc_design_niosII_core_cpu_ic_tag_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_ic_tag" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 7031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgj1 " "Found entity 1: altsyncram_qgj1" {  } { { "db/altsyncram_qgj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_qgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949698331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949698331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated " "Elaborating entity \"altsyncram_qgj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_bht_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht " "Elaborating entity \"soc_design_niosII_core_cpu_bht_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_bht" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 7201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949698406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949698406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_register_bank_a_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a " "Elaborating entity \"soc_design_niosII_core_cpu_register_bank_a_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_register_bank_a" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 8149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949698479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949698479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_register_bank_b_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b " "Elaborating entity \"soc_design_niosII_core_cpu_register_bank_b_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_register_bank_b" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 8167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_mult_cell soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell " "Elaborating entity \"soc_design_niosII_core_cpu_mult_cell\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_mult_cell" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 8752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/chris/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949698571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949698571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/chris/FPGA/chris/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949698859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_dc_tag_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag " "Elaborating entity \"soc_design_niosII_core_cpu_dc_tag_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_dc_tag" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 9174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_jpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949699251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949699251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_dc_data_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data " "Elaborating entity \"soc_design_niosII_core_cpu_dc_data_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_dc_data" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 9240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949699331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949699331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_dc_victim_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim " "Elaborating entity \"soc_design_niosII_core_cpu_dc_victim_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_dc_victim" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 9352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949699418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949699418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_debug soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_debug\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_debug" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altera_std_synchronizer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_break soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_break\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_break" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_xbrk soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_xbrk\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_xbrk" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_dbrk soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_dbrk\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_dbrk" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_itrace soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_itrace\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_itrace" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_dtrace soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_dtrace\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_dtrace" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_td_mode soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace\|soc_design_niosII_core_cpu_nios2_oci_td_mode:soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_td_mode\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace\|soc_design_niosII_core_cpu_nios2_oci_td_mode:soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_fifo soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_fifo\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt:the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt:the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_pib soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_pib:the_soc_design_niosII_core_cpu_nios2_oci_pib " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_pib\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_pib:the_soc_design_niosII_core_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_pib" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_im soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_im\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_im" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_avalon_reg soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_avalon_reg\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_avalon_reg" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_ocimem soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_ocimem\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_ocimem" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949699969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_ociram_sp_ram_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram " "Elaborating entity \"soc_design_niosII_core_cpu_ociram_sp_ram_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_ociram_sp_ram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949700070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949700070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_debug_slave_wrapper soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper " "Elaborating entity \"soc_design_niosII_core_cpu_debug_slave_wrapper\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_debug_slave_wrapper" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_debug_slave_tck soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck " "Elaborating entity \"soc_design_niosII_core_cpu_debug_slave_tck\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "the_soc_design_niosII_core_cpu_debug_slave_tck" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_debug_slave_sysclk soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk " "Elaborating entity \"soc_design_niosII_core_cpu_debug_slave_sysclk\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "the_soc_design_niosII_core_cpu_debug_slave_sysclk" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "soc_design_niosII_core_cpu_debug_slave_phy" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_system_pll soc_design:inst\|soc_design_system_pll:system_pll " "Elaborating entity \"soc_design_system_pll\" for hierarchy \"soc_design:inst\|soc_design_system_pll:system_pll\"" {  } { { "db/ip/soc_design/soc_design.v" "system_pll" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "altera_pll_i" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700352 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1500949700366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 8250 ps " "Parameter \"phase_shift1\" = \"8250 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949700372 ""}  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500949700372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_design_mm_interconnect_0\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_design/soc_design.v" "mm_interconnect_0" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:test_pipeline_avm_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:test_pipeline_avm_m0_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "test_pipeline_avm_m0_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_data_master_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_instruction_master_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_instruction_master_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_debug_mem_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sram_s1_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "uart_com_avalon_rs232_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:test_pipeline_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:test_pipeline_avs_s0_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "test_pipeline_avs_s0_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systemid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systemid_control_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "systemid_control_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:test_pipeline_avm_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:test_pipeline_avm_m0_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "test_pipeline_avm_m0_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_data_master_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_data_master_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_instruction_master_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_instruction_master_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_debug_mem_slave_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_debug_mem_slave_agent_rsp_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949700962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router " "Elaborating entity \"soc_design_mm_interconnect_0_router\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router\|soc_design_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router\|soc_design_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_design_mm_interconnect_0_router_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_001_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001\|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001\|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_002 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_design_mm_interconnect_0_router_002\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_002" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_002_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002\|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002\|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_003 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_design_mm_interconnect_0_router_003\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_003" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_003_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_003:router_003\|soc_design_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_003:router_003\|soc_design_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_004 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_design_mm_interconnect_0_router_004\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_004" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_004_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004\|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004\|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_006 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_design_mm_interconnect_0_router_006\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_006" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_006_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_006:router_006\|soc_design_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_006:router_006\|soc_design_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_core_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_core_data_master_limiter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_data_master_limiter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (6)" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500949701112 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_debug_mem_slave_burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (6)" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500949701178 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (6)" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500949701248 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_demux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_demux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_demux_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_demux_002 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_mux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_mux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_mux_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_mux_003 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_mux_003\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_demux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_demux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_demux_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_mux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_mux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_mux_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_mux_002 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500949701493 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500949701494 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500949701494 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_design_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_irq_mapper soc_design:inst\|soc_design_irq_mapper:irq_mapper " "Elaborating entity \"soc_design_irq_mapper\" for hierarchy \"soc_design:inst\|soc_design_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_design/soc_design.v" "irq_mapper" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_design:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_design:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_design/soc_design.v" "rst_controller" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_design/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_design/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949701571 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_design_niosII_core_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_design_niosII_core_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_itrace" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1500949703426 "|chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1500949704146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.25.10:28:27 Progress: Loading sldb20bc4dc/alt_sld_fab_wrapper_hw.tcl " "2017.07.25.10:28:27 Progress: Loading sldb20bc4dc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949707134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949708548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949708678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949709340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949709415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949709494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949709588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949709591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949709591 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1500949710242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb20bc4dc/alt_sld_fab.v" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949710414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949710414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949710491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949710491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949710492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949710492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949710539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949710539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949710608 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949710608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949710608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949710661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949710661 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500949717064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1500949717064 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1500949717064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949717089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500949717089 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500949717089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500949717122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949717122 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1500949717428 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1500949717428 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1500949717503 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1500949717503 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1500949717503 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1500949717504 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1500949717504 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500949717525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_GND GND " "Pin \"uart_GND\" is stuck at GND" {  } { { "chris_proj.bdf" "" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { { 8 208 384 24 "uart_GND" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500949721643 "|chris_proj|uart_GND"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "chris_proj.bdf" "" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { { 240 408 584 256 "dram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500949721643 "|chris_proj|dram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500949721643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949722118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "829 " "829 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500949726418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949726736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/chris/output_files/chris_proj.map.smsg " "Generated suppressed messages file /home/chris/FPGA/chris/output_files/chris_proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949727239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500949728864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500949728864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8697 " "Implemented 8697 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500949729605 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500949729605 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1500949729605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8263 " "Implemented 8263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500949729605 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500949729605 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1500949729605 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1500949729605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500949729605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1569 " "Peak virtual memory: 1569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500949729665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:28:49 2017 " "Processing ended: Tue Jul 25 10:28:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500949729665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500949729665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500949729665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500949729665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1500949730372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500949730372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:28:50 2017 " "Processing started: Tue Jul 25 10:28:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500949730372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1500949730372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chris_proj -c chris_proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chris_proj -c chris_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1500949730372 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1500949730404 ""}
{ "Info" "0" "" "Project  = chris_proj" {  } {  } 0 0 "Project  = chris_proj" 0 0 "Fitter" 0 0 1500949730404 ""}
{ "Info" "0" "" "Revision = chris_proj" {  } {  } 0 0 "Revision = chris_proj" 0 0 "Fitter" 0 0 1500949730404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1500949730604 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chris_proj 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"chris_proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1500949730648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500949730669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1500949730669 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1500949730751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1500949731064 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1500949731080 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1500949731644 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1500949731911 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1500949735922 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 5218 global CLKCTRL_G3 " "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 5218 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1500949736217 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G2 " "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1500949736217 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1500949736217 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949736217 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949737318 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1500949737318 ""}
{ "Info" "ISTA_SDC_FOUND" "chris_proj.sdc " "Reading SDC File: 'chris_proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1500949737484 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1500949737484 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500949737487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500949737487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500949737487 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1500949737487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock chris_proj.sdc 61 Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at chris_proj.sdc(61): Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name fraction_clock \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name fraction_clock \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500949737487 ""}  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1500949737487 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock chris_proj.sdc 62 Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at chris_proj.sdc(62): Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name system_pll_outclk0_clk \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name system_pll_outclk0_clk \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500949737488 ""}  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1500949737488 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock chris_proj.sdc 63 Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at chris_proj.sdc(63): Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name dram_clk_clk \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name dram_clk_clk \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500949737488 ""}  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1500949737488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1500949737488 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1500949737538 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1500949737548 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949737582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949737582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949737582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949737582 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1500949737582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1500949737662 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1500949737662 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1500949737664 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500949737664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500949737664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500949737664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500949737664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500949737664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500949737664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      ref_clk " "  20.000      ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1500949737664 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1500949737664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1500949737908 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500949737923 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1500949738035 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1500949738035 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1500949738035 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1500949738035 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1500949738035 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1500949738035 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1500949738035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1500949738065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1500949738067 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1500949738083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1500949739328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1500949739344 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1500949739344 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1500949739344 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1500949739344 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1500949739344 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1500949739344 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949739818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1500949741992 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1500949743575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949760088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1500949772619 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1500949788484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949788484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1500949792415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "/home/chris/FPGA/chris/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1500949805368 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1500949805368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1500949819068 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1500949819068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949819070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.58 " "Total time spent on timing analysis during the Fitter is 17.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1500949825328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500949825456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500949835083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1500949835089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1500949843943 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1500949855985 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1500949856287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/chris/output_files/chris_proj.fit.smsg " "Generated suppressed messages file /home/chris/FPGA/chris/output_files/chris_proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1500949856838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2499 " "Peak virtual memory: 2499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500949858914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:30:58 2017 " "Processing ended: Tue Jul 25 10:30:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500949858914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500949858914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500949858914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1500949858914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1500949859857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500949859857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:30:59 2017 " "Processing started: Tue Jul 25 10:30:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500949859857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1500949859857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off chris_proj -c chris_proj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off chris_proj -c chris_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1500949859857 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1500949864649 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1500949864649 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1500949864801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1268 " "Peak virtual memory: 1268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500949864904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:31:04 2017 " "Processing ended: Tue Jul 25 10:31:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500949864904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500949864904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500949864904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1500949864904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1500949865090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1500949865602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500949865603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 10:31:05 2017 " "Processing started: Tue Jul 25 10:31:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500949865603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949865603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chris_proj -c chris_proj " "Command: quartus_sta chris_proj -c chris_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949865603 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1500949865656 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949866349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949866369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949866369 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1500949867148 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867148 ""}
{ "Info" "ISTA_SDC_FOUND" "chris_proj.sdc " "Reading SDC File: 'chris_proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867328 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867329 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500949867332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500949867332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1500949867332 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock chris_proj.sdc 61 Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at chris_proj.sdc(61): Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name fraction_clock \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name fraction_clock \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500949867332 ""}  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock chris_proj.sdc 62 Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at chris_proj.sdc(62): Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name system_pll_outclk0_clk \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name system_pll_outclk0_clk \{inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500949867332 ""}  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock chris_proj.sdc 63 Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at chris_proj.sdc(63): Incorrect assignment for clock.  Source node: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name dram_clk_clk \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 297.00 -duty_cycle 50.00 -name dram_clk_clk \{inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1500949867332 ""}  } { { "/home/chris/FPGA/chris/chris_proj.sdc" "" { Text "/home/chris/FPGA/chris/chris_proj.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867333 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867386 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867398 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949867438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949867438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949867438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949867438 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949867438 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867583 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949867583 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1500949867805 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1500949867817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1500949868330 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.667 " "Worst-case setup slack is -5.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.667            -174.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.667            -174.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.656               0.000 altera_reserved_tck  " "   11.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.257               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.336 " "Worst-case recovery slack is 4.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.336               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.336               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.149               0.000 altera_reserved_tck  " "   14.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.000 " "Worst-case removal slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 altera_reserved_tck  " "    1.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.307               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.608               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.608               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 ref_clk  " "    9.731               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.470               0.000 altera_reserved_tck  " "   15.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949868470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.763 ns " "Worst Case Available Settling Time: 8.763 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949868515 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868515 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1500949868520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949868563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949878937 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949879331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949879331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949879331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949879331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949879331 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949879331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949879418 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949879418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1500949879897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949879897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.244 " "Worst-case setup slack is -6.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.244            -170.281 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.244            -170.281 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.780               0.000 altera_reserved_tck  " "   11.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949879897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 altera_reserved_tck  " "    0.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949879988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949879988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.602 " "Worst-case recovery slack is 4.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.602               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.602               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.323               0.000 altera_reserved_tck  " "   14.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949880009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.966 " "Worst-case removal slack is 0.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 altera_reserved_tck  " "    0.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.217               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949880029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.566               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.566               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 ref_clk  " "    9.741               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.450               0.000 altera_reserved_tck  " "   15.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949880034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949880034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.731 ns " "Worst Case Available Settling Time: 8.731 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949880067 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949880067 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1500949880070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949880258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891027 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949891426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949891426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949891426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949891426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949891426 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891517 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.685 " "Worst-case setup slack is 2.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.685               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.685               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.512               0.000 altera_reserved_tck  " "   14.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 altera_reserved_tck  " "    0.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.135               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.514 " "Worst-case recovery slack is 6.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.514               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.514               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.676               0.000 altera_reserved_tck  " "   15.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.608               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.893               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.893               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 ref_clk  " "    9.336               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.425               0.000 altera_reserved_tck  " "   15.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949891970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949891970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.407 ns " "Worst Case Available Settling Time: 9.407 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892005 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892005 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1500949892008 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949892418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949892418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949892418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949892418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1500949892418 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892507 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.267 " "Worst-case setup slack is 3.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.267               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.267               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.797               0.000 altera_reserved_tck  " "   14.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 altera_reserved_tck  " "    0.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.122               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.955 " "Worst-case recovery slack is 6.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.955               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.955               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.897               0.000 altera_reserved_tck  " "   15.897               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.362 " "Worst-case removal slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.546               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.893               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.893               0.000 inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 ref_clk  " "    9.286               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.411               0.000 altera_reserved_tck  " "   15.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1500949892957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892957 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.545" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.433 ns " "Worst Case Available Settling Time: 9.433 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1500949892990 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949892990 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949894243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949894243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1655 " "Peak virtual memory: 1655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500949894332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 10:31:34 2017 " "Processing ended: Tue Jul 25 10:31:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500949894332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500949894332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500949894332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949894332 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1500949894571 ""}
