Summary
======
Overall execution cycle = 15922036
Total execution cycles per core:
- Processor 0 = 15639901
- Processor 1 = 15567237
- Processor 2 = 15922036
- Processor 3 = 15618437
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 5209587
- Processor 1 = 5183961
- Processor 2 = 5491698
- Processor 3 = 5223533
======
Data cache miss rate for each core
- Processor 0 = 0.40382061137630343 (1008481/2497349)
- Processor 1 = 0.403736968312783 (1005494/2490468)
- Processor 2 = 0.4058596516539879 (1018325/2509057)
- Processor 3 = 0.40366709319982563 (1010430/2503127)
======
Amount of Data traffic in bytes on the bus
= 1486336
======
Number of invalidations or updates on the bus
= 1280
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2022153, numSharedAccess = 475196
- Cache 1: numPrivateAccess = 2018031, numSharedAccess = 472437
- Cache 2: numPrivateAccess = 2034319, numSharedAccess = 474738
- Cache 3: numPrivateAccess = 2027313, numSharedAccess = 475814
======
Number of times each state is entered
- Cache 0: numO = 28
- Cache 1: numO = 18
- Cache 2: numO = 47
- Cache 3: numO = 53
