
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v' to AST representation.
Storing AST representation for module `$abstract\reversed'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: $abstract\reversed  
Automatically selected $abstract\reversed as design top module.

2.2. Analyzing design hierarchy..
Top module:  $abstract\reversed

2.3. Analyzing design hierarchy..
Top module:  $abstract\reversed
Removed 0 unused modules.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\reversed'.
Generating RTLIL representation for module `\reversed'.

3.2. Analyzing design hierarchy..
Top module:  \reversed

3.3. Analyzing design hierarchy..
Top module:  \reversed
Removing unused module `$abstract\reversed'.
Removed 1 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\reversed.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:10$4'.

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\reversed.\dout' using process `\reversed.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:10$4'.
  created $dff cell `$procdff$22' with positive edge clock.
Creating register for signal `\reversed.$bitselwrite$mask$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:11$1' using process `\reversed.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:10$4'.
  created $dff cell `$procdff$23' with positive edge clock.
Creating register for signal `\reversed.$bitselwrite$data$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:11$2' using process `\reversed.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:10$4'.
  created $dff cell `$procdff$24' with positive edge clock.
Creating register for signal `\reversed.$lookahead\dout$3' using process `\reversed.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:10$4'.
  created $dff cell `$procdff$25' with positive edge clock.

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `reversed.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/various/dynamic_part_select/reversed.v:10$4'.
Cleaned up 0 empty switches.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversed.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversed.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversed'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversed..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversed.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversed'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 1 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 2 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 3 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 4 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 5 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 6 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 7 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 8 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 9 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 10 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 11 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 12 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 13 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 14 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 15 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 16 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 17 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 18 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 19 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 20 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 21 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 22 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 23 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 24 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 25 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 26 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 27 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 28 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 29 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 30 on $procdff$25 ($dff) from module reversed.
Setting constant 1-bit at position 31 on $procdff$25 ($dff) from module reversed.

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversed..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversed.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reversed..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reversed.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reversed'.
Removed a total of 0 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reversed..

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module reversed.

5.16. Finished OPT passes. (There is nothing left to do.)

6. Printing statistics.

=== reversed ===

   Number of wires:                 15
   Number of wire bits:            378
   Number of public wires:           5
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            1
     $and                            2
     $dff                            1
     $mul                            1
     $not                            1
     $or                             1
     $shl                            2
     $sub                            2

End of script. Logfile hash: 81a53bf8d4, CPU: user 0.04s system 0.00s, MEM: 11.43 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 3x opt_merge (0 sec), 22% 4x opt_expr (0 sec), ...
