# This script segment is generated automatically by AutoPilot

set name Multirate_v4_mul_10s_16s_25_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set name Multirate_v4_mul_16s_13s_29_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set name Multirate_v4_mul_16s_14ns_30_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set name Multirate_v4_mul_16s_10s_26_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name FIR_delays_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_delays_read \
    op interface \
    ports { FIR_delays_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name FIR_delays_read_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_delays_read_25 \
    op interface \
    ports { FIR_delays_read_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name FIR_delays_read_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_delays_read_26 \
    op interface \
    ports { FIR_delays_read_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name FIR_delays_read_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_delays_read_27 \
    op interface \
    ports { FIR_delays_read_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name FIR_coe_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_coe_read \
    op interface \
    ports { FIR_coe_read { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name FIR_coe_read_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_coe_read_14 \
    op interface \
    ports { FIR_coe_read_14 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name FIR_coe_read_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_coe_read_15 \
    op interface \
    ports { FIR_coe_read_15 { I 14 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name FIR_coe_read_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_coe_read_16 \
    op interface \
    ports { FIR_coe_read_16 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name FIR_coe_read_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_FIR_coe_read_17 \
    op interface \
    ports { FIR_coe_read_17 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name x_n \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_n \
    op interface \
    ports { x_n { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


