{
  "$schema": "https://raw.githubusercontent.com/jsonresume/resume-schema/v1.0.0/schema.json",
  "basics": {
    "name": "Vijay Rajan Machingauth",
    "label": "Engineering Manager Technical",
    "email": "vijay.rajan@gmail.com",
	"image": "./vijay.png",
	"url": "https://mvjay.github.io",
    "phone": "(408)-797-4215",
    "summary": "Building & leading high-velocity teams focused on delivering complex products, experience managing cross-geo teams, server SoC power management, firmware validation, arch/micro arch debug in pre/post-si env, ARM and X86 architectures, CAD tools development for microprocessors/graphics, C, C++, python, perl & ruby, emulation bring up/debug/collateral development",
    "location": {
      "address": "338 W Rincon Ave",
      "postalCode": "CA 95008",
      "city": "Campbell",
      "countryCode": "US",
      "region": "California"
    },
    "profiles": [
      {
        "network": "Linkedin",
        "url": "https://linkedin.com/in/vijay-rajan-machingauth-728721"
      },
	  {
        "network": "github",
        "url": "https://mvjay.github.io/resume/"
      }
    ]
  },
  "work": [
    {
      "company": "Intel Corporation",
      "endDate": "",
      "highlights": [],
      "position": "Senior Engineering Manager Technical, IPG, Intel Corporation",
      "startDate": "2015-11-01",
      "summary": "Lead the server power management firmware validation and the Intel server manageability IP development teams - reponsible for delivery of zero-defect power management FW for all Intel server products & Intel server manageability IP. Also lead the power-management IP emulation strategy",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Samsung India Software Operations, Bangalore",
      "endDate": "2015-09-01",
      "highlights": [],
      "position": "Senior Chief Engineer, Validation Architect",
      "startDate": "2014-07-01",
      "summary": "Senior Chief Engineer and Validation Architect responsible for validation strategy for Exynos mobile SoCs. simulation, emulation, multi-IP validation & multi-processor validation strategies",
      "website": "https://www.linkedin.com/company/samsung-india-software-operations-bangalore/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "endDate": "2014-06-01",
      "highlights": [],
      "position": "Technical Lead, Post-Silicon Validation",
      "startDate": "2012-05-01",
      "summary": "Lead a team focused on Xeon power management post-silicon validation. Driving test content development, execution and debug. Responsibilities include content and execution planning, failure debug for internal and externally reported issues.",
		"highlights": [
        "Lead power management post-si validation of Jaketown, Ivytown and Broadwell Server"
      ],
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "endDate": "2014-06-01",
      "highlights": [],
      "position": "Technical Lead, Post-Silicon Debug and Debug tools",
      "startDate": "2010-07-01",
      "summary": "Lead a team developing post-silicon debug tools. These tools are used for the post-si system debug of Intel multi-core Xeon Microprocessors. validation of power management features and manual debug of failures.",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "endDate": "2010-07-01",
      "highlights": [],
      "position": "Technical Lead, SV tools",
      "startDate": "2008-07-01",
      "summary": "Lead a team to develop post-si tools that increased debug productivity and improved TTM.",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    },
    {
      "company": "Intel Technology India Pvt Ltd",
      "endDate": "2008-11-01",
      "highlights": [],
      "position": "Senior CAD Engineer",
      "startDate": "2003-10-01",
      "summary": "Validation tools - architectural/micro-architectural pre-silicon validation tools, developing simulation/emulation solutions.",
      "website": "https://www.linkedin.com/company/intel-corporation/"
    }
  ],
  "education": [
    {
      "institution": "University of Minnesota",
      "area": "Computer Engineering & Math Minor",
      "studyType": "MS",
      "startDate": "2001-09-01",
      "endDate": "2003-05-31",
      "score": "3.8", 
	  "courses": ["Computer Architecture", "Advanced Computer Architecture", "VLSI Design I & II", "Design Automation I", "Advanced Algorithms & Data Structures", "Computer Networks"]
    },
    {
      "institution": "Sri Venkateswara College of Engg, Chennai",
      "area": "Electrical and Electronics Engg",
      "studyType": "B.E.",
      "startDate": "1997-06-01",
      "endDate": "2001-05-31"
    }
  ],
  "awards": [
    {
      "title": "IAA at Intel",
      "date": "2005-05-31",
      "awarder": "Intel Corportation",
      "summary": "Intel Achievement Award (IAA) for RTL simulator development and deployment."
    }
  ],
  "languages": [
    {
      "language": "English, Tamil, Malayalam, Hindi"
    }
  ],
  "skills": [
    {
      "name": "Hardware Architecture & Design",
      "level": "Master",
      "keywords": ["Microprocessors", "Debug", "Firmware Design & Validation", "CAD Automation", "RTL Design & Validation", "Architecture", "SystemVerilog", "Post-Si Validation", "SoC Power Management", "Emulation", "Simulation"]
    },
    {
      "name": "Software/Programming Languages",
      "level": "Master",
      "keywords": ["C", "C++", "Python", "Perl", "Ruby", "X86/IA32", "General Assembly Language Programming", "Debug"]
    },
    {
      "name": "Leadership",
      "level": "Master",
      "keywords": ["Mentoring", "Building & Leading High-Velocity Teams", "Project Management"]
    }
  ],
  "meta": {
    "canonical": "https://raw.githubusercontent.com/jsonresume/resume-schema/master/resume.json",
    "version": "v1.0.0",
    "lastModified": "2017-12-24T15:53:00"
  }
}
