#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18b69a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18ae020 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x18750e0 .functor NOT 1, L_0x18f0b10, C4<0>, C4<0>, C4<0>;
L_0x18f0990 .functor XOR 8, L_0x18f0410, L_0x18f0860, C4<00000000>, C4<00000000>;
L_0x18f0aa0 .functor XOR 8, L_0x18f0990, L_0x18f0a00, C4<00000000>, C4<00000000>;
v0x18ea8c0_0 .net "B3_next_dut", 0 0, L_0x18edaf0;  1 drivers
v0x18ea980_0 .net "B3_next_ref", 0 0, L_0x18ebf50;  1 drivers
v0x18eaa20_0 .net "Count_next_dut", 0 0, L_0x18ef1c0;  1 drivers
v0x18eaac0_0 .net "Count_next_ref", 0 0, L_0x18ed180;  1 drivers
v0x18eab60_0 .net "S1_next_dut", 0 0, L_0x18eedf0;  1 drivers
v0x18eac50_0 .net "S1_next_ref", 0 0, L_0x18ecd00;  1 drivers
v0x18ead20_0 .net "S_next_dut", 0 0, L_0x18ee9c0;  1 drivers
v0x18eadf0_0 .net "S_next_ref", 0 0, L_0x18ecab0;  1 drivers
v0x18eaec0_0 .net "Wait_next_dut", 0 0, L_0x18eebc0;  1 drivers
v0x18eaf90_0 .net "Wait_next_ref", 0 0, L_0x18ed710;  1 drivers
v0x18eb060_0 .net *"_ivl_10", 7 0, L_0x18f0a00;  1 drivers
v0x18eb100_0 .net *"_ivl_12", 7 0, L_0x18f0aa0;  1 drivers
v0x18eb1a0_0 .net *"_ivl_2", 7 0, L_0x18f0320;  1 drivers
v0x18eb240_0 .net *"_ivl_4", 7 0, L_0x18f0410;  1 drivers
v0x18eb2e0_0 .net *"_ivl_6", 7 0, L_0x18f0860;  1 drivers
v0x18eb380_0 .net *"_ivl_8", 7 0, L_0x18f0990;  1 drivers
v0x18eb440_0 .net "ack", 0 0, v0x18e78a0_0;  1 drivers
v0x18eb4e0_0 .var "clk", 0 0;
v0x18eb5b0_0 .net "counting_dut", 0 0, L_0x18eff40;  1 drivers
v0x18eb680_0 .net "counting_ref", 0 0, L_0x18eda00;  1 drivers
v0x18eb750_0 .net "d", 0 0, v0x18e7a00_0;  1 drivers
v0x18eb7f0_0 .net "done_counting", 0 0, v0x18e7aa0_0;  1 drivers
v0x18eb890_0 .net "done_dut", 0 0, L_0x18ef630;  1 drivers
v0x18eb960_0 .net "done_ref", 0 0, L_0x18ed910;  1 drivers
v0x18eba30_0 .net "shift_ena_dut", 0 0, L_0x18f0260;  1 drivers
v0x18ebb00_0 .net "shift_ena_ref", 0 0, L_0x18ede10;  1 drivers
v0x18ebbd0_0 .net "state", 9 0, v0x18e7d00_0;  1 drivers
v0x18ebc70_0 .var/2u "stats1", 607 0;
v0x18ebd10_0 .var/2u "strobe", 0 0;
v0x18ebdb0_0 .net "tb_match", 0 0, L_0x18f0b10;  1 drivers
v0x18ebe80_0 .net "tb_mismatch", 0 0, L_0x18750e0;  1 drivers
LS_0x18f0320_0_0 .concat [ 1 1 1 1], L_0x18ede10, L_0x18eda00, L_0x18ed910, L_0x18ed710;
LS_0x18f0320_0_4 .concat [ 1 1 1 1], L_0x18ed180, L_0x18ecd00, L_0x18ecab0, L_0x18ebf50;
L_0x18f0320 .concat [ 4 4 0 0], LS_0x18f0320_0_0, LS_0x18f0320_0_4;
LS_0x18f0410_0_0 .concat [ 1 1 1 1], L_0x18ede10, L_0x18eda00, L_0x18ed910, L_0x18ed710;
LS_0x18f0410_0_4 .concat [ 1 1 1 1], L_0x18ed180, L_0x18ecd00, L_0x18ecab0, L_0x18ebf50;
L_0x18f0410 .concat [ 4 4 0 0], LS_0x18f0410_0_0, LS_0x18f0410_0_4;
LS_0x18f0860_0_0 .concat [ 1 1 1 1], L_0x18f0260, L_0x18eff40, L_0x18ef630, L_0x18eebc0;
LS_0x18f0860_0_4 .concat [ 1 1 1 1], L_0x18ef1c0, L_0x18eedf0, L_0x18ee9c0, L_0x18edaf0;
L_0x18f0860 .concat [ 4 4 0 0], LS_0x18f0860_0_0, LS_0x18f0860_0_4;
LS_0x18f0a00_0_0 .concat [ 1 1 1 1], L_0x18ede10, L_0x18eda00, L_0x18ed910, L_0x18ed710;
LS_0x18f0a00_0_4 .concat [ 1 1 1 1], L_0x18ed180, L_0x18ecd00, L_0x18ecab0, L_0x18ebf50;
L_0x18f0a00 .concat [ 4 4 0 0], LS_0x18f0a00_0_0, LS_0x18f0a00_0_4;
L_0x18f0b10 .cmp/eeq 8, L_0x18f0320, L_0x18f0aa0;
S_0x18aa670 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x18ae020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1886c10 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1886c50 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1886c90 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1886cd0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1886d10 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1886d50 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1886d90 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1886dd0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1886e10 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1886e50 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x188dbc0 .functor NOT 1, v0x18e7a00_0, C4<0>, C4<0>, C4<0>;
L_0x1883240 .functor AND 1, L_0x18ec040, L_0x188dbc0, C4<1>, C4<1>;
L_0x18b7f80 .functor NOT 1, v0x18e7a00_0, C4<0>, C4<0>, C4<0>;
L_0x18b7ff0 .functor AND 1, L_0x18ec1a0, L_0x18b7f80, C4<1>, C4<1>;
L_0x18ec340 .functor OR 1, L_0x1883240, L_0x18b7ff0, C4<0>, C4<0>;
L_0x18ec520 .functor NOT 1, v0x18e7a00_0, C4<0>, C4<0>, C4<0>;
L_0x18ec5d0 .functor AND 1, L_0x18ec450, L_0x18ec520, C4<1>, C4<1>;
L_0x18ec6e0 .functor OR 1, L_0x18ec340, L_0x18ec5d0, C4<0>, C4<0>;
L_0x18ec9f0 .functor AND 1, L_0x18ec840, v0x18e78a0_0, C4<1>, C4<1>;
L_0x18ecab0 .functor OR 1, L_0x18ec6e0, L_0x18ec9f0, C4<0>, C4<0>;
L_0x18ecd00 .functor AND 1, L_0x18ecc20, v0x18e7a00_0, C4<1>, C4<1>;
L_0x18ecf50 .functor NOT 1, v0x18e7aa0_0, C4<0>, C4<0>, C4<0>;
L_0x18ed0c0 .functor AND 1, L_0x18ece60, L_0x18ecf50, C4<1>, C4<1>;
L_0x18ed180 .functor OR 1, L_0x18ecdc0, L_0x18ed0c0, C4<0>, C4<0>;
L_0x18ed050 .functor AND 1, L_0x18ed360, v0x18e7aa0_0, C4<1>, C4<1>;
L_0x18ed550 .functor NOT 1, v0x18e78a0_0, C4<0>, C4<0>, C4<0>;
L_0x18ed650 .functor AND 1, L_0x18ed450, L_0x18ed550, C4<1>, C4<1>;
L_0x18ed710 .functor OR 1, L_0x18ed050, L_0x18ed650, C4<0>, C4<0>;
v0x18b80f0_0 .net "B3_next", 0 0, L_0x18ebf50;  alias, 1 drivers
v0x18739a0_0 .net "Count_next", 0 0, L_0x18ed180;  alias, 1 drivers
v0x1873aa0_0 .net "S1_next", 0 0, L_0x18ecd00;  alias, 1 drivers
v0x1875230_0 .net "S_next", 0 0, L_0x18ecab0;  alias, 1 drivers
v0x18752d0_0 .net "Wait_next", 0 0, L_0x18ed710;  alias, 1 drivers
v0x18755c0_0 .net *"_ivl_10", 0 0, L_0x18b7f80;  1 drivers
v0x18b8190_0 .net *"_ivl_12", 0 0, L_0x18b7ff0;  1 drivers
v0x18e5a80_0 .net *"_ivl_14", 0 0, L_0x18ec340;  1 drivers
v0x18e5b60_0 .net *"_ivl_17", 0 0, L_0x18ec450;  1 drivers
v0x18e5c40_0 .net *"_ivl_18", 0 0, L_0x18ec520;  1 drivers
v0x18e5d20_0 .net *"_ivl_20", 0 0, L_0x18ec5d0;  1 drivers
v0x18e5e00_0 .net *"_ivl_22", 0 0, L_0x18ec6e0;  1 drivers
v0x18e5ee0_0 .net *"_ivl_25", 0 0, L_0x18ec840;  1 drivers
v0x18e5fc0_0 .net *"_ivl_26", 0 0, L_0x18ec9f0;  1 drivers
v0x18e60a0_0 .net *"_ivl_3", 0 0, L_0x18ec040;  1 drivers
v0x18e6180_0 .net *"_ivl_31", 0 0, L_0x18ecc20;  1 drivers
v0x18e6260_0 .net *"_ivl_35", 0 0, L_0x18ecdc0;  1 drivers
v0x18e6340_0 .net *"_ivl_37", 0 0, L_0x18ece60;  1 drivers
v0x18e6420_0 .net *"_ivl_38", 0 0, L_0x18ecf50;  1 drivers
v0x18e6500_0 .net *"_ivl_4", 0 0, L_0x188dbc0;  1 drivers
v0x18e65e0_0 .net *"_ivl_40", 0 0, L_0x18ed0c0;  1 drivers
v0x18e66c0_0 .net *"_ivl_45", 0 0, L_0x18ed360;  1 drivers
v0x18e67a0_0 .net *"_ivl_46", 0 0, L_0x18ed050;  1 drivers
v0x18e6880_0 .net *"_ivl_49", 0 0, L_0x18ed450;  1 drivers
v0x18e6960_0 .net *"_ivl_50", 0 0, L_0x18ed550;  1 drivers
v0x18e6a40_0 .net *"_ivl_52", 0 0, L_0x18ed650;  1 drivers
v0x18e6b20_0 .net *"_ivl_6", 0 0, L_0x1883240;  1 drivers
v0x18e6c00_0 .net *"_ivl_61", 3 0, L_0x18edb60;  1 drivers
v0x18e6ce0_0 .net *"_ivl_9", 0 0, L_0x18ec1a0;  1 drivers
v0x18e6dc0_0 .net "ack", 0 0, v0x18e78a0_0;  alias, 1 drivers
v0x18e6e80_0 .net "counting", 0 0, L_0x18eda00;  alias, 1 drivers
v0x18e6f40_0 .net "d", 0 0, v0x18e7a00_0;  alias, 1 drivers
v0x18e7000_0 .net "done", 0 0, L_0x18ed910;  alias, 1 drivers
v0x18e72d0_0 .net "done_counting", 0 0, v0x18e7aa0_0;  alias, 1 drivers
v0x18e7390_0 .net "shift_ena", 0 0, L_0x18ede10;  alias, 1 drivers
v0x18e7450_0 .net "state", 9 0, v0x18e7d00_0;  alias, 1 drivers
L_0x18ebf50 .part v0x18e7d00_0, 6, 1;
L_0x18ec040 .part v0x18e7d00_0, 0, 1;
L_0x18ec1a0 .part v0x18e7d00_0, 1, 1;
L_0x18ec450 .part v0x18e7d00_0, 3, 1;
L_0x18ec840 .part v0x18e7d00_0, 9, 1;
L_0x18ecc20 .part v0x18e7d00_0, 0, 1;
L_0x18ecdc0 .part v0x18e7d00_0, 7, 1;
L_0x18ece60 .part v0x18e7d00_0, 8, 1;
L_0x18ed360 .part v0x18e7d00_0, 8, 1;
L_0x18ed450 .part v0x18e7d00_0, 9, 1;
L_0x18ed910 .part v0x18e7d00_0, 9, 1;
L_0x18eda00 .part v0x18e7d00_0, 8, 1;
L_0x18edb60 .part v0x18e7d00_0, 4, 4;
L_0x18ede10 .reduce/or L_0x18edb60;
S_0x18e76b0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x18ae020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x18e78a0_0 .var "ack", 0 0;
v0x18e7960_0 .net "clk", 0 0, v0x18eb4e0_0;  1 drivers
v0x18e7a00_0 .var "d", 0 0;
v0x18e7aa0_0 .var "done_counting", 0 0;
v0x18e7b70_0 .var/2u "fail_onehot", 0 0;
v0x18e7c60_0 .var/2u "failed", 0 0;
v0x18e7d00_0 .var "state", 9 0;
v0x18e7da0_0 .net "tb_match", 0 0, L_0x18f0b10;  alias, 1 drivers
E_0x1883200 .event posedge, v0x18e7960_0;
E_0x1881ec0/0 .event negedge, v0x18e7960_0;
E_0x1881ec0/1 .event posedge, v0x18e7960_0;
E_0x1881ec0 .event/or E_0x1881ec0/0, E_0x1881ec0/1;
S_0x18e7f00 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x18ae020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x18edaf0 .functor BUFZ 1, L_0x18ee3d0, C4<0>, C4<0>, C4<0>;
L_0x18ee7f0 .functor AND 1, L_0x18edfd0, L_0x18ee750, C4<1>, C4<1>;
L_0x18ee900 .functor AND 1, L_0x18ee070, v0x18e7a00_0, C4<1>, C4<1>;
L_0x18ee9c0 .functor OR 1, L_0x18ee7f0, L_0x18ee900, C4<0>, C4<0>;
L_0x18eec30 .functor AND 1, L_0x18edfd0, L_0x18eeb20, C4<1>, C4<1>;
L_0x18eecf0 .functor AND 1, L_0x18ee110, v0x18e7a00_0, C4<1>, C4<1>;
L_0x18eedf0 .functor OR 1, L_0x18eec30, L_0x18eecf0, C4<0>, C4<0>;
L_0x18eeff0 .functor AND 1, L_0x18ee560, L_0x18eef50, C4<1>, C4<1>;
L_0x18ef150 .functor AND 1, L_0x18ee560, v0x18e7aa0_0, C4<1>, C4<1>;
L_0x18ef1c0 .functor OR 1, L_0x18eeff0, L_0x18ef150, C4<0>, C4<0>;
L_0x18eebc0 .functor AND 1, L_0x18ee600, L_0x18ef380, C4<1>, C4<1>;
L_0x18ef630 .functor AND 1, L_0x18ee600, L_0x18ef590, C4<1>, C4<1>;
L_0x18ef9d0 .functor AND 1, L_0x18ef760, L_0x18ef8e0, C4<1>, C4<1>;
L_0x18efc20 .functor AND 1, L_0x18ef9d0, L_0x18efae0, C4<1>, C4<1>;
L_0x18ef6f0 .functor AND 1, L_0x18efc20, L_0x18efdb0, C4<1>, C4<1>;
L_0x18eff40 .functor OR 1, L_0x18ee560, L_0x18ef6f0, C4<0>, C4<0>;
L_0x18f0090 .functor OR 1, L_0x18ee250, L_0x18ee2f0, C4<0>, C4<0>;
L_0x18f0100 .functor OR 1, L_0x18f0090, L_0x18ee3d0, C4<0>, C4<0>;
L_0x18f0260 .functor OR 1, L_0x18f0100, L_0x18ee470, C4<0>, C4<0>;
v0x18e82a0_0 .net "B0", 0 0, L_0x18ee250;  1 drivers
v0x18e8360_0 .net "B1", 0 0, L_0x18ee2f0;  1 drivers
v0x18e8420_0 .net "B2", 0 0, L_0x18ee3d0;  1 drivers
v0x18e84f0_0 .net "B3", 0 0, L_0x18ee470;  1 drivers
v0x18e85b0_0 .net "B3_next", 0 0, L_0x18edaf0;  alias, 1 drivers
v0x18e86c0_0 .net "Count", 0 0, L_0x18ee560;  1 drivers
v0x18e8780_0 .net "Count_next", 0 0, L_0x18ef1c0;  alias, 1 drivers
v0x18e8840_0 .net "S", 0 0, L_0x18edfd0;  1 drivers
v0x18e8900_0 .net "S1", 0 0, L_0x18ee070;  1 drivers
v0x18e89c0_0 .net "S11", 0 0, L_0x18ee110;  1 drivers
v0x18e8a80_0 .net "S110", 0 0, L_0x18ee1b0;  1 drivers
v0x18e8b40_0 .net "S1_next", 0 0, L_0x18eedf0;  alias, 1 drivers
v0x18e8c00_0 .net "S_next", 0 0, L_0x18ee9c0;  alias, 1 drivers
v0x18e8cc0_0 .net "Wait", 0 0, L_0x18ee600;  1 drivers
v0x18e8d80_0 .net "Wait_next", 0 0, L_0x18eebc0;  alias, 1 drivers
v0x18e8e40_0 .net *"_ivl_23", 0 0, L_0x18ee750;  1 drivers
v0x18e8f00_0 .net *"_ivl_25", 0 0, L_0x18ee7f0;  1 drivers
v0x18e8fc0_0 .net *"_ivl_27", 0 0, L_0x18ee900;  1 drivers
v0x18e9080_0 .net *"_ivl_31", 0 0, L_0x18eeb20;  1 drivers
v0x18e9140_0 .net *"_ivl_33", 0 0, L_0x18eec30;  1 drivers
v0x18e9200_0 .net *"_ivl_35", 0 0, L_0x18eecf0;  1 drivers
v0x18e92c0_0 .net *"_ivl_39", 0 0, L_0x18eef50;  1 drivers
v0x18e9380_0 .net *"_ivl_41", 0 0, L_0x18eeff0;  1 drivers
v0x18e9440_0 .net *"_ivl_43", 0 0, L_0x18ef150;  1 drivers
v0x18e9500_0 .net *"_ivl_47", 0 0, L_0x18ef380;  1 drivers
v0x18e95c0_0 .net *"_ivl_51", 0 0, L_0x18ef590;  1 drivers
v0x18e9680_0 .net *"_ivl_55", 0 0, L_0x18ef760;  1 drivers
v0x18e9740_0 .net *"_ivl_57", 0 0, L_0x18ef8e0;  1 drivers
v0x18e9800_0 .net *"_ivl_59", 0 0, L_0x18ef9d0;  1 drivers
v0x18e98c0_0 .net *"_ivl_61", 0 0, L_0x18efae0;  1 drivers
v0x18e9980_0 .net *"_ivl_63", 0 0, L_0x18efc20;  1 drivers
v0x18e9a40_0 .net *"_ivl_65", 0 0, L_0x18efdb0;  1 drivers
v0x18e9b00_0 .net *"_ivl_67", 0 0, L_0x18ef6f0;  1 drivers
v0x18e9dd0_0 .net *"_ivl_71", 0 0, L_0x18f0090;  1 drivers
v0x18e9e90_0 .net *"_ivl_73", 0 0, L_0x18f0100;  1 drivers
v0x18e9f50_0 .net "ack", 0 0, v0x18e78a0_0;  alias, 1 drivers
v0x18e9ff0_0 .net "counting", 0 0, L_0x18eff40;  alias, 1 drivers
v0x18ea0b0_0 .net "d", 0 0, v0x18e7a00_0;  alias, 1 drivers
v0x18ea1a0_0 .net "done", 0 0, L_0x18ef630;  alias, 1 drivers
v0x18ea260_0 .net "done_counting", 0 0, v0x18e7aa0_0;  alias, 1 drivers
v0x18ea350_0 .net "shift_ena", 0 0, L_0x18f0260;  alias, 1 drivers
v0x18ea410_0 .net "state", 9 0, v0x18e7d00_0;  alias, 1 drivers
L_0x18edfd0 .part v0x18e7d00_0, 0, 1;
L_0x18ee070 .part v0x18e7d00_0, 1, 1;
L_0x18ee110 .part v0x18e7d00_0, 2, 1;
L_0x18ee1b0 .part v0x18e7d00_0, 3, 1;
L_0x18ee250 .part v0x18e7d00_0, 4, 1;
L_0x18ee2f0 .part v0x18e7d00_0, 5, 1;
L_0x18ee3d0 .part v0x18e7d00_0, 6, 1;
L_0x18ee470 .part v0x18e7d00_0, 7, 1;
L_0x18ee560 .part v0x18e7d00_0, 8, 1;
L_0x18ee600 .part v0x18e7d00_0, 9, 1;
L_0x18ee750 .reduce/nor v0x18e7a00_0;
L_0x18eeb20 .reduce/nor v0x18e7a00_0;
L_0x18eef50 .reduce/nor v0x18e7aa0_0;
L_0x18ef380 .reduce/nor L_0x18ef630;
L_0x18ef590 .reduce/nor v0x18e78a0_0;
L_0x18ef760 .reduce/nor L_0x18ee250;
L_0x18ef8e0 .reduce/nor L_0x18ee2f0;
L_0x18efae0 .reduce/nor L_0x18ee3d0;
L_0x18efdb0 .reduce/nor L_0x18ee470;
S_0x18ea6a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x18ae020;
 .timescale -12 -12;
E_0x1881850 .event anyedge, v0x18ebd10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18ebd10_0;
    %nor/r;
    %assign/vec4 v0x18ebd10_0, 0;
    %wait E_0x1881850;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18e76b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e7c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18e7b70_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x18e76b0;
T_2 ;
    %wait E_0x1881ec0;
    %load/vec4 v0x18e7da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18e7c60_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18e76b0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18e78a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18e7aa0_0, 0;
    %assign/vec4 v0x18e7a00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18e7d00_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1881ec0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18e78a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18e7aa0_0, 0, 1;
    %store/vec4 v0x18e7a00_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18e7d00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1883200;
    %load/vec4 v0x18e7c60_0;
    %assign/vec4 v0x18e7b70_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1881ec0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18e78a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18e7aa0_0, 0, 1;
    %store/vec4 v0x18e7a00_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18e7d00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1883200;
    %load/vec4 v0x18e7b70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x18e7c60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18ae020;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18eb4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ebd10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18ae020;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18eb4e0_0;
    %inv;
    %store/vec4 v0x18eb4e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18ae020;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18e7960_0, v0x18ebe80_0, v0x18eb750_0, v0x18eb7f0_0, v0x18eb440_0, v0x18ebbd0_0, v0x18ea980_0, v0x18ea8c0_0, v0x18eadf0_0, v0x18ead20_0, v0x18eac50_0, v0x18eab60_0, v0x18eaac0_0, v0x18eaa20_0, v0x18eaf90_0, v0x18eaec0_0, v0x18eb960_0, v0x18eb890_0, v0x18eb680_0, v0x18eb5b0_0, v0x18ebb00_0, v0x18eba30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18ae020;
T_7 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18ae020;
T_8 ;
    %wait E_0x1881ec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18ebc70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
    %load/vec4 v0x18ebdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18ebc70_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18ea980_0;
    %load/vec4 v0x18ea980_0;
    %load/vec4 v0x18ea8c0_0;
    %xor;
    %load/vec4 v0x18ea980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18eadf0_0;
    %load/vec4 v0x18eadf0_0;
    %load/vec4 v0x18ead20_0;
    %xor;
    %load/vec4 v0x18eadf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18eac50_0;
    %load/vec4 v0x18eac50_0;
    %load/vec4 v0x18eab60_0;
    %xor;
    %load/vec4 v0x18eac50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x18eaac0_0;
    %load/vec4 v0x18eaac0_0;
    %load/vec4 v0x18eaa20_0;
    %xor;
    %load/vec4 v0x18eaac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x18eaf90_0;
    %load/vec4 v0x18eaf90_0;
    %load/vec4 v0x18eaec0_0;
    %xor;
    %load/vec4 v0x18eaf90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x18eb960_0;
    %load/vec4 v0x18eb960_0;
    %load/vec4 v0x18eb890_0;
    %xor;
    %load/vec4 v0x18eb960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x18eb680_0;
    %load/vec4 v0x18eb680_0;
    %load/vec4 v0x18eb5b0_0;
    %xor;
    %load/vec4 v0x18eb680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x18ebb00_0;
    %load/vec4 v0x18ebb00_0;
    %load/vec4 v0x18eba30_0;
    %xor;
    %load/vec4 v0x18ebb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x18ebc70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18ebc70_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/review2015_fsmonehot/iter1/response2/top_module.sv";
