$comment
	File created using the following command:
		vcd file adc.msim.vcd -direction
$end
$date
	Tue Dec 06 14:00:09 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Block1_vlg_vec_tst $end
$var reg 1 ! areset $end
$var reg 1 " inclk0 $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$var wire 1 % c0 $end
$var wire 1 & locked $end
$var wire 1 ' r $end
$var wire 1 ( s1 $end
$var wire 1 ) s2 $end
$var wire 1 * s3 $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 b2v_inst|fstate.state2~q $end
$var wire 1 3 b2v_inst|reg_fstate.state2~0_combout $end
$var wire 1 4 b2v_inst|reg_fstate.state2~1_combout $end
$var wire 1 5 b2v_inst|reg_fstate.state7~0_combout $end
$var wire 1 6 b2v_inst|fstate.state14~q $end
$var wire 1 7 b2v_inst|reg_fstate.state1~0_combout $end
$var wire 1 8 b2v_inst|fstate.state3~q $end
$var wire 1 9 b2v_inst|reg_fstate.state14~0_combout $end
$var wire 1 : b2v_inst|reg_fstate.state3~1_combout $end
$var wire 1 ; b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk $end
$var wire 1 < reset~input_o $end
$var wire 1 = x~input_o $end
$var wire 1 > b2v_inst|reg_fstate.state6~0_combout $end
$var wire 1 ? b2v_inst|reg_fstate.state4~0_combout $end
$var wire 1 @ b2v_inst|fstate.state4~q $end
$var wire 1 A b2v_inst|reg_fstate.state8~0_combout $end
$var wire 1 B b2v_inst|fstate.state8~q $end
$var wire 1 C b2v_inst4|altpll_component|auto_generated|pll_lock_sync~feeder_combout $end
$var wire 1 D areset~input_o $end
$var wire 1 E areset~inputclkctrl_outclk $end
$var wire 1 F b2v_inst4|altpll_component|auto_generated|pll_lock_sync~q $end
$var wire 1 G b2v_inst|reg_fstate.state3~0_combout $end
$var wire 1 H b2v_inst|reg_fstate.state9~0_combout $end
$var wire 1 I b2v_inst|fstate.state9~q $end
$var wire 1 J b2v_inst|s1~0_combout $end
$var wire 1 K b2v_inst|s1~1_combout $end
$var wire 1 L b2v_inst|reg_fstate.state6~1_combout $end
$var wire 1 M b2v_inst|fstate.state6~q $end
$var wire 1 N b2v_inst|reg_fstate.state13~0_combout $end
$var wire 1 O b2v_inst|fstate.state13~q $end
$var wire 1 P inclk0~input_o $end
$var wire 1 Q b2v_inst4|altpll_component|auto_generated|wire_pll1_fbout $end
$var wire 1 R b2v_inst4|altpll_component|auto_generated|wire_pll1_locked $end
$var wire 1 S b2v_inst4|altpll_component|auto_generated|locked~combout $end
$var wire 1 T b2v_inst|reg_fstate.state1~1_combout $end
$var wire 1 U b2v_inst|fstate.state1~q $end
$var wire 1 V b2v_inst|s2~0_combout $end
$var wire 1 W b2v_inst|reg_fstate.state12~0_combout $end
$var wire 1 X b2v_inst|fstate.state12~q $end
$var wire 1 Y b2v_inst|s2~1_combout $end
$var wire 1 Z b2v_inst|s2~2_combout $end
$var wire 1 [ b2v_inst|reg_fstate.state7~1_combout $end
$var wire 1 \ b2v_inst|fstate.state7~q $end
$var wire 1 ] b2v_inst|reg_fstate.state15~0_combout $end
$var wire 1 ^ b2v_inst|fstate.state15~q $end
$var wire 1 _ b2v_inst|s3~0_combout $end
$var wire 1 ` b2v_inst|s3~1_combout $end
$var wire 1 a b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_c0_outclk $end
$var wire 1 b b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [4] $end
$var wire 1 c b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [3] $end
$var wire 1 d b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [2] $end
$var wire 1 e b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [1] $end
$var wire 1 f b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [0] $end
$var wire 1 g b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [4] $end
$var wire 1 h b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [3] $end
$var wire 1 i b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [2] $end
$var wire 1 j b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [1] $end
$var wire 1 k b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0&
1'
1(
0)
0*
x+
0,
1-
x.
1/
10
11
02
03
04
15
06
07
08
09
0:
x;
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
1J
1K
0L
0M
0N
0O
0P
xQ
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
xa
xf
xe
xd
xc
xb
xk
xj
xi
xh
xg
$end
#833
1Q
#10000
1"
0+
1P
#10833
0Q
#20000
0"
1+
0P
#20833
1Q
#30000
1"
0+
1P
#30833
0Q
#40000
0"
1+
0P
#40833
1Q
#50000
1"
0+
1P
#50833
0Q
#60000
0"
1+
0P
#60833
1Q
#70000
1"
0+
1P
#75416
0Q
#80000
0"
1+
0P
#90000
1"
0+
1P
1Q
1R
0g
0h
0i
0j
1k
0b
0c
0d
0e
1f
1;
1a
1%
1F
1G
1S
1T
1:
1&
0'
#100000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#110000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
1U
18
1V
0:
1[
1Y
1Z
1)
#120000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#130000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
1\
08
1]
0[
#140000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#150000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
1^
0\
17
1`
1*
#160000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#170000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#180000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#190000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#200000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#210000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#220000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#230000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#240000
1!
0"
1D
1+
1E
0P
0F
0k
0f
0;
0a
0Q
0G
0%
0S
0]
0T
0&
1'
#250000
1"
0+
1P
#260000
0"
1+
0P
#270000
1"
0+
1P
#280000
0"
1+
0P
#290000
1"
0+
1P
#300000
0"
1+
0P
#310000
0!
1"
0D
0+
0E
1P
0R
xg
xh
xi
xj
xk
xb
xc
xd
xe
xf
x;
xa
x%
#310833
1Q
#320000
0"
1+
0P
#320833
0Q
#330000
1"
0+
1P
#330833
1Q
#340000
0"
1+
0P
#340833
0Q
#350000
1"
0+
1P
#350833
1Q
#360000
0"
1+
0P
#360416
0Q
#370000
1"
0+
1P
1Q
1R
0g
0h
0i
0j
1k
0b
0c
0d
0e
1f
1;
1a
1%
1F
1G
1S
1]
1T
1&
0'
#380000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#390000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#400000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#410000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#420000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#430000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#440000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#450000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#460000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#470000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#480000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#490000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#500000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#510000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#520000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#530000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#540000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#550000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#560000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#570000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#580000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#590000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#600000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#610000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#620000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#630000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#640000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#650000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#660000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#670000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#680000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#690000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#700000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#710000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#720000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#730000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#740000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#750000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#760000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#770000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#780000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#790000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#800000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#810000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#820000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#830000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#840000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#850000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#860000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#870000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#880000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#890000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#900000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#910000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#920000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#930000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#940000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#950000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#960000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#970000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#980000
0"
1+
0P
0k
0f
0;
0a
0Q
0%
#990000
1"
0+
1P
1k
1f
1;
1a
1Q
1%
#1000000
