

================================================================
== Vivado HLS Report for 'offload_Loop_distributor_p0_1_proc'
================================================================
* Date:           Thu Mar  2 19:23:22 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10401|  10401|  10401|  10401|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- _distributor_p0_1   |  10400|  10400|       104|          -|          -|   100|    no    |
        | + _distributor_p0_0  |    101|    101|         3|          1|          1|   100|    yes   |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6_i_i)
3 --> 
	6  / (exitcond5_i_i)
	4  / (!exitcond5_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_p0_to_offload_s0_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 1.57ns
newFuncRoot:1  br label %0


 <State 2>: 3.34ns
ST_2: p_distributor_p0_1_0_i_i [1/1] 0.00ns
:0  %p_distributor_p0_1_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %p_distributor_p0_1, %1 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i14 [ 0, %newFuncRoot ], [ %next_mul, %1 ]

ST_2: next_mul [1/1] 1.96ns
:2  %next_mul = add i14 %phi_mul, 100

ST_2: exitcond6_i_i [1/1] 1.97ns
:3  %exitcond6_i_i = icmp eq i7 %p_distributor_p0_1_0_i_i, -28

ST_2: empty_9 [1/1] 0.00ns
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: p_distributor_p0_1 [1/1] 1.72ns
:5  %p_distributor_p0_1 = add i7 %p_distributor_p0_1_0_i_i, 1

ST_2: stg_15 [1/1] 0.00ns
:6  br i1 %exitcond6_i_i, label %.preheader.exitStub, label %3

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1806) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1806) nounwind

ST_2: stg_18 [1/1] 1.57ns
:2  br label %2

ST_2: stg_19 [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 3.34ns
ST_3: p_distributor_p0_0_0_i_i [1/1] 0.00ns
:0  %p_distributor_p0_0_0_i_i = phi i7 [ 0, %3 ], [ %p_distributor_p0_0, %4 ]

ST_3: p_distributor_p0_0_0_i_i_cast [1/1] 0.00ns
:1  %p_distributor_p0_0_0_i_i_cast = zext i7 %p_distributor_p0_0_0_i_i to i14

ST_3: exitcond5_i_i [1/1] 1.97ns
:2  %exitcond5_i_i = icmp eq i7 %p_distributor_p0_0_0_i_i, -28

ST_3: empty_11 [1/1] 0.00ns
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: p_distributor_p0_0 [1/1] 1.72ns
:4  %p_distributor_p0_0 = add i7 %p_distributor_p0_0_0_i_i, 1

ST_3: stg_25 [1/1] 0.00ns
:5  br i1 %exitcond5_i_i, label %1, label %4

ST_3: p_268 [1/1] 1.96ns
:3  %p_268 = add i14 %phi_mul, %p_distributor_p0_0_0_i_i_cast


 <State 4>: 2.71ns
ST_4: tmp_i [1/1] 0.00ns
:4  %tmp_i = zext i14 %p_268 to i64

ST_4: p_p0_addr [1/1] 0.00ns
:5  %p_p0_addr = getelementptr [10000 x i8]* %p_p0, i64 0, i64 %tmp_i

ST_4: p_269 [2/2] 2.71ns
:6  %p_269 = load i8* %p_p0_addr, align 1


 <State 5>: 3.71ns
ST_5: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1807) nounwind

ST_5: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1807) nounwind

ST_5: stg_32 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_5: p_269 [1/2] 2.71ns
:6  %p_269 = load i8* %p_p0_addr, align 1

ST_5: stg_34 [1/1] 1.00ns
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_p0_to_offload_s0_stream_V, i8 %p_269)

ST_5: empty_12 [1/1] 0.00ns
:8  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1807, i32 %tmp_4) nounwind

ST_5: stg_36 [1/1] 0.00ns
:9  br label %2


 <State 6>: 0.00ns
ST_6: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1806, i32 %tmp) nounwind

ST_6: stg_38 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_p0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_p0_to_offload_s0_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                         (specinterface    ) [ 0000000]
stg_8                         (br               ) [ 0111111]
p_distributor_p0_1_0_i_i      (phi              ) [ 0010000]
phi_mul                       (phi              ) [ 0011110]
next_mul                      (add              ) [ 0111111]
exitcond6_i_i                 (icmp             ) [ 0011111]
empty_9                       (speclooptripcount) [ 0000000]
p_distributor_p0_1            (add              ) [ 0111111]
stg_15                        (br               ) [ 0000000]
stg_16                        (specloopname     ) [ 0000000]
tmp                           (specregionbegin  ) [ 0001111]
stg_18                        (br               ) [ 0011111]
stg_19                        (ret              ) [ 0000000]
p_distributor_p0_0_0_i_i      (phi              ) [ 0001000]
p_distributor_p0_0_0_i_i_cast (zext             ) [ 0000000]
exitcond5_i_i                 (icmp             ) [ 0011111]
empty_11                      (speclooptripcount) [ 0000000]
p_distributor_p0_0            (add              ) [ 0011111]
stg_25                        (br               ) [ 0000000]
p_268                         (add              ) [ 0001100]
tmp_i                         (zext             ) [ 0000000]
p_p0_addr                     (getelementptr    ) [ 0001010]
stg_30                        (specloopname     ) [ 0000000]
tmp_4                         (specregionbegin  ) [ 0000000]
stg_32                        (specpipeline     ) [ 0000000]
p_269                         (load             ) [ 0000000]
stg_34                        (write            ) [ 0000000]
empty_12                      (specregionend    ) [ 0000000]
stg_36                        (br               ) [ 0011111]
empty_10                      (specregionend    ) [ 0000000]
stg_38                        (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_p0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_p0_to_offload_s0_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p0_to_offload_s0_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="stg_34_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_34/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="p_p0_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="14" slack="0"/>
<pin id="61" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_p0_addr/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_269/4 "/>
</bind>
</comp>

<comp id="70" class="1005" name="p_distributor_p0_1_0_i_i_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="1"/>
<pin id="72" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_distributor_p0_1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_distributor_p0_1_0_i_i_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_distributor_p0_1_0_i_i/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="phi_mul_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="1"/>
<pin id="83" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="phi_mul_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="p_distributor_p0_0_0_i_i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="1"/>
<pin id="95" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_distributor_p0_0_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_distributor_p0_0_0_i_i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_distributor_p0_0_0_i_i/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="next_mul_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="exitcond6_i_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_i_i/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_distributor_p0_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_distributor_p0_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_distributor_p0_0_0_i_i_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_distributor_p0_0_0_i_i_cast/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exitcond5_i_i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i_i/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_distributor_p0_0_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_distributor_p0_0/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_268_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="1"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_268/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="next_mul_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="0"/>
<pin id="150" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="153" class="1005" name="exitcond6_i_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6_i_i "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_distributor_p0_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="p_distributor_p0_1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="exitcond5_i_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i_i "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_distributor_p0_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="p_distributor_p0_0 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_268_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="1"/>
<pin id="173" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_268 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_p0_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="1"/>
<pin id="178" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_p0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="46" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="64" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="85" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="74" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="74" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="97" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="97" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="97" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="81" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="122" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="151"><net_src comp="104" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="156"><net_src comp="110" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="116" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="165"><net_src comp="126" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="132" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="174"><net_src comp="138" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="179"><net_src comp="57" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_p0_to_offload_s0_stream_V | {5 }
 - Input state : 
	Port: offload_Loop__distributor_p0_1_proc : p_p0 | {4 5 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond6_i_i : 1
		p_distributor_p0_1 : 1
		stg_15 : 2
	State 3
		p_distributor_p0_0_0_i_i_cast : 1
		exitcond5_i_i : 1
		p_distributor_p0_0 : 1
		stg_25 : 2
		p_268 : 2
	State 4
		p_p0_addr : 1
		p_269 : 2
	State 5
		stg_34 : 1
		empty_12 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|          |            next_mul_fu_104           |    0    |    14   |
|    add   |       p_distributor_p0_1_fu_116      |    0    |    7    |
|          |       p_distributor_p0_0_fu_132      |    0    |    7    |
|          |             p_268_fu_138             |    0    |    14   |
|----------|--------------------------------------|---------|---------|
|   icmp   |         exitcond6_i_i_fu_110         |    0    |    3    |
|          |         exitcond5_i_i_fu_126         |    0    |    3    |
|----------|--------------------------------------|---------|---------|
|   write  |          stg_34_write_fu_50          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   | p_distributor_p0_0_0_i_i_cast_fu_122 |    0    |    0    |
|          |             tmp_i_fu_144             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    48   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     exitcond5_i_i_reg_162     |    1   |
|     exitcond6_i_i_reg_153     |    1   |
|        next_mul_reg_148       |   14   |
|         p_268_reg_171         |   14   |
|p_distributor_p0_0_0_i_i_reg_93|    7   |
|   p_distributor_p0_0_reg_166  |    7   |
|p_distributor_p0_1_0_i_i_reg_70|    7   |
|   p_distributor_p0_1_reg_157  |    7   |
|       p_p0_addr_reg_176       |   14   |
|         phi_mul_reg_81        |   14   |
+-------------------------------+--------+
|             Total             |   86   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul_reg_81  |  p0  |   2  |  14  |   28   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.142  ||    28   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   28   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   86   |   76   |
+-----------+--------+--------+--------+
