<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCA 200-202] Port 'outputDist' has no reset." projectName="ROGSAnne_HLS" solutionName="solution_ROGSAnne" date="2019-12-28T12:54:01.739+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'busy', which may introduce RTL simulation mismatch as the second write (ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:13) overwrites the first one (ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:38) in behavioral simulation." projectName="ROGSAnne_HLS" solutionName="solution_ROGSAnne" date="2019-12-28T12:54:01.728+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:10:7) in function 'DistCalc::DistCalcThread' is an infinite loop." projectName="ROGSAnne_HLS" solutionName="solution_ROGSAnne" date="2019-12-28T12:54:01.719+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (ROGSAnne_SystemC/ROGSAnne_SystemC/DistCalc.cpp:24) in function 'DistCalc::DistCalcThread()': multiple loop unroll directives in one loop, use the first one and ignore the rest." projectName="ROGSAnne_HLS" solutionName="solution_ROGSAnne" date="2019-12-28T12:54:00.882+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
