
---------- Begin Simulation Statistics ----------
final_tick                               1380300360500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                   104328                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13851.68                       # Real time elapsed on the host
host_tick_rate                               99648616                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440910706                       # Number of instructions simulated
sim_ops                                    1445115709                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.380300                       # Number of seconds simulated
sim_ticks                                1380300360500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.138481                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              169831175                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           192686750                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15925046                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        262739689                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21699626                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22301280                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          601654                       # Number of indirect misses.
system.cpu0.branchPred.lookups              332635199                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148397                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050466                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9563521                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655221                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30799289                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160618                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57993600                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250519375                       # Number of instructions committed
system.cpu0.commit.committedOps            1251573121                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2001010851                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.625470                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1392462365     69.59%     69.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    363619517     18.17%     87.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84773021      4.24%     92.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82670629      4.13%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26583519      1.33%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9140571      0.46%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4769148      0.24%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6192792      0.31%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30799289      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2001010851                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112895                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209819386                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697517                       # Number of loads committed
system.cpu0.commit.membars                    2104065                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104071      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699531409     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833128      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747975     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256653     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251573121                       # Class of committed instruction
system.cpu0.commit.refs                     536004656                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250519375                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251573121                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.200091                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.200091                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            259546514                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6384426                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           168055042                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1329541387                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               819714694                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                923583693                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9569629                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13974239                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3544830                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  332635199                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                236144462                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1198983987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5896224                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1359262683                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               31862308                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120903                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         801044132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         191530801                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.494052                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2015959360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.675481                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913500                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1058159342     52.49%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               709643862     35.20%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127284505      6.31%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98294318      4.88%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                17129261      0.85%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2768633      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  574247      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     426      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104766      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2015959360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      735296641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9635759                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               320667129                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.469978                       # Inst execution rate
system.cpu0.iew.exec_refs                   560882762                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150667046                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              205989053                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            412840365                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1887520                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5238695                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152691156                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1309533588                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410215716                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4847266                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1293030452                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1055719                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4875608                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9569629                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7051893                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       154325                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21976591                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        79851                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4968                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4843147                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24142848                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5384017                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4968                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       399506                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9236253                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                591712332                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284836995                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839882                       # average fanout of values written-back
system.cpu0.iew.wb_producers                496968436                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.467000                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284901205                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1587089772                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823697738                       # number of integer regfile writes
system.cpu0.ipc                              0.454527                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.454527                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106099      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            719059136     55.40%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11841824      0.91%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100390      0.16%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413064943     31.83%     88.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149705275     11.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297877718                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1601657                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001234                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 331905     20.72%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1021634     63.79%     84.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               248110     15.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297373221                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4613442488                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284836944                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1367498690                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1303880087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297877718                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5653501                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57960464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           126141                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2492883                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24049509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2015959360                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.643802                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855334                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1107344612     54.93%     54.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          616748081     30.59%     85.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208067999     10.32%     95.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           73952934      3.67%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7776925      0.39%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             859219      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             853052      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             239574      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116964      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2015959360                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.471740                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14082063                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1685380                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           412840365                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152691156                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2061                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2751256001                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9344722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              221128498                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800544307                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7327019                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               831007781                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10239971                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15908                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1623974470                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1324190236                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          855050305                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                914752119                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              21234043                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9569629                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39332081                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                54505994                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1623974426                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        169252                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6210                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15195240                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6195                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3279752049                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2634097289                       # The number of ROB writes
system.cpu0.timesIdled                       25185368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2028                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.029301                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12561916                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14270153                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2077225                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19125029                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            667307                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         780109                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          112802                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22301863                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42168                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050221                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1503867                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229378                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2043144                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151382                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13678620                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67683311                       # Number of instructions committed
system.cpu1.commit.committedOps              68733733                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    302509836                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227212                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.943535                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    273710910     90.48%     90.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14516327      4.80%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5250446      1.74%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4052705      1.34%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1120864      0.37%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       501328      0.17%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       975633      0.32%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       338479      0.11%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2043144      0.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    302509836                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074968                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65718377                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752567                       # Number of loads committed
system.cpu1.commit.membars                    2100507                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100507      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43604745     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802788     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225549      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68733733                       # Class of committed instruction
system.cpu1.commit.refs                      23028349                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67683311                       # Number of Instructions Simulated
system.cpu1.committedOps                     68733733                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.525682                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.525682                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            240145316                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               602244                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11777841                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87979747                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17731197                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43438524                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1505304                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1467114                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2446488                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22301863                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15431654                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    285364084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               352322                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      95417878                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4157324                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072807                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17824072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13229223                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.311504                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         305266829                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.317475                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755919                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               243922332     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38762754     12.70%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13195709      4.32%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7213583      2.36%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1293215      0.42%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  330384      0.11%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  547993      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     849      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           305266829                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1046318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1568167                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18074069                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.250459                       # Inst execution rate
system.cpu1.iew.exec_refs                    25870085                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6632412                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203726852                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20604275                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1168089                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1648676                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7214995                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           82386713                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19237673                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1334207                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76718891                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1013069                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3957689                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1505304                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6125641                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66816                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          720951                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32423                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1953                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10836                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3851708                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       939213                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1953                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539588                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1028579                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43642841                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75637349                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825928                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36045847                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.246928                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75688402                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97629832                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50552752                       # number of integer regfile writes
system.cpu1.ipc                              0.220961                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.220961                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100725      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49672266     63.64%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20627405     26.43%     92.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5652545      7.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78053098                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1536859                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019690                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 327877     21.33%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                965086     62.80%     84.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               243892     15.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77489216                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         463046082                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75637337                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96041099                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  78845998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78053098                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3540715                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13652979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           136226                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        389333                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7153093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    305266829                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.255688                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727633                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          256946755     84.17%     84.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30998193     10.15%     94.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10533560      3.45%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3537732      1.16%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2018059      0.66%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             470278      0.15%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             492154      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             162745      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             107353      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      305266829                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.254815                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8259197                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1018599                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20604275                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7214995                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       306313147                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2454269992                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              216446226                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45691028                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6121232                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20017609                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2981262                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                27332                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            109469636                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              85875102                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57466900                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43019289                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15027340                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1505304                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24246937                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11775872                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       109469624                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31464                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               909                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13226293                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           909                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   382877953                       # The number of ROB reads
system.cpu1.rob.rob_writes                  167587919                       # The number of ROB writes
system.cpu1.timesIdled                          67979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.172954                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11403453                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13547645                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1638576                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16709250                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617428                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         628668                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11240                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19440694                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30809                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050220                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1203526                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15100583                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1896669                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10151650                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64186110                       # Number of instructions committed
system.cpu2.commit.committedOps              65236538                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    287404168                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.226985                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.943932                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    260212806     90.54%     90.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13594128      4.73%     95.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4975823      1.73%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3908079      1.36%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978800      0.34%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       472855      0.16%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1041356      0.36%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       323652      0.11%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1896669      0.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    287404168                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013470                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62337811                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861379                       # Number of loads committed
system.cpu2.commit.membars                    2100513                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100513      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41193156     63.14%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16911599     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031126      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65236538                       # Class of committed instruction
system.cpu2.commit.refs                      21942737                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64186110                       # Number of Instructions Simulated
system.cpu2.committedOps                     65236538                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.526987                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.526987                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            232695254                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               459070                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10789155                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79469853                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15612451                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37509205                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1204773                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1144844                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2463360                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19440694                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13884934                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    271813005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               297427                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83028685                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3279646                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066905                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16032204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12020881                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.285744                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         289485043                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.290449                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.708718                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               235287307     81.28%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34626690     11.96%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11215324      3.87%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6958283      2.40%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1000532      0.35%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  235557      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  161148      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     193      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           289485043                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1084667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1261972                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16554913                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.248497                       # Inst execution rate
system.cpu2.iew.exec_refs                    24543470                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6408061                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              194347970                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18535154                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051121                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1252990                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6744116                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75365884                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18135409                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1228889                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72205753                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                747093                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3941878                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1204773                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6010195                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        64954                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          626519                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27065                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1819                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12779                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2673775                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       662758                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1819                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       357409                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        904563                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41759717                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71242374                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823810                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34402075                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.245182                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71289519                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                91910613                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47868625                       # number of integer regfile writes
system.cpu2.ipc                              0.220897                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.220897                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100730      2.86%      2.86% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46410474     63.20%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19490332     26.54%     92.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5432956      7.40%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73434642                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1501086                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020441                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 320356     21.34%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                940459     62.65%     83.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               240267     16.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              72834982                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         437977676                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71242362                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85496461                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72214163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73434642                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151721                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10129345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122291                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           342                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4502432                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    289485043                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.253673                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.725961                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          243921100     84.26%     84.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29562554     10.21%     94.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9521526      3.29%     97.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3336712      1.15%     98.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1965457      0.68%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             447889      0.15%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             486804      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             147205      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              95796      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      289485043                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.252726                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7203939                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          911267                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18535154                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6744116                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu2.numCycles                       290569710                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2470014831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              208322625                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43491003                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7251190                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17594602                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2753241                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                24530                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             99921030                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78079480                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52364347                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37225424                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14730798                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1204773                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             25108684                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8873344                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        99921018                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28935                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               898                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14781588                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           897                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   360894608                       # The number of ROB reads
system.cpu2.rob.rob_writes                  152862222                       # The number of ROB writes
system.cpu2.timesIdled                          70400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.427281                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12617836                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14599367                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2324265                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18576704                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            516237                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528652                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12415                       # Number of indirect misses.
system.cpu3.branchPred.lookups               21523694                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19059                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050183                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1430195                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13564947                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1855898                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23974472                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58521910                       # Number of instructions committed
system.cpu3.commit.committedOps              59572317                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    255372770                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.233276                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.970567                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    231054290     90.48%     90.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12142739      4.75%     95.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4344860      1.70%     96.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3392908      1.33%     98.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       821948      0.32%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       428091      0.17%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1038549      0.41%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293487      0.11%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1855898      0.73%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    255372770                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              864826                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56821439                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14728479                       # Number of loads committed
system.cpu3.commit.membars                    2100489                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100489      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37233409     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15778662     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4459613      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59572317                       # Class of committed instruction
system.cpu3.commit.refs                      20238287                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58521910                       # Number of Instructions Simulated
system.cpu3.committedOps                     59572317                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.441511                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.441511                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            196247699                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               913950                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11294174                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              89109275                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                17264096                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41940168                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1431122                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1398389                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2549392                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   21523694                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 16404986                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    238756356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               315169                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      98286206                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4650384                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.082807                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          18350905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13134073                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.378132                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         259432477                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.389190                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.848774                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               196795912     75.86%     75.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                39562920     15.25%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13358115      5.15%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6794547      2.62%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1156859      0.45%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  906703      0.35%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  857243      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     168      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           259432477                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         493236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1478435                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16205235                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.261079                       # Inst execution rate
system.cpu3.iew.exec_refs                    22384206                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5726323                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160637120                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             21637246                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2021612                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           978541                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7901038                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           83526362                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16657883                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           968442                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67861194                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                858002                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4279770                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1431122                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6455729                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        62745                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          534594                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23302                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1131                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10930                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6908767                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2391230                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1131                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       255640                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1222795                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 40098021                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67067001                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.812708                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32587989                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.258024                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67107135                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                86555299                       # number of integer regfile reads
system.cpu3.int_regfile_writes               44627092                       # number of integer regfile writes
system.cpu3.ipc                              0.225149                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.225149                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100689      3.05%      3.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             44056272     64.01%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17944682     26.07%     93.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4727844      6.87%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68829636                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1481811                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021529                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 320009     21.60%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                930175     62.77%     84.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               231623     15.63%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              68210742                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         398688239                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67066989                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        107481212                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  77462717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68829636                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6063645                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23954044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           114707                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2912339                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16696655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    259432477                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.265308                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.741993                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          216443249     83.43%     83.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28582379     11.02%     94.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8221795      3.17%     97.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3120466      1.20%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1902869      0.73%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             456379      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             474558      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             144706      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              86076      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      259432477                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.264805                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11665820                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1782360                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            21637246                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7901038                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu3.numCycles                       259925713                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2500658813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              173190547                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39865718                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6178207                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19609436                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2488145                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                22504                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            109389266                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              87108051                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           58201983                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 41367995                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14617276                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1431122                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             23800915                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18336265                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       109389254                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32462                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               821                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 13298825                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           819                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   337062530                       # The number of ROB reads
system.cpu3.rob.rob_writes                  171156856                       # The number of ROB writes
system.cpu3.timesIdled                          42188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3268031                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               179431                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3899513                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  5                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17306955                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13055830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26074262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1044603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44642                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52513856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10854172                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105775534                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10898814                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9684636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3860156                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9158169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              997                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            665                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3362322                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3362286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9684636                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          7292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39121159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39121159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1082052992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1082052992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1419                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13055912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13055912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13055912                       # Request fanout histogram
system.membus.respLayer1.occupancy        68916243489                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45716174771                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9213862947.761194                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   61381274703.968376                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6e+11-6.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        62000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 637802229500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   145642725500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1234657635000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13798287                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13798287                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13798287                       # number of overall hits
system.cpu2.icache.overall_hits::total       13798287                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        86647                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         86647                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        86647                       # number of overall misses
system.cpu2.icache.overall_misses::total        86647                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1654774000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1654774000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1654774000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1654774000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13884934                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13884934                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13884934                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13884934                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006240                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006240                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006240                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006240                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19097.879904                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19097.879904                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19097.879904                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19097.879904                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    25.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80629                       # number of writebacks
system.cpu2.icache.writebacks::total            80629                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5986                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5986                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5986                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5986                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80661                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80661                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80661                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80661                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1493952000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1493952000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1493952000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1493952000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005809                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005809                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005809                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005809                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18521.367203                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18521.367203                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18521.367203                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18521.367203                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80629                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13798287                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13798287                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        86647                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        86647                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1654774000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1654774000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13884934                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13884934                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006240                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006240                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19097.879904                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19097.879904                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5986                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5986                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80661                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80661                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1493952000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1493952000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005809                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005809                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18521.367203                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18521.367203                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.991624                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13421241                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80629                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           166.456746                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        358012500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.991624                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999738                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999738                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27850529                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27850529                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17456148                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17456148                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17456148                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17456148                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4805958                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4805958                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4805958                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4805958                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 566433076091                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 566433076091                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 566433076091                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 566433076091                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22262106                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22262106                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22262106                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22262106                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.215881                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.215881                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.215881                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.215881                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 117860.596387                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 117860.596387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 117860.596387                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 117860.596387                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5801119                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       340759                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            70068                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3888                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.792701                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.643776                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375579                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375579                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3843901                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3843901                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3843901                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3843901                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962057                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962057                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 107287070761                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 107287070761                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 107287070761                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 107287070761                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043215                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043215                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043215                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043215                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111518.413941                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111518.413941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111518.413941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111518.413941                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375579                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14438557                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14438557                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2792840                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2792840                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 292836245000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 292836245000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17231397                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17231397                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.162079                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.162079                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104852.496026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104852.496026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2255651                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2255651                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53657508000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53657508000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99885.716200                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99885.716200                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3017591                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3017591                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2013118                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2013118                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 273596831091                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 273596831091                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.400166                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.400166                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 135907.001523                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 135907.001523                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1588250                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1588250                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424868                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424868                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  53629562761                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  53629562761                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084455                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084455                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126226.410935                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126226.410935                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5157500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5157500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.392793                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.392793                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23658.256881                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23658.256881                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          114                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2985000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2985000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.205405                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.205405                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26184.210526                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26184.210526                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1221500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1221500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.428191                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.428191                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7586.956522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7586.956522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          160                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1082500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1082500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.425532                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.425532                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6765.625000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6765.625000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       510500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       510500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       489500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       489500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634806                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634806                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415414                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415414                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46998050500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46998050500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050220                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395550                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395550                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 113135.451622                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 113135.451622                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415413                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415413                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46582636500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46582636500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395549                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395549                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 112135.721559                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 112135.721559                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.881073                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19468117                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377338                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.134597                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        358024000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.881073                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.933784                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.933784                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48003884                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48003884                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11061709986.725664                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   66739534164.529762                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          109     96.46%     96.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::6e+11-6.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 637802327000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   130327132000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1249973228500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     16350805                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16350805                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     16350805                       # number of overall hits
system.cpu3.icache.overall_hits::total       16350805                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        54181                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         54181                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        54181                       # number of overall misses
system.cpu3.icache.overall_misses::total        54181                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    894241498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    894241498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    894241498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    894241498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     16404986                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16404986                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     16404986                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16404986                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003303                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003303                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003303                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003303                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16504.706410                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16504.706410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16504.706410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16504.706410                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          860                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    50.588235                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        49276                       # number of writebacks
system.cpu3.icache.writebacks::total            49276                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4873                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4873                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4873                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4873                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        49308                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        49308                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        49308                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        49308                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    795718498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    795718498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    795718498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    795718498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16137.715949                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16137.715949                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16137.715949                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16137.715949                       # average overall mshr miss latency
system.cpu3.icache.replacements                 49276                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     16350805                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16350805                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        54181                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        54181                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    894241498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    894241498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     16404986                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16404986                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003303                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003303                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16504.706410                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16504.706410                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4873                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4873                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        49308                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        49308                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    795718498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    795718498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16137.715949                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16137.715949                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16046560                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            49276                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           325.646562                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        364428500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32859280                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32859280                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15646647                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15646647                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15646647                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15646647                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4667917                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4667917                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4667917                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4667917                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 551475346553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 551475346553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 551475346553                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 551475346553                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20314564                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20314564                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20314564                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20314564                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.229782                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.229782                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.229782                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.229782                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 118141.635028                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118141.635028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 118141.635028                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118141.635028                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5754203                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       358916                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            67709                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3902                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.984315                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.982573                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1254889                       # number of writebacks
system.cpu3.dcache.writebacks::total          1254889                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3770399                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3770399                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3770399                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3770399                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897518                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897518                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897518                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897518                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 100756536853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 100756536853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 100756536853                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 100756536853                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044181                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044181                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044181                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044181                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112261.299331                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112261.299331                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112261.299331                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112261.299331                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1254889                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13129859                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13129859                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2725514                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2725514                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 286975541500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 286975541500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15855373                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15855373                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.171898                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.171898                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105292.264688                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105292.264688                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2214077                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2214077                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511437                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511437                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51857517000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51857517000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032256                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032256                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101395.708562                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101395.708562                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2516788                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2516788                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1942403                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1942403                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 264499805053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 264499805053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4459191                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4459191                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.435595                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.435595                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 136171.435615                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 136171.435615                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1556322                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1556322                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386081                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386081                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  48899019853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  48899019853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086581                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086581                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126654.820758                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126654.820758                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          301                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          251                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6024000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6024000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.454710                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.454710                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        24000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        24000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          114                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3026500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3026500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.206522                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.206522                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 26548.245614                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26548.245614                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1458500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1458500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8334.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8334.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1311500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1311500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.451948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.451948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7537.356322                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7537.356322                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       633500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       633500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       606500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       606500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691128                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691128                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359055                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359055                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39389550500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39389550500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050183                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050183                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341898                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341898                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109703.389453                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109703.389453                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359054                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359054                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39030495500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39030495500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341897                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341897                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108703.692202                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108703.692202                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.600281                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17593383                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256418                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.002810                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        364440000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.600281                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.831259                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.831259                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43987812                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43987812                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    389363916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   569043286.107354                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1485405000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1375627993500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4672367000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206270381                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206270381                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206270381                       # number of overall hits
system.cpu0.icache.overall_hits::total      206270381                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29874081                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29874081                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29874081                       # number of overall misses
system.cpu0.icache.overall_misses::total     29874081                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 796157581997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 796157581997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 796157581997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 796157581997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    236144462                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236144462                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    236144462                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236144462                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126508                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126508                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126508                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126508                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26650.445983                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26650.445983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26650.445983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26650.445983                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2189                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.604167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26388530                       # number of writebacks
system.cpu0.icache.writebacks::total         26388530                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3485518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3485518                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3485518                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3485518                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26388563                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26388563                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26388563                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26388563                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 660625350497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 660625350497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 660625350497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 660625350497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111748                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111748                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111748                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111748                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25034.532972                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25034.532972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25034.532972                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25034.532972                       # average overall mshr miss latency
system.cpu0.icache.replacements              26388530                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206270381                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206270381                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29874081                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29874081                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 796157581997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 796157581997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    236144462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236144462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126508                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126508                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26650.445983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26650.445983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3485518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3485518                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26388563                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26388563                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 660625350497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 660625350497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111748                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111748                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25034.532972                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25034.532972                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          232657464                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26388530                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.816613                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        498677486                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       498677486                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    497157267                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       497157267                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    497157267                       # number of overall hits
system.cpu0.dcache.overall_hits::total      497157267                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31932149                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31932149                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31932149                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31932149                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1204192028475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1204192028475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1204192028475                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1204192028475                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529089416                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529089416                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529089416                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529089416                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060353                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060353                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060353                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060353                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37710.961090                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37710.961090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37710.961090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37710.961090                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11368789                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       380156                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           193922                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3966                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.625576                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.853757                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22168747                       # number of writebacks
system.cpu0.dcache.writebacks::total         22168747                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10227782                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10227782                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10227782                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10227782                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21704367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21704367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21704367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21704367                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 452384371022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 452384371022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 452384371022                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 452384371022                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041022                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041022                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041022                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041022                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20843.011502                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20843.011502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20843.011502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20843.011502                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22168747                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    357794688                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      357794688                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25042109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25042109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 765072307500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 765072307500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    382836797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    382836797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065412                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065412                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30551.432689                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30551.432689                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5823358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5823358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19218751                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19218751                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 346064334000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 346064334000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050201                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050201                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18006.598556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18006.598556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139362579                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139362579                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6890040                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6890040                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 439119720975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 439119720975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047111                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047111                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63732.535802                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63732.535802                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4404424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4404424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2485616                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2485616                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 106320037022                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 106320037022                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.016995                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016995                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42774.119986                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42774.119986                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2302                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2302                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1855                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1855                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11896500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11896500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446235                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446235                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6413.207547                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6413.207547                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           63                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1462000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1462000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015155                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015155                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23206.349206                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23206.349206                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3765                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3765                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          288                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3127000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3127000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.071058                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071058                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10857.638889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10857.638889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2846000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2846000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.070318                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.070318                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9985.964912                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9985.964912                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584694                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584694                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465772                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465772                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52840290500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52840290500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050466                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050466                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443396                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443396                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113446.687435                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113446.687435                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465772                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465772                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52374518500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52374518500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443396                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443396                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112446.687435                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112446.687435                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995542                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          519918499                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22169924                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.451524                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995542                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1082466140                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1082466140                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            21048635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20191669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               75863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              178058                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75727                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              170731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               47416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              169930                       # number of demand (read+write) hits
system.l2.demand_hits::total                 41958029                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           21048635                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20191669                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              75863                       # number of overall hits
system.l2.overall_hits::.cpu1.data             178058                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75727                       # number of overall hits
system.l2.overall_hits::.cpu2.data             170731                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              47416                       # number of overall hits
system.l2.overall_hits::.cpu3.data             169930                       # number of overall hits
system.l2.overall_hits::total                41958029                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5339926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1974405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1273593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1202782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1082904                       # number of demand (read+write) misses
system.l2.demand_misses::total               10885237                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5339926                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1974405                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4801                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1273593                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4934                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1202782                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1892                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1082904                       # number of overall misses
system.l2.overall_misses::total              10885237                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 398233380994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 216107774913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    488677497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 156523116628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    507913995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 148808157127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    177385998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 134956937113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1055803344265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 398233380994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 216107774913                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    488677497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 156523116628                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    507913995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 148808157127                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    177385998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 134956937113                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1055803344265                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26388561                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22166074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           80664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1451651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1373513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           49308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1252834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52843266                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26388561                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22166074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          80664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1451651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1373513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          49308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1252834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52843266                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.202358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.059518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.061170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.875698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.038371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.864364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.205991                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.202358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.059518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.061170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.875698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.038371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.864364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.205991                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 74576.572970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109454.633124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101786.606332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122898.851225                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102941.628496                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 123719.973467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93755.812896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124625.024114                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96994.061247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 74576.572970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109454.633124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101786.606332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122898.851225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102941.628496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 123719.973467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93755.812896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124625.024114                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96994.061247                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4262816                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    119553                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.656286                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2004930                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3860155                       # number of writebacks
system.l2.writebacks::total                   3860155                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140451                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            348                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          49108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            378                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          49552                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          49020                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              289246                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140451                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           348                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         49108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           378                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         49552                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         49020                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             289246                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5339791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1833954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1224485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1153230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1033884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10595991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5339791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1833954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1224485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1153230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1033884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2466099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13062090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 344827191995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 187488138422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    420805997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 139258704714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    433551995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 132289223741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    143096498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 119659966198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 924520679560                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 344827191995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 187488138422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    420805997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 139258704714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    433551995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 132289223741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    143096498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 119659966198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 263208471356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1187729150916                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.202352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.055204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.843512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.056483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.839621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.033220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.825236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.200517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.202352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.055204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.843512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.056483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.839621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.033220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.825236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.247186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 64576.907972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102231.647262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94499.437907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113728.387619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95160.666155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114711.916739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87360.499389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115738.289980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87251.931373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 64576.907972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102231.647262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94499.437907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113728.387619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95160.666155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114711.916739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87360.499389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115738.289980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 106730.699520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90929.487618                       # average overall mshr miss latency
system.l2.replacements                       23890106                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5718343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5718343                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5718344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5718344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     46686078                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46686078                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46686078                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46686078                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2466099                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2466099                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 263208471356                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 263208471356                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 106730.699520                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 106730.699520                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   72                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                149                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       128500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       188500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.918919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.534483                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.672131                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.661538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.674208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   867.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4145.161290                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   709.302326                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1265.100671                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       682500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       702000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       840500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       870500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3095500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.517241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.672131                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.661538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.669683                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20073.529412                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        23400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20244.186047                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20915.540541                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        83500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        83500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.790123                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.709677                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.607143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.657895                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.719101                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4911.764706                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   652.343750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           64                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1270500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       448500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       394500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       520500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2634000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.790123                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.709677                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.657895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.713483                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19851.562500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20386.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 24656.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20820                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20740.157480                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1701371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            48719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            57214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1853041                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1246616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         843689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         788100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         684670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3563075                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 134750264732                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104092524132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  97807351582                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  85596437167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  422246577613                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2947987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       889426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       836819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       741884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5416116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.422870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.948577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.941781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.922880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108092.840724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123377.837250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124105.255148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125018.530339                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118506.227798                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       110970                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31367                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        31649                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        31156                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           205142                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1135646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       812322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       756451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       653514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3357933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 115330306487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  92746346420                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  87071523917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75909370433                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371057547257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.385228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.913310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.903960                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.880884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101554.803598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114174.362408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 115105.306116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116155.691283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110501.772149                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      21048635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         75863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75727                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         47416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21247641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5339926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5351553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 398233380994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    488677497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    507913995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    177385998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 399407358484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26388561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        80664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        49308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26599194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.202358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.059518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.061170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.038371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.201192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 74576.572970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101786.606332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102941.628496                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93755.812896                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74633.916264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          135                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          348                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          378                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5339791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1638                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5350438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 344827191995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    420805997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    433551995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    143096498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 345824646485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.202352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.055204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.056483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.033220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.201150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 64576.907972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94499.437907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95160.666155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87360.499389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64634.829239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18490298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       132321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       122012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       112716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18857347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       727789                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       429904                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       414682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       398234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1970609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  81357510181                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52430592496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  51000805545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  49360499946                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 234149408168                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19218087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20827956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.764648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.772660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.779399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.094614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111787.221545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121958.838476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122987.748552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123948.482415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118820.835675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29481                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        17741                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        17903                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        17864                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        82989                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       698308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       412163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       396779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1887620                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72157831935                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46512358294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45217699824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  43750595765                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 207638485818                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.733093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.739302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.744437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103332.386189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112849.426790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113961.927985                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115021.152470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110000.151417                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          158                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          144                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          136                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               563                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2072                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2128                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            8521                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     25281770                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     23919787                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     25649764                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     25551772                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    100403093                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2328                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2264                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2276                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          9084                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.932131                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.935018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.939929                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.945079                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.938023                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11650.585253                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11544.298745                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12053.460526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11879.019991                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11783.017604                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          316                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          275                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          323                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          315                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1229                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1854                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1797                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1805                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1836                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         7292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     38640600                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     37539103                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     37703126                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     38358118                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    152240947                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.796392                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.810921                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.797261                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.806678                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.802730                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20841.747573                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20889.873678                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20888.158449                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20892.221133                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20877.804032                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                   107409849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23891898                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.495660                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.631356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.368317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.134738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.203551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.016234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.201462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.026886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.241939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.132538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.541115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.003780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.236446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 865949346                       # Number of tag accesses
system.l2.tags.data_accesses                865949346                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     341746560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     117481088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        284992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78440448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        291584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      73873728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        104832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      66238400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    156541376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          835003008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    341746560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       284992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       291584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       104832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     342427968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247049984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247049984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5339790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1835642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1225632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1154277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1034975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2445959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13046922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3860156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3860156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        247588547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         85112698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           206471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         56828535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           211247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         53520038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            75949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47988396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    113411095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604942976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    247588547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       206471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       211247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        75949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        248082213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178982771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178982771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178982771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       247588547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        85112698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          206471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        56828535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          211247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        53520038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           75949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47988396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    113411095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            783925748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3738951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5339790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1711605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1220060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1147102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1026177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2445794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003883378750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231539                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231539                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25450146                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3521123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13046922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3860156                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13046922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3860156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 145747                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                121205                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            436834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            443107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            495379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1959116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            449942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4640870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            454355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            447005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            443105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            436953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           465019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           435454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           442454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           439910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           438758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           472914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 431378602877                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64505875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            673275634127                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33437.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52187.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8675908                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1626663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13046922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3860156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6704289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1694654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1311894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  838070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  446514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  200967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  136293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  104925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   85241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   90100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 278344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 234228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 158058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 143011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 123192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  92437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  55670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  24688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  13706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 146926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 233427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 242955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 238771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 232532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 229693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 213938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  21445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  31735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  33553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  34974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  35630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  36671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  37013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  38777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6337528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.041192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.653361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.095688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4523826     71.38%     71.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       773023     12.20%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       285860      4.51%     88.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       146293      2.31%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        91156      1.44%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87006      1.37%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       105156      1.66%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31730      0.50%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       293478      4.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6337528                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.719183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.288978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.025217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231534    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231539                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.606049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216583     93.54%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1516      0.65%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9360      4.04%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2822      1.22%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              877      0.38%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              246      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               99      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231539                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              825675200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9327808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239291328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               835003008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247049984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       598.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1380300342500                       # Total gap between requests
system.mem_ctrls.avgGap                      81640.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    341746560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    109542720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       284992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     78083840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       291584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73414528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       104832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65675328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    156530816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239291328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 247588546.507519394159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79361509.374901011586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 206471.003091504303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 56570180.110447056592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 211246.775226789498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 53187356.970193304121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 75948.686966962516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 47580461.383209213614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 113403444.988812640309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173361780.412285864353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5339790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1835642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1225632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1154277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1034975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2445959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3860156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 126011393323                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 112413714384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    233097523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  88228721083                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    241690271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  84249159453                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     74285256                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  76631697440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 185191875394                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 33469664061760                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     23598.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61239.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52346.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71986.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53048.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72988.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45351.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     74042.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     75713.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8670547.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20567226960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10931732790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25522408380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9767679660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     108959691360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     195767804160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     365178240480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       736694783790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.720634                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 946965635710                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  46091240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 387243484790                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24682744380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13119185970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         66591981120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9749519280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     108959691360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     619213065840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8592756960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       850908944910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        616.466509                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16502116581                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  46091240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1317707003919                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9155167100.746269                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61385802075.643333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 637802398500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   153507969000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1226792391500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15343469                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15343469                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15343469                       # number of overall hits
system.cpu1.icache.overall_hits::total       15343469                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88185                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88185                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88185                       # number of overall misses
system.cpu1.icache.overall_misses::total        88185                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1648027000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1648027000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1648027000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1648027000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15431654                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15431654                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15431654                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15431654                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005715                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005715                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005715                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005715                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18688.291660                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18688.291660                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18688.291660                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18688.291660                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        80632                       # number of writebacks
system.cpu1.icache.writebacks::total            80632                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7521                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7521                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7521                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7521                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        80664                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        80664                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        80664                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        80664                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1476601000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1476601000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1476601000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1476601000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005227                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005227                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005227                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005227                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18305.576217                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18305.576217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18305.576217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18305.576217                       # average overall mshr miss latency
system.cpu1.icache.replacements                 80632                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15343469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15343469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88185                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88185                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1648027000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1648027000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15431654                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15431654                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005715                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005715                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18688.291660                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18688.291660                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7521                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7521                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        80664                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        80664                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1476601000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1476601000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18305.576217                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18305.576217                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991760                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14838520                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80632                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           184.027681                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        351536500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991760                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30943972                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30943972                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18483943                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18483943                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18483943                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18483943                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4968596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4968596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4968596                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4968596                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 579357001207                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 579357001207                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 579357001207                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 579357001207                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23452539                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23452539                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23452539                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23452539                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211857                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211857                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211857                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 116603.765170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116603.765170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 116603.765170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116603.765170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5943251                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       328762                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            72700                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3887                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.750358                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.579882                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1453834                       # number of writebacks
system.cpu1.dcache.writebacks::total          1453834                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3959317                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3959317                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3959317                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3959317                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009279                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 111530914742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 111530914742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 111530914742                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 111530914742                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110505.533893                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110505.533893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110505.533893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110505.533893                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1453834                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15348887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15348887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2878527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2878527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 297244926500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 297244926500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18227414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18227414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157923                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157923                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103262.858573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103262.858573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2315824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2315824                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       562703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       562703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55261473500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55261473500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98207.177676                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98207.177676                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3135056                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3135056                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2090069                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2090069                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 282112074707                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 282112074707                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225125                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225125                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 134977.397735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 134977.397735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1643493                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1643493                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446576                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446576                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56269441242                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56269441242                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126001.937502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126001.937502                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          211                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4831500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4831500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.377460                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.377460                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22898.104265                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22898.104265                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2707500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2707500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.194991                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.194991                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24839.449541                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24839.449541                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          176                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1331000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1331000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7562.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7562.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          174                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1183000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1183000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.447301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.447301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6798.850575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6798.850575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       713500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       713500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       687500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       687500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603758                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603758                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446463                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446463                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50705464500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50705464500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050221                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050221                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425113                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425113                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113571.481847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113571.481847                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446463                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446463                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50259001500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50259001500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112571.481847                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112571.481847                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.023671                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20542799                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1455593                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.113010                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        351548000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.023671                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.906990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.906990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50463036                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50463036                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1380300360500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47429657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9578499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47133772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20029951                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4182799                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1067                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1782                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           78                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5419766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5419766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26599196                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20830462                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         9084                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         9084                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79165653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66507755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       241960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4363831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       241951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4129210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       147892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3766980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158565232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3377733760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2837428544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10322944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185951040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10322560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175941888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6309376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160494272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6764504384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28080524                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247449024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80957335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152527                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               69391316     85.71%     85.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11137637     13.76%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 103790      0.13%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 295413      0.36%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29179      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80957335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105770508936                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2065654133                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         121261909                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1884171346                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          74125134                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33255260693                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39594281573                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2183206381                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         121251917                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1425088652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 899832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                   902363                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1715.22                       # Real time elapsed on the host
host_tick_rate                               26112266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543410361                       # Number of instructions simulated
sim_ops                                    1547751387                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044788                       # Number of seconds simulated
sim_ticks                                 44788291500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.165036                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14791672                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14916217                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1639368                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18467838                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21333                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36388                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15055                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18575871                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7108                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2167                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1616654                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7221835                       # Number of branches committed
system.cpu0.commit.bw_lim_events               338566                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          67751                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24857515                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26549465                       # Number of instructions committed
system.cpu0.commit.committedOps              26580229                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     76292582                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.348399                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.944486                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     61064180     80.04%     80.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9883882     12.96%     92.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3007730      3.94%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       776691      1.02%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       641994      0.84%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       423551      0.56%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       135361      0.18%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        20627      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       338566      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     76292582                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44196                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26516003                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5567544                       # Number of loads committed
system.cpu0.commit.membars                      46251                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        46674      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18169730     68.36%     68.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4759      0.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5569311     20.95%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786324     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26580229                       # Class of committed instruction
system.cpu0.commit.refs                       8356257                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26549465                       # Number of Instructions Simulated
system.cpu0.committedOps                     26580229                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.313388                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.313388                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             29523312                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                23307                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13013239                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56780349                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7293549                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41158961                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1618574                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                47902                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               596456                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18575871                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4637787                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     72104903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                42498                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          494                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64573939                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                3282576                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.211165                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6444124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14813005                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.734056                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          80190852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.807936                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                29732052     37.08%     37.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38849940     48.45%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9390085     11.71%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2037390      2.54%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50865      0.06%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14636      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   74038      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8856      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   32990      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            80190852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1861                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1348                       # number of floating regfile writes
system.cpu0.idleCycles                        7777822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1855644                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11748232                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503344                       # Inst execution rate
system.cpu0.iew.exec_refs                    15083694                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4467835                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21177842                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10550081                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             40361                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1038497                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5627859                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51418927                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10615859                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1170391                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44278543                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 39542                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1887873                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1618574                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2037723                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        54926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5116                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4982537                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2839146                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           217                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       846328                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1009316                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22023588                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41170241                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.740633                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16311395                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.468010                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42044346                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                64362522                       # number of integer regfile reads
system.cpu0.int_regfile_writes               25827339                       # number of integer regfile writes
system.cpu0.ipc                              0.301806                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.301806                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            48405      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             29961548     65.92%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5540      0.01%     66.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1348      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10724592     23.60%     89.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4705305     10.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            433      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           250      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45448934                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2217                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4413                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2165                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2271                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     344477                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007579                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 265964     77.21%     77.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    52      0.02%     77.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     46      0.01%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45775     13.29%     90.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32619      9.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45742789                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         171644883                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41168076                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         76255547                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51304565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45448934                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             114362                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24838700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           216099                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         46611                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14636955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     80190852                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566760                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.894726                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48321370     60.26%     60.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23313245     29.07%     89.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5814916      7.25%     96.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1324226      1.65%     98.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             955535      1.19%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             144348      0.18%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             245167      0.31%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              58063      0.07%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13982      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       80190852                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.516649                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            53049                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4533                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10550081                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5627859                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3965                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        87968674                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1607919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               23699330                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16565459                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                248965                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8935310                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                790794                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4054                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81746806                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54547689                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33016633                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39711014                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                864315                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1618574                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2350371                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16451178                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1915                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81744891                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3876253                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             38229                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1392203                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         38324                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   127370947                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106773922                       # The number of ROB writes
system.cpu0.timesIdled                          76505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1731                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.673665                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14742353                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14790620                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1554416                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18000446                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8622                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12677                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4055                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18063015                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          907                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1879                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1537884                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7034647                       # Number of branches committed
system.cpu1.commit.bw_lim_events               327471                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          67799                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24260982                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25424357                       # Number of instructions committed
system.cpu1.commit.committedOps              25456511                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     72490779                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.351169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.945020                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     57839405     79.79%     79.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9550083     13.17%     92.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2848431      3.93%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       810593      1.12%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       574380      0.79%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       400989      0.55%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       120435      0.17%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        18992      0.03%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       327471      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     72490779                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11445                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25397883                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5403426                       # Number of loads committed
system.cpu1.commit.membars                      48312                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48312      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17623945     69.23%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5405305     21.23%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378529      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25456511                       # Class of committed instruction
system.cpu1.commit.refs                       7783834                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25424357                       # Number of Instructions Simulated
system.cpu1.committedOps                     25456511                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.058506                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.058506                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             28135459                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                16625                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13000046                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55073306                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5851199                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40178501                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1538804                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                33845                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               581502                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18063015                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4580722                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     69696076                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                29121                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62548854                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3110672                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.232290                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5033983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14750975                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.804378                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          76285465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.821229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759962                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27048672     35.46%     35.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38148792     50.01%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9033926     11.84%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1968019      2.58%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   28837      0.04%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   12005      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1957      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6056      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   37201      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            76285465                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1475083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1771719                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11497534                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.549456                       # Inst execution rate
system.cpu1.iew.exec_refs                    14249537                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3914093                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20955190                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10294647                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             30338                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1038007                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5000059                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49698931                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10335444                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1103571                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42726031                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 35163                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1588599                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1538804                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1737732                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        42126                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              92                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4891221                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2619651                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       778586                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        993133                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21460198                       # num instructions consuming a value
system.cpu1.iew.wb_count                     39725329                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742140                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15926478                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.510867                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40575185                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62053887                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25143254                       # number of integer regfile writes
system.cpu1.ipc                              0.326957                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.326957                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49227      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29242579     66.72%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 616      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10441967     23.82%     90.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4094933      9.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              43829602                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     309441                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007060                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 268554     86.79%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39077     12.63%     99.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1810      0.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44089816                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         164463941                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     39725329                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73941356                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49600468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 43829602                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              98463                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24242420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           209831                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         30664                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14219178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     76285465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.574547                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.896084                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45518995     59.67%     59.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22473339     29.46%     89.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5678285      7.44%     96.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1278540      1.68%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             915717      1.20%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             107074      0.14%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242270      0.32%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              57745      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13500      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       76285465                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.563648                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            47391                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1239                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10294647                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5000059                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    915                       # number of misc regfile reads
system.cpu1.numCycles                        77760548                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11724388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               23160293                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16017808                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                246959                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7421453                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                817198                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3339                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             79115440                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52854768                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32303794                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38792673                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 78834                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1538804                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1581335                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16285986                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        79115440                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3790907                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             30476                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1222826                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         30490                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   121875692                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103229855                       # The number of ROB writes
system.cpu1.timesIdled                          16001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.710760                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15009361                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15052900                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1379724                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17274777                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8116                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13865                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5749                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17332278                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1111                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1961                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1350042                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7058085                       # Number of branches committed
system.cpu2.commit.bw_lim_events               402924                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          76923                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23059702                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25357294                       # Number of instructions committed
system.cpu2.commit.committedOps              25393916                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     72030463                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.352544                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.980431                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     57841028     80.30%     80.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9272224     12.87%     93.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2502469      3.47%     96.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       970088      1.35%     97.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393176      0.55%     98.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       502330      0.70%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       124824      0.17%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        21400      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       402924      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     72030463                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11675                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25328748                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5434521                       # Number of loads committed
system.cpu2.commit.membars                      54934                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        54934      0.22%      0.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17683699     69.64%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5436482     21.41%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2218381      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25393916                       # Class of committed instruction
system.cpu2.commit.refs                       7654863                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25357294                       # Number of Instructions Simulated
system.cpu2.committedOps                     25393916                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.038216                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.038216                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             28728164                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                29924                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13208550                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53009606                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6299578                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38649910                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1351087                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                72345                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               582476                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17332278                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5293590                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     68479982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                33554                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60326212                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2761538                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.224975                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5750426                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15017477                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.783041                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          75611215                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800930                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.765900                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28093904     37.16%     37.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36612177     48.42%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9191559     12.16%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1573441      2.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   24717      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13947      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   64935      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6792      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29743      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            75611215                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1429713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1560891                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11307113                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.544873                       # Inst execution rate
system.cpu2.iew.exec_refs                    13906931                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3633640                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               20917048                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10134128                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             44500                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           778947                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4473973                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           48434457                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10273291                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           973405                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41977530                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 37981                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1647790                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1351087                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1802288                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        55701                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             100                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4699607                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2253631                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       594259                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        966632                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21205415                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39091391                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.737820                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15645784                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.507411                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      39877922                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                60844508                       # number of integer regfile reads
system.cpu2.int_regfile_writes               24912337                       # number of integer regfile writes
system.cpu2.ipc                              0.329141                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.329141                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            55976      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28788799     67.03%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 782      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10373389     24.15%     91.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3731709      8.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42950935                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     356540                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008301                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 300863     84.38%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     84.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 54195     15.20%     99.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1482      0.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43251499                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         162082619                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39091391                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         71475001                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  48301747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42950935                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             132710                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23040541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           212994                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         55787                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13186633                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     75611215                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.568050                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.908854                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           45787685     60.56%     60.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21711368     28.71%     89.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5478537      7.25%     96.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1143704      1.51%     98.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1035129      1.37%     99.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             103177      0.14%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             279836      0.37%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              58268      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13511      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       75611215                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.557508                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            55313                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2282                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10134128                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4473973                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1042                       # number of misc regfile reads
system.cpu2.numCycles                        77040928                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12442077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               23130936                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16087739                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                220486                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7672498                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                865446                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 4076                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             76157113                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              51032204                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31657419                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37483743                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 88503                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1351087                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1613417                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15569680                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        76157113                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4359534                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             43198                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1181827                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43240                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   120074722                       # The number of ROB reads
system.cpu2.rob.rob_writes                  100488172                       # The number of ROB writes
system.cpu2.timesIdled                          16057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.724461                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13900477                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13938884                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1021156                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15230047                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9594                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12361                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2767                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15288117                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          948                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1931                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           990300                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7057188                       # Number of branches committed
system.cpu3.commit.bw_lim_events               672693                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76516                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19401598                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25168539                       # Number of instructions committed
system.cpu3.commit.committedOps              25205022                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     67426251                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.373816                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.108540                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     54675775     81.09%     81.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8231177     12.21%     93.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1872407      2.78%     96.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       973110      1.44%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       256299      0.38%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       595169      0.88%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       120231      0.18%     98.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        29390      0.04%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       672693      1.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     67426251                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11406                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25140081                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5434381                       # Number of loads committed
system.cpu3.commit.membars                      54775                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54775      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17682766     70.16%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5436312     21.57%     91.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030749      8.06%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25205022                       # Class of committed instruction
system.cpu3.commit.refs                       7467061                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25168539                       # Number of Instructions Simulated
system.cpu3.committedOps                     25205022                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.855070                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.855070                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             28155926                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                31114                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12396208                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              48104915                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6380354                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34310277                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                991277                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                76962                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               551124                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15288117                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5857014                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63067172                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                35113                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      54232374                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2044266                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.212755                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6299540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13910071                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.754716                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          70388958                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.774138                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.769305                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27930943     39.68%     39.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32038809     45.52%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9258402     13.15%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1011404      1.44%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   26014      0.04%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7708      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   80060      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6934      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   28684      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            70388958                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1468995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1148158                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10593355                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.548101                       # Inst execution rate
system.cpu3.iew.exec_refs                    12973086                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3314594                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               20208106                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9424563                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45313                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           481382                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3839660                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           44587424                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9658492                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           762340                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             39385390                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 57246                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1661366                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                991277                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1816003                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        65157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              65                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3990182                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1806980                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       366717                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        781441                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20411551                       # num instructions consuming a value
system.cpu3.iew.wb_count                     36946431                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.727403                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14847433                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.514159                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      37562121                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                57193911                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23630401                       # number of integer regfile writes
system.cpu3.ipc                              0.350254                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.350254                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55747      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             26981749     67.21%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 319      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9743319     24.27%     91.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3366316      8.38%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              40147730                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     436823                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010880                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 367139     84.05%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 68651     15.72%     99.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1033      0.24%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              40528806                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151313016                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     36946431                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         63969831                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  44453360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 40147730                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             134064                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19382402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           191775                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         57548                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10709177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     70388958                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.570370                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.948832                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           43289238     61.50%     61.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           19489835     27.69%     89.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4958545      7.04%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             978303      1.39%     97.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1111510      1.58%     99.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             116247      0.17%     99.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             353100      0.50%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              77419      0.11%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14761      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       70388958                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.558710                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            52283                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1541                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9424563                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3839660                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    972                       # number of misc regfile reads
system.cpu3.numCycles                        71857953                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17625065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               22412566                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16087226                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                170483                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7404115                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1013404                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2952                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69233361                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              46494679                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29338788                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33499847                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                112834                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                991277                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1711508                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13251562                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69233361                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4369645                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             44112                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1160748                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         44148                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   111354458                       # The number of ROB reads
system.cpu3.rob.rob_writes                   92176135                       # The number of ROB writes
system.cpu3.timesIdled                          15811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           896382                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 9333                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              927626                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                267                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6201870                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2734561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5432129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       119857                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37327                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1887722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4337578                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1925049                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2283105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931747                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1766116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4639                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3381                       # Transaction distribution
system.membus.trans_dist::ReadExReq            442032                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2283105                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8157080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8157080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    234028864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               234028864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6782                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2734263                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2734263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2734263                       # Request fanout histogram
system.membus.respLayer1.occupancy        14224004435                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9670731809                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1094                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          548                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11438140.510949                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19429380.194339                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          548    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    112571500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            548                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    38520190500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6268101000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5276499                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5276499                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5276499                       # number of overall hits
system.cpu2.icache.overall_hits::total        5276499                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17091                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17091                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17091                       # number of overall misses
system.cpu2.icache.overall_misses::total        17091                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1137739498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1137739498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1137739498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1137739498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5293590                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5293590                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5293590                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5293590                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003229                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003229                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003229                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003229                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66569.510152                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66569.510152                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66569.510152                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66569.510152                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1228                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.117647                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15927                       # number of writebacks
system.cpu2.icache.writebacks::total            15927                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1164                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1164                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1164                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1164                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15927                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15927                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1043044498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1043044498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1043044498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1043044498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65489.075030                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65489.075030                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65489.075030                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65489.075030                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15927                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5276499                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5276499                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17091                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17091                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1137739498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1137739498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5293590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5293590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003229                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003229                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66569.510152                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66569.510152                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1164                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1164                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15927                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15927                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1043044498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1043044498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65489.075030                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65489.075030                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5750133                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15959                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           360.306598                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10603107                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10603107                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6952622                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6952622                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6952622                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6952622                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5147642                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5147642                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5147642                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5147642                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 445379367713                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 445379367713                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 445379367713                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 445379367713                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12100264                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12100264                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12100264                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12100264                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.425416                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.425416                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.425416                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.425416                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86521.045503                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86521.045503                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86521.045503                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86521.045503                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1607419                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      3607623                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            20306                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          38338                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.159805                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    94.100449                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497467                       # number of writebacks
system.cpu2.dcache.writebacks::total           497467                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4646700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4646700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4646700                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4646700                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500942                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500942                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53810733981                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53810733981                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53810733981                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53810733981                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.041399                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041399                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.041399                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041399                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 107419.090396                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107419.090396                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 107419.090396                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107419.090396                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497467                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5590579                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5590579                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4310290                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4310290                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 377377946000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 377377946000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9900869                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9900869                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.435345                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.435345                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87552.797144                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87552.797144                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3920926                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3920926                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389364                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389364                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  41431560500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  41431560500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.039326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039326                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106408.297891                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106408.297891                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1362043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1362043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       837352                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       837352                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  68001421713                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  68001421713                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2199395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2199395                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.380719                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.380719                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 81210.078573                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81210.078573                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       725774                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       725774                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111578                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111578                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12379173481                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12379173481                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050731                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050731                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 110946.364705                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 110946.364705                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18914                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18914                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          693                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          693                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     16193000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     16193000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035345                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035345                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23366.522367                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23366.522367                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          551                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          551                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     11566500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     11566500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.028102                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028102                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20991.833031                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20991.833031                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        18094                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18094                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          792                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          792                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6435500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6435500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18886                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18886                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.041936                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.041936                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8125.631313                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8125.631313                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          785                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          785                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5705500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5705500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.041565                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.041565                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7268.152866                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7268.152866                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1029000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1029000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       974000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       974000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          640                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            640                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1321                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1321                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     11907000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     11907000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1961                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1961                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.673636                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.673636                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9013.626041                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9013.626041                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1320                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1320                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     10586000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     10586000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.673126                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.673126                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8019.696970                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8019.696970                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.486403                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7495765                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501693                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.940940                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.486403                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983950                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983950                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24783097                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24783097                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1064                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          533                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16622103.189493                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34840780.006012                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          533    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    225178500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            533                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    35928710500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8859581000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5840497                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5840497                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5840497                       # number of overall hits
system.cpu3.icache.overall_hits::total        5840497                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16517                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16517                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16517                       # number of overall misses
system.cpu3.icache.overall_misses::total        16517                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1138728997                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1138728997                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1138728997                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1138728997                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5857014                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5857014                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5857014                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5857014                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002820                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002820                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002820                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002820                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 68942.846582                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 68942.846582                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 68942.846582                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 68942.846582                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1732                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    50.941176                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15465                       # number of writebacks
system.cpu3.icache.writebacks::total            15465                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1052                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1052                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1052                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1052                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15465                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15465                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15465                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15465                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1050557999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1050557999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1050557999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1050557999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002640                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002640                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002640                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002640                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67931.328742                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67931.328742                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67931.328742                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67931.328742                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15465                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5840497                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5840497                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16517                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16517                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1138728997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1138728997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5857014                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5857014                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002820                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002820                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 68942.846582                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 68942.846582                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1052                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1052                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15465                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15465                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1050557999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1050557999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002640                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002640                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67931.328742                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67931.328742                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6209515                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15497                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           400.691424                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11729493                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11729493                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6023186                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6023186                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6023186                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6023186                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5201278                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5201278                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5201278                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5201278                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 445421467251                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 445421467251                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 445421467251                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 445421467251                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11224464                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11224464                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11224464                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11224464                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.463388                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.463388                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.463388                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.463388                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85636.927550                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85636.927550                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85636.927550                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85636.927550                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1685317                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      4483022                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            21429                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          47255                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.646554                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    94.868733                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497133                       # number of writebacks
system.cpu3.dcache.writebacks::total           497133                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4700587                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4700587                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4700587                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4700587                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500691                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500691                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500691                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500691                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  53078025959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53078025959                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  53078025959                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  53078025959                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044607                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044607                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106009.546724                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106009.546724                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106009.546724                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106009.546724                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497133                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4880648                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4880648                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4331905                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4331905                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 372701208500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 372701208500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9212553                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9212553                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.470218                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.470218                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86036.330090                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86036.330090                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3942670                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3942670                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       389235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       389235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  40336707500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  40336707500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.042251                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.042251                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103630.730792                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103630.730792                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1142538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1142538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       869373                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       869373                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  72720258751                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  72720258751                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011911                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011911                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.432113                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.432113                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 83646.787686                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83646.787686                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       757917                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       757917                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111456                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111456                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12741318459                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12741318459                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055398                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055398                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114317.026082                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114317.026082                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18772                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18772                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          766                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          766                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     26874000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     26874000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039206                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35083.550914                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35083.550914                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          591                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          591                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16482000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16482000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030249                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030249                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27888.324873                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27888.324873                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18017                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18017                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          726                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          726                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6180000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6180000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18743                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18743                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.038734                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038734                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8512.396694                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8512.396694                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          716                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          716                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5521000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5521000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038201                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038201                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7710.893855                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7710.893855                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1107500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1107500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1050500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1050500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          648                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            648                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1283                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1283                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15213000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15213000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1931                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1931                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.664423                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.664423                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11857.365549                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11857.365549                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1282                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1282                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13930000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13930000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.663905                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.663905                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10865.834633                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10865.834633                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.273950                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6566390                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501386                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.096477                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.273950                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977311                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977311                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23030712                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23030712                       # Number of data accesses
system.cpu0.numPwrStateTransitions                258                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6232744.186047                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14199765.195038                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          129    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     75096500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    43984267500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    804024000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4559853                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4559853                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4559853                       # number of overall hits
system.cpu0.icache.overall_hits::total        4559853                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77934                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77934                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77934                       # number of overall misses
system.cpu0.icache.overall_misses::total        77934                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5850926495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5850926495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5850926495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5850926495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4637787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4637787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4637787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4637787                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016804                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016804                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016804                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016804                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75075.403482                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75075.403482                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75075.403482                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75075.403482                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14392                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              221                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.122172                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72832                       # number of writebacks
system.cpu0.icache.writebacks::total            72832                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5102                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5102                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5102                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5102                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72832                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72832                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72832                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72832                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5447768995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5447768995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5447768995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5447768995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015704                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015704                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015704                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015704                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74799.112959                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74799.112959                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74799.112959                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74799.112959                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72832                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4559853                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4559853                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77934                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77934                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5850926495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5850926495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4637787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4637787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016804                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016804                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75075.403482                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75075.403482                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5102                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5102                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72832                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72832                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5447768995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5447768995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015704                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015704                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74799.112959                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74799.112959                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4634164                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72864                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            63.600187                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9348406                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9348406                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7783265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7783265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7783265                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7783265                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5290170                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5290170                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5290170                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5290170                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 458182372804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 458182372804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 458182372804                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 458182372804                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13073435                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13073435                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13073435                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13073435                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.404650                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.404650                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.404650                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.404650                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86610.141603                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86610.141603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86610.141603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86610.141603                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2487448                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2425981                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            38960                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          25177                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.846201                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.357032                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549318                       # number of writebacks
system.cpu0.dcache.writebacks::total           549318                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4738195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4738195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4738195                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4738195                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       551975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       551975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       551975                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       551975                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57898562210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57898562210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57898562210                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57898562210                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042221                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042221                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042221                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042221                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104893.450265                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104893.450265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104893.450265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104893.450265                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549318                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6090116                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6090116                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4213951                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4213951                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 372576473500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 372576473500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10304067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10304067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.408960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.408960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88414.999012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88414.999012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3810404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3810404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       403547                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       403547                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  42585702000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  42585702000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105528.481193                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105528.481193                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1693149                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1693149                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1076219                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1076219                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  85605899304                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  85605899304                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.388615                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.388615                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79543.196416                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79543.196416                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       927791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       927791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148428                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148428                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15312860210                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15312860210                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053596                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053596                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 103166.924098                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 103166.924098                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16605                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1189                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1189                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27968500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27968500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23522.708158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23522.708158                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          955                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          955                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          234                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          234                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3547500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3547500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013151                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013151                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15160.256410                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15160.256410                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15612                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15612                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1538                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1538                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18896500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18896500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17150                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17150                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12286.410923                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12286.410923                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1532                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1532                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17365500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17365500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089329                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089329                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11335.182768                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11335.182768                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1354                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1354                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          813                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          813                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10621500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10621500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2167                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2167                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375173                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375173                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13064.575646                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13064.575646                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9806000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9806000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374250                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374250                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12091.245376                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12091.245376                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.921269                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8371992                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           551935                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.168438                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.921269                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26772995                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26772995                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               57930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4974                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               43088                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               44644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5003                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               53968                       # number of demand (read+write) hits
system.l2.demand_hits::total                   225358                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10350                       # number of overall hits
system.l2.overall_hits::.cpu0.data              57930                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4974                       # number of overall hits
system.l2.overall_hits::.cpu1.data              43088                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5401                       # number of overall hits
system.l2.overall_hits::.cpu2.data              44644                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5003                       # number of overall hits
system.l2.overall_hits::.cpu3.data              53968                       # number of overall hits
system.l2.overall_hits::total                  225358                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            487522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            449906                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            453133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            443664                       # number of demand (read+write) misses
system.l2.demand_misses::total                1928271                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62481                       # number of overall misses
system.l2.overall_misses::.cpu0.data           487522                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10577                       # number of overall misses
system.l2.overall_misses::.cpu1.data           449906                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10526                       # number of overall misses
system.l2.overall_misses::.cpu2.data           453133                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10462                       # number of overall misses
system.l2.overall_misses::.cpu3.data           443664                       # number of overall misses
system.l2.overall_misses::total               1928271                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5214280487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56283605180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    967794992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52158012212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    949569491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52504828206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    962811989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  51670359751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220711262308                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5214280487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56283605180                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    967794992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52158012212                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    949569491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52504828206                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    962811989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  51670359751                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220711262308                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          545452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          492994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497777                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2153629                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         545452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         492994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497777                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2153629                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.857890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.893795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.680149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912599                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.660890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.910313                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.676495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.891550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.857890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.893795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.680149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912599                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.660890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.910313                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.676495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.891550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83453.857765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115448.339111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91499.951971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115930.910484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90211.807999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115870.678600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92029.438826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 116462.818148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114460.707187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83453.857765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115448.339111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91499.951971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115930.910484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90211.807999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115870.678600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92029.438826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 116462.818148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114460.707187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             184586                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3813                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.409651                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    652242                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              931747                       # number of writebacks
system.l2.writebacks::total                    931747                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            381                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           9975                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3016                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3486                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5819                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33187                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           381                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          9975                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3016                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3486                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5819                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33187                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       477547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       446890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       449647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       437845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1895084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       477547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       446890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       449647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       437845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       830199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2725283                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4562876991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50718525724                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    606404995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47473481757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    582000492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47776908245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    599293998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  46981740286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199301232488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4562876991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50718525724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    606404995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47473481757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    582000492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47776908245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    599293998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  46981740286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  80394545979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 279695778467                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.852659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.875507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.458749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.906482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.433415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.903310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.453799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.879857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.852659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.875507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.458749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.906482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.433415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.903310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.453799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.879857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.265438                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73476.280048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106206.353980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85002.101906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106230.798982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84311.240330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106254.257773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85393.844115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107302.219475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105167.492569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73476.280048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106206.353980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85002.101906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106230.798982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84311.240330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106254.257773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85393.844115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107302.219475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96837.681061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102629.994194                       # average overall mshr miss latency
system.l2.replacements                        4619014                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938289                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938289                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1157315                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157315                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1157318                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157318                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       830199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         830199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  80394545979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  80394545979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96837.681061                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96837.681061                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              97                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              82                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  328                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                662                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       597000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       154000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       117500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       402000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          322                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          246                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.671233                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.698758                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.634058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.668687                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6091.836735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   684.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   716.463415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2297.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1919.184290                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          224                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           656                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1974500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4540000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3345500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3555000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13415000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.671233                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.695652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.662602                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.619565                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.662626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20147.959184                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20267.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20524.539877                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20789.473684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20449.695122                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           133                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                241                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          396                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              725                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       550500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       123000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       127000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       120500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       921000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          529                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            966                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.748582                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.743421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.801471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.718121                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750518                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1390.151515                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1088.495575                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1165.137615                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1126.168224                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1270.344828                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          395                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          721                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7935499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2337500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2168000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14558999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.746692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.794118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.711409                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.746377                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20089.870886                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20870.535714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20074.074074                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19981.132075                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20192.786408                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24140                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         130762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         107191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         107390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         106722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              452065                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14841820452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12216535940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  12161493946                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12520753960                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51740604298                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.904996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.971954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.969250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.964631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113502.550068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113969.791680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 113246.055927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117321.207998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114453.904412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8208                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          564                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          649                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          917                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10338                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       122554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       106627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       106741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       105805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12933662462                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11105896950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  11044930954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11401107471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46485597837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.848189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.966840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.963393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.956343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.927598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105534.396772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104156.517111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103474.119167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107755.847748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105236.034558                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5003                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5214280487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    967794992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    949569491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    962811989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8094456959                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.857890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.680149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.660890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.676495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83453.857765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91499.951971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90211.807999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92029.438826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86069.125311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          381                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3623                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3444                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         10891                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83155                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4562876991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    606404995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    582000492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    599293998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6350576476                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.852659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.458749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.433415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.453799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.694266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73476.280048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85002.101906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84311.240330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85393.844115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76370.350262                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        44203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        39995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        41237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        50055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            175490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       356760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       342715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       345743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       336942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1382160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  41441784728                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39941476272                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  40343334260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  39149605791                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160876201051                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       400963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       382710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1557650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.889758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.895495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.893439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.870658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116161.522390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116544.289780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 116685.903287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116190.934318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116394.774159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1767                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2452                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4902                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11958                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       354993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       340263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       342906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       332040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1370202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  37784863262                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36367584807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  36731977291                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  35580632815                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 146465058175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.885351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.889088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.886108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.857991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106438.333325                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106880.809277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107119.669213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107157.670205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106893.040716                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1556                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1567                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1520                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1608                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     33412000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       499498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       123998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       168999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     34204495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3076                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.494148                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.961538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.736842                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.506457                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21981.578947                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19979.920000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4428.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  4828.542857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21271.452114                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          493                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          507                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1027                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1101                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20031495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       366998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       470500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       655997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21524990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.333875                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.692308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.631579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.914286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.346772                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19504.863681                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20388.777778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19604.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20499.906250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19550.399637                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997984                       # Cycle average of tags in use
system.l2.tags.total_refs                     5048352                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4621147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.092446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.465271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.372147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.414925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.854956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.324705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.643126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.345963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.798045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.388351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    47.390494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.194770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.006483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.013359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.010049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.012469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.740476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38656027                       # Number of tag accesses
system.l2.tags.data_accesses                 38656027                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3974464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      30569792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        456576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28601664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        441792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28778176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        449152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28023040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     53102208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          174396864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3974464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       456576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       441792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       449152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5321984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59631808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59631808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         477653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         446901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         449659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         437860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       829722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2724951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931747                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931747                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         88738906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        682539811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10194093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        638596898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9864007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        642537928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10028335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        625677807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1185627007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3893804790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     88738906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10194093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9864007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10028335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118825341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1331415109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1331415109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1331415109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        88738906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       682539811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10194093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       638596898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9864007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       642537928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10028335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       625677807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1185627007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5225219899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    473898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    445254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    447916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    436426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    829607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000108131750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56808                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56808                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4613414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             878660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2724951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931750                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2724951                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931750                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8694                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2662                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            161653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            177084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            173264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            190674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            168804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            168265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            165355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           179022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           166413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           163212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           164115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           161169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56659                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 123925417102                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13581285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            174855235852                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45623.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64373.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1908143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  842824                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2724951                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  325565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  350016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  352885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  331634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  265830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  215350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  172510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  129426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  69972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  55679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  38226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  63823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  64018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       894369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.856197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.075291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.544870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       433887     48.51%     48.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       201081     22.48%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40708      4.55%     75.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74770      8.36%     83.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10705      1.20%     85.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8263      0.92%     86.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6829      0.76%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5968      0.67%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112158     12.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       894369                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.813107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.514299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.388188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1820      3.20%      3.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         21808     38.39%     41.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11508     20.26%     61.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          8193     14.42%     76.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          5291      9.31%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3090      5.44%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1973      3.47%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1318      2.32%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          890      1.57%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          490      0.86%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          198      0.35%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           74      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           36      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           23      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           19      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           24      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           18      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           16      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           12      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56808                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.315667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.239513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51053     89.87%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              787      1.39%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1322      2.33%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1179      2.08%     95.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              974      1.71%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              673      1.18%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              364      0.64%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              226      0.40%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              106      0.19%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               57      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56808                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              173840448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  556416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59461248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               174396864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59632000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3881.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1327.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3893.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1331.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44788237500                       # Total gap between requests
system.mem_ctrls.avgGap                      12248.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3974464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     30329472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       456576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28496256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       441792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28666624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       449152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27931264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     53094848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59461248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 88738906.238475292921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 677174122.616398572922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10194092.802133342251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 636243425.360398054123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9864006.533939789981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 640047276.641485691071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10028335.195594590157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 623628699.924845337868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1185462678.343066453934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1327606970.674467325211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       477653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       446901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       449659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       437860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       829722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931750                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1994921072                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30926606562                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    308086033                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28944874485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    292885523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29129270761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    305713026                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  28819089232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  54133789158                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1170758867625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32123.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64747.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43185.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64767.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42428.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64780.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43561.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65818.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65243.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1256516.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3129240660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1663234650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9516377640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410173180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3535409280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20196747870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190916160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40642099440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        907.426876                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    272741510                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1495520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43020029990                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3256575420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1730895705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9877697340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2439634860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3535409280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20198364960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        189554400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41228131965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        920.511379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    260891744                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1495520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43031879756                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1044                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11296899.617591                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16381840.905205                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          523    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     73714500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    38880013000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5908278500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4564494                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4564494                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4564494                       # number of overall hits
system.cpu1.icache.overall_hits::total        4564494                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16228                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16228                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16228                       # number of overall misses
system.cpu1.icache.overall_misses::total        16228                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1114307497                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1114307497                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1114307497                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1114307497                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4580722                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4580722                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4580722                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4580722                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003543                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003543                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003543                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003543                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68665.731883                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68665.731883                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68665.731883                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68665.731883                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2883                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15551                       # number of writebacks
system.cpu1.icache.writebacks::total            15551                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          677                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          677                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          677                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          677                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15551                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15551                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1055525499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1055525499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1055525499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1055525499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003395                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003395                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003395                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003395                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67875.088354                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67875.088354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67875.088354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67875.088354                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15551                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4564494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4564494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16228                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16228                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1114307497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1114307497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4580722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4580722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003543                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003543                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68665.731883                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68665.731883                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          677                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          677                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1055525499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1055525499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67875.088354                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67875.088354                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5165658                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           331.493166                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9176995                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9176995                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7383538                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7383538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7383538                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7383538                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5032396                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5032396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5032396                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5032396                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 437018686326                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 437018686326                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 437018686326                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 437018686326                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12415934                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12415934                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12415934                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12415934                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.405318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.405318                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.405318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.405318                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86841.076562                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86841.076562                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86841.076562                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86841.076562                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1573333                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2380354                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19836                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          24796                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.317050                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    95.997500                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       492288                       # number of writebacks
system.cpu1.dcache.writebacks::total           492288                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4536658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4536658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4536658                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4536658                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       495738                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       495738                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       495738                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       495738                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53424918973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53424918973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53424918973                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53424918973                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039928                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039928                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039928                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039928                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107768.456267                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107768.456267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107768.456267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107768.456267                       # average overall mshr miss latency
system.cpu1.dcache.replacements                492288                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5863710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5863710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4190388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4190388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 367873443000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 367873443000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10054098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10054098                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.416784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.416784                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87789.828293                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87789.828293                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3805649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3805649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       384739                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       384739                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  40996482500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  40996482500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106556.607206                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106556.607206                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1519828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1519828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       842008                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       842008                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69145243326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69145243326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.356506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.356506                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82119.461247                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82119.461247                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       731009                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       731009                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       110999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       110999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12428436473                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12428436473                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046997                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046997                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111968.904882                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111968.904882                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          690                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          690                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22788000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22788000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.039731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.039731                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33026.086957                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33026.086957                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          548                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          548                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031554                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031554                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28217.153285                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28217.153285                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15867                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15867                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16642                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046569                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046569                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8463.225806                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8463.225806                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          764                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          764                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5855000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5855000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045908                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045908                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7663.612565                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7663.612565                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1106000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1106000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1046000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1046000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1226                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1226                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14347000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14347000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1879                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1879                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.652475                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.652475                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11702.283850                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11702.283850                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1226                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1226                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13121000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13121000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.652475                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.652475                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10702.283850                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10702.283850                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.411824                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7917266                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           496444                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.947954                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.411824                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981619                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981619                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25400061                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25400061                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44788291500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688575                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1870036                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217691                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3687268                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1477041                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4928                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3624                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8552                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          173                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479183                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479183                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119774                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568810                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3175                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       218495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1653085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1484127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1499309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1498563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6494408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9322496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70065216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1990528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63058048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2038656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63695616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1979520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63664960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275815040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6116963                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60547712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8277084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.261547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.499857                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6265329     75.69%     75.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1925482     23.26%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34280      0.41%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  37171      0.45%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14822      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8277084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4325752028                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         754190794                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25716474                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753654967                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24946224                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         826573556                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109474943                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         746328244                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25074293                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
