Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 09:12:13 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_UART_String_timing_summary_routed.rpt -pb Top_UART_String_timing_summary_routed.pb -rpx Top_UART_String_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_UART_String
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.806        0.000                      0                  321        0.110        0.000                      0                  321        3.750        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.806        0.000                      0                  321        0.110        0.000                      0                  321        3.750        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 U_UART/U_Rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.920ns (24.710%)  route 2.803ns (75.290%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  U_UART/U_Rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_UART/U_Rx/tick_count_reg[2]/Q
                         net (fo=9, routed)           0.757     6.605    U_UART/U_Rx/tick_count[2]
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.729 r  U_UART/U_Rx/data_count[3]_i_3/O
                         net (fo=4, routed)           0.591     7.319    U_UART/U_Rx/data_count[3]_i_3_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.443 r  U_UART/U_Rx/data[7]_i_2/O
                         net (fo=4, routed)           0.815     8.259    U_UART/U_Rx/data[7]_i_2_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.154     8.413 r  U_UART/U_Rx/data[7]_i_1/O
                         net (fo=1, routed)           0.640     9.052    U_UART/U_Rx/data_next[7]
    SLICE_X5Y110         FDCE                                         r  U_UART/U_Rx/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.680    15.021    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X5Y110         FDCE                                         r  U_UART/U_Rx/data_reg[7]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y110         FDCE (Setup_fdce_C_CE)      -0.408    14.859    U_UART/U_Rx/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 U_UART/U_Rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.885ns (27.840%)  route 2.294ns (72.160%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  U_UART/U_Rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_UART/U_Rx/tick_count_reg[2]/Q
                         net (fo=9, routed)           0.757     6.605    U_UART/U_Rx/tick_count[2]
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.729 r  U_UART/U_Rx/data_count[3]_i_3/O
                         net (fo=4, routed)           0.591     7.319    U_UART/U_Rx/data_count[3]_i_3_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.443 r  U_UART/U_Rx/data[7]_i_2/O
                         net (fo=4, routed)           0.414     7.858    U_UART/U_Rx/data[7]_i_2_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.119     7.977 r  U_UART/U_Rx/data[5]_i_1/O
                         net (fo=1, routed)           0.531     8.508    U_UART/U_Rx/data_next[5]
    SLICE_X7Y108         FDCE                                         r  U_UART/U_Rx/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.681    15.022    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  U_UART/U_Rx/data_reg[5]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X7Y108         FDCE (Setup_fdce_C_CE)      -0.413    14.855    U_UART/U_Rx/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 U_UART/U_Rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.294%)  route 2.495ns (73.706%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  U_UART/U_Rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_UART/U_Rx/tick_count_reg[2]/Q
                         net (fo=9, routed)           0.757     6.605    U_UART/U_Rx/tick_count[2]
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.729 r  U_UART/U_Rx/data_count[3]_i_3/O
                         net (fo=4, routed)           0.591     7.319    U_UART/U_Rx/data_count[3]_i_3_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.443 r  U_UART/U_Rx/data[7]_i_2/O
                         net (fo=4, routed)           0.815     8.259    U_UART/U_Rx/data[7]_i_2_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.383 r  U_UART/U_Rx/data[6]_i_1/O
                         net (fo=1, routed)           0.331     8.714    U_UART/U_Rx/data_next[6]
    SLICE_X4Y110         FDCE                                         r  U_UART/U_Rx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.680    15.021    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  U_UART/U_Rx/data_reg[6]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y110         FDCE (Setup_fdce_C_CE)      -0.205    15.062    U_UART/U_Rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 U_UART/U_Rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.890ns (26.721%)  route 2.441ns (73.279%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  U_UART/U_Rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_UART/U_Rx/tick_count_reg[2]/Q
                         net (fo=9, routed)           0.757     6.605    U_UART/U_Rx/tick_count[2]
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.729 r  U_UART/U_Rx/data_count[3]_i_3/O
                         net (fo=4, routed)           0.465     7.194    U_UART/U_Rx/data_count[3]_i_3_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  U_UART/U_Rx/data[3]_i_2/O
                         net (fo=4, routed)           0.605     7.923    U_UART/U_Rx/data[3]_i_2_n_0
    SLICE_X6Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.047 r  U_UART/U_Rx/data[3]_i_1/O
                         net (fo=1, routed)           0.613     8.660    U_UART/U_Rx/data_next[3]
    SLICE_X7Y109         FDCE                                         r  U_UART/U_Rx/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.680    15.021    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  U_UART/U_Rx/data_reg[3]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.062    U_UART/U_Rx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 U_UART/U_btn_Debounce/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_btn_Debounce/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.027ns (29.389%)  route 2.468ns (70.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_btn_Debounce/clk_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  U_UART/U_btn_Debounce/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.478     5.807 f  U_UART/U_btn_Debounce/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.877     6.684    U_UART/U_btn_Debounce/count_reg[3]
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.301     6.985 r  U_UART/U_btn_Debounce/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.450     7.435    U_UART/U_btn_Debounce/count_reg[9]_i_2_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  U_UART/U_btn_Debounce/count_reg[8]_i_2/O
                         net (fo=8, routed)           1.141     8.700    U_UART/U_btn_Debounce/count_reg[8]_i_2_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.824 r  U_UART/U_btn_Debounce/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.824    U_UART/U_btn_Debounce/count_next[4]
    SLICE_X6Y105         FDCE                                         r  U_UART/U_btn_Debounce/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.682    15.023    U_UART/U_btn_Debounce/clk_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  U_UART/U_btn_Debounce/count_reg_reg[4]/C
                         clock pessimism              0.306    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X6Y105         FDCE (Setup_fdce_C_D)        0.079    15.373    U_UART/U_btn_Debounce/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 U_UART/U_Rx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.058ns (31.125%)  route 2.341ns (68.875%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  U_UART/U_Rx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_UART/U_Rx/tick_count_reg[3]/Q
                         net (fo=11, routed)          1.056     6.841    U_UART/U_Rx/tick_count[3]
    SLICE_X6Y107         LUT5 (Prop_lut5_I0_O)        0.150     6.991 r  U_UART/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.495     7.486    U_UART/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.328     7.814 r  U_UART/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.790     8.604    U_UART/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.124     8.728 r  U_UART/U_Rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.728    U_UART/U_Rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y109         FDCE                                         r  U_UART/U_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.681    15.022    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_UART/U_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.031    15.285    U_UART/U_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 U_UART/U_Tx/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.842ns (25.217%)  route 2.497ns (74.783%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_Tx/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  U_UART/U_Tx/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  U_UART/U_Tx/data_count_reg[1]/Q
                         net (fo=6, routed)           1.334     7.083    U_Tx_Mem/uregister/tx_reg[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I2_O)        0.299     7.382 r  U_Tx_Mem/uregister/tx_i_3/O
                         net (fo=1, routed)           1.163     8.544    U_UART/U_Tx/tx_reg_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.124     8.668 r  U_UART/U_Tx/tx_i_2/O
                         net (fo=1, routed)           0.000     8.668    U_UART/U_Tx/tx_i_2_n_0
    SLICE_X4Y108         FDPE                                         r  U_UART/U_Tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.681    15.022    U_UART/U_Tx/clk_IBUF_BUFG
    SLICE_X4Y108         FDPE                                         r  U_UART/U_Tx/tx_reg/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y108         FDPE (Setup_fdpe_C_D)        0.029    15.283    U_UART/U_Tx/tx_reg
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 U_UART/U_Rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.916ns (31.195%)  route 2.020ns (68.805%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.808     5.329    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  U_UART/U_Rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U_UART/U_Rx/tick_count_reg[2]/Q
                         net (fo=9, routed)           0.757     6.605    U_UART/U_Rx/tick_count[2]
    SLICE_X6Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.729 r  U_UART/U_Rx/data_count[3]_i_3/O
                         net (fo=4, routed)           0.465     7.194    U_UART/U_Rx/data_count[3]_i_3_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  U_UART/U_Rx/data[3]_i_2/O
                         net (fo=4, routed)           0.605     7.923    U_UART/U_Rx/data[3]_i_2_n_0
    SLICE_X6Y109         LUT5 (Prop_lut5_I2_O)        0.150     8.073 r  U_UART/U_Rx/data[0]_i_1/O
                         net (fo=1, routed)           0.193     8.266    U_UART/U_Rx/data_next[0]
    SLICE_X6Y109         FDCE                                         r  U_UART/U_Rx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.680    15.021    U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X6Y109         FDCE                                         r  U_UART/U_Rx/data_reg[0]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y109         FDCE (Setup_fdce_C_CE)      -0.373    14.894    U_UART/U_Rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 U_Rx_Mem/ufifo_cu/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/w_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.092%)  route 2.472ns (74.908%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.806     5.327    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_Rx_Mem/ufifo_cu/r_ptr_reg[0]/Q
                         net (fo=16, routed)          1.170     6.953    U_Rx_Mem/ufifo_cu/r_ptr_reg[3]_0[0]
    SLICE_X7Y112         LUT6 (Prop_lut6_I0_O)        0.124     7.077 r  U_Rx_Mem/ufifo_cu/w_rdata[7]_i_4/O
                         net (fo=1, routed)           0.433     7.510    U_Rx_Mem/ufifo_cu/w_rdata[7]_i_4_n_0
    SLICE_X7Y112         LUT3 (Prop_lut3_I1_O)        0.124     7.634 r  U_Rx_Mem/ufifo_cu/w_rdata[7]_i_3/O
                         net (fo=8, routed)           0.869     8.503    U_Rx_Mem/ufifo_cu/w_rdata[7]_i_3_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I4_O)        0.124     8.627 r  U_Rx_Mem/ufifo_cu/w_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.627    U_Rx_Mem/uregister/D[2]
    SLICE_X7Y111         FDRE                                         r  U_Rx_Mem/uregister/w_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.679    15.020    U_Rx_Mem/uregister/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  U_Rx_Mem/uregister/w_rdata_reg[2]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.031    15.283    U_Rx_Mem/uregister/w_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 U_Rx_Mem/ufifo_cu/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/w_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.828ns (25.107%)  route 2.470ns (74.893%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.806     5.327    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_Rx_Mem/ufifo_cu/r_ptr_reg[0]/Q
                         net (fo=16, routed)          1.170     6.953    U_Rx_Mem/ufifo_cu/r_ptr_reg[3]_0[0]
    SLICE_X7Y112         LUT6 (Prop_lut6_I0_O)        0.124     7.077 r  U_Rx_Mem/ufifo_cu/w_rdata[7]_i_4/O
                         net (fo=1, routed)           0.433     7.510    U_Rx_Mem/ufifo_cu/w_rdata[7]_i_4_n_0
    SLICE_X7Y112         LUT3 (Prop_lut3_I1_O)        0.124     7.634 r  U_Rx_Mem/ufifo_cu/w_rdata[7]_i_3/O
                         net (fo=8, routed)           0.867     8.501    U_Rx_Mem/ufifo_cu/w_rdata[7]_i_3_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I4_O)        0.124     8.625 r  U_Rx_Mem/ufifo_cu/w_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.625    U_Rx_Mem/uregister/D[1]
    SLICE_X7Y111         FDRE                                         r  U_Rx_Mem/uregister/w_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.679    15.020    U_Rx_Mem/uregister/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  U_Rx_Mem/uregister/w_rdata_reg[1]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.029    15.281    U_Rx_Mem/uregister/w_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  6.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_4_4/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_4_4/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_4_4/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_4_4/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_4_4/DP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_4_4/DP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_4_4/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_4_4/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_4_4/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_4_4/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_5_5/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_5_5/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_5_5/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_5_5/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_5_5/DP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_5_5/DP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_5_5/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_5_5/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_5_5/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_5_5/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_6_6/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_6_6/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_6_6/DP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_6_6/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_6_6/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_6_6/SP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_7_7/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_7_7/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_7_7/DP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Rx_Mem/uregister/ram_reg_0_15_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.335%)  route 0.295ns (67.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/ufifo_cu/clk_IBUF_BUFG
    SLICE_X5Y111         FDCE                                         r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_Rx_Mem/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.295     1.992    U_Rx_Mem/uregister/ram_reg_0_15_7_7/A0
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Rx_Mem/uregister/ram_reg_0_15_7_7/WCLK
    SLICE_X6Y110         RAMD32                                       r  U_Rx_Mem/uregister/ram_reg_0_15_7_7/SP/CLK
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y110         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    U_Rx_Mem/uregister/ram_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_Rx_Mem/uregister/w_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx_Mem/uregister/ram_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.493%)  route 0.169ns (54.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/uregister/clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  U_Rx_Mem/uregister/w_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_Rx_Mem/uregister/w_rdata_reg[6]/Q
                         net (fo=3, routed)           0.169     1.866    U_Tx_Mem/uregister/ram_reg_0_15_6_6/D
    SLICE_X2Y110         RAMD32                                       r  U_Tx_Mem/uregister/ram_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.948     2.076    U_Tx_Mem/uregister/ram_reg_0_15_6_6/WCLK
    SLICE_X2Y110         RAMD32                                       r  U_Tx_Mem/uregister/ram_reg_0_15_6_6/SP/CLK
                         clock pessimism             -0.482     1.594    
    SLICE_X2Y110         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.740    U_Tx_Mem/uregister/ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_Rx_Mem/uregister/w_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx_Mem/uregister/ram_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.480%)  route 0.169ns (54.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.672     1.556    U_Rx_Mem/uregister/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  U_Rx_Mem/uregister/w_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_Rx_Mem/uregister/w_rdata_reg[2]/Q
                         net (fo=3, routed)           0.169     1.866    U_Tx_Mem/uregister/ram_reg_0_15_2_2/D
    SLICE_X2Y112         RAMD32                                       r  U_Tx_Mem/uregister/ram_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.946     2.074    U_Tx_Mem/uregister/ram_reg_0_15_2_2/WCLK
    SLICE_X2Y112         RAMD32                                       r  U_Tx_Mem/uregister/ram_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.482     1.592    
    SLICE_X2Y112         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.738    U_Tx_Mem/uregister/ram_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X4Y112   U_Rx_Mem/ufifo_cu/empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y112   U_Rx_Mem/ufifo_cu/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y111   U_Rx_Mem/ufifo_cu/r_ptr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y111   U_Rx_Mem/ufifo_cu/r_ptr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y112   U_Rx_Mem/ufifo_cu/r_ptr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y112   U_Rx_Mem/ufifo_cu/r_ptr_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y111   U_Rx_Mem/ufifo_cu/w_ptr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y111   U_Rx_Mem/ufifo_cu/w_ptr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y111   U_Rx_Mem/uregister/w_rdata_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_5_5/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_6_6/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_7_7/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y110   U_Rx_Mem/uregister/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y111   U_Rx_Mem/uregister/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y111   U_Rx_Mem/uregister/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_4_4/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_5_5/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_6_6/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_7_7/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110   U_Tx_Mem/uregister/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y111   U_Rx_Mem/uregister/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y111   U_Rx_Mem/uregister/ram_reg_0_15_0_0/SP/CLK



