Analysis & Synthesis report for ProcesadorMulticicleMemoria
Tue Apr 03 15:36:50 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state
 10. State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "proc:proc0"
 18. SignalTap II Logic Analyzer Settings
 19. Elapsed Time Per Partition
 20. Connections to In-System Debugging Instance "auto_signaltap_0"
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 03 15:36:50 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ProcesadorMulticicleMemoria                     ;
; Top-level Entity Name              ; sisa                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,315                                           ;
;     Total combinational functions  ; 1,075                                           ;
;     Dedicated logic registers      ; 1,730                                           ;
; Total registers                    ; 1730                                            ;
; Total pins                         ; 41                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 13,440                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+----------------------------------------------------------------------------+--------------------+-----------------------------+
; Option                                                                     ; Setting            ; Default Value               ;
+----------------------------------------------------------------------------+--------------------+-----------------------------+
; Device                                                                     ; EP2C20F484C7       ;                             ;
; Top-level entity name                                                      ; sisa               ; ProcesadorMulticicleMemoria ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX               ;
; Use smart compilation                                                      ; Off                ; Off                         ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                          ;
; Enable compact report table                                                ; Off                ; Off                         ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                        ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                         ;
; Preserve fewer node names                                                  ; On                 ; On                          ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                         ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                   ;
; State Machine Processing                                                   ; Auto               ; Auto                        ;
; Safe State Machine                                                         ; Off                ; Off                         ;
; Extract Verilog State Machines                                             ; On                 ; On                          ;
; Extract VHDL State Machines                                                ; On                 ; On                          ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                         ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                        ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                          ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                          ;
; Parallel Synthesis                                                         ; On                 ; On                          ;
; DSP Block Balancing                                                        ; Auto               ; Auto                        ;
; NOT Gate Push-Back                                                         ; On                 ; On                          ;
; Power-Up Don't Care                                                        ; On                 ; On                          ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                         ;
; Remove Duplicate Registers                                                 ; On                 ; On                          ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                         ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                         ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                         ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                         ;
; Ignore SOFT Buffers                                                        ; On                 ; On                          ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                         ;
; Optimization Technique                                                     ; Balanced           ; Balanced                    ;
; Carry Chain Length                                                         ; 70                 ; 70                          ;
; Auto Carry Chains                                                          ; On                 ; On                          ;
; Auto Open-Drain Pins                                                       ; On                 ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                         ;
; Auto ROM Replacement                                                       ; On                 ; On                          ;
; Auto RAM Replacement                                                       ; On                 ; On                          ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                        ;
; Auto Clock Enable Replacement                                              ; On                 ; On                          ;
; Strict RAM Replacement                                                     ; Off                ; Off                         ;
; Allow Synchronous Control Signals                                          ; On                 ; On                          ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                         ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                         ;
; Auto Resource Sharing                                                      ; Off                ; Off                         ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                         ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                         ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                          ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                         ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                         ;
; Report Parameter Settings                                                  ; On                 ; On                          ;
; Report Source Assignments                                                  ; On                 ; On                          ;
; Report Connectivity Checks                                                 ; On                 ; On                          ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                         ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                           ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation          ;
; HDL message level                                                          ; Level2             ; Level2                      ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                         ;
; Clock MUX Protection                                                       ; On                 ; On                          ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                         ;
; Block Design Naming                                                        ; Auto               ; Auto                        ;
; SDC constraint protection                                                  ; Off                ; Off                         ;
; Synthesis Effort                                                           ; Auto               ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                          ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                         ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                      ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                        ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                          ;
; Synthesis Seed                                                             ; 1                  ; 1                           ;
+----------------------------------------------------------------------------+--------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+--------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+--------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; ../ProcesadorMulticicle/unidad_control.vhd ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/unidad_control.vhd            ;         ;
; ../ProcesadorMulticicle/regfile.vhd        ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/regfile.vhd                   ;         ;
; ../ProcesadorMulticicle/proc.vhd           ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/proc.vhd                      ;         ;
; ../ProcesadorMulticicle/multi.vhd          ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/multi.vhd                     ;         ;
; ../ProcesadorMulticicle/datapath.vhd       ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/datapath.vhd                  ;         ;
; ../ProcesadorMulticicle/control_l.vhd      ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/control_l.vhd                 ;         ;
; ../ProcesadorMulticicle/alu.vhd            ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicle/alu.vhd                       ;         ;
; SRAMController.vhd                         ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/SRAMController.vhd     ;         ;
; sisa.vhd                                   ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/sisa.vhd               ;         ;
; MemoryController.vhd                       ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/MemoryController.vhd   ;         ;
; sld_signaltap.vhd                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;         ;
; sld_signaltap_impl.vhd                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;         ;
; sld_ela_control.vhd                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;         ;
; lpm_shiftreg.tdf                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                   ;         ;
; dffeea.inc                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                         ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                     ;         ;
; sld_mbpmg.vhd                              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;         ;
; sld_ela_trigger_flow_mgr.vhd               ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;         ;
; sld_buffer_manager.vhd                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_qs14.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/altsyncram_qs14.tdf ;         ;
; altdpram.tdf                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                       ;         ;
; memmodes.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                     ;         ;
; a_hdffe.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                        ;         ;
; alt_le_rden_reg.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;         ;
; altsyncram.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                     ;         ;
; lpm_mux.tdf                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;         ;
; muxlut.inc                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                         ;         ;
; bypassff.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mux_aoc.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/mux_aoc.tdf         ;         ;
; lpm_decode.tdf                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;         ;
; declut.inc                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                         ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                    ;         ;
; db/decode_rqf.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/decode_rqf.tdf      ;         ;
; lpm_counter.tdf                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; cmpconst.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                       ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                    ;         ;
; alt_counter_stratix.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;         ;
; db/cntr_fdi.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/cntr_fdi.tdf        ;         ;
; db/cmpr_bcc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/cmpr_bcc.tdf        ;         ;
; db/cntr_02j.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/cntr_02j.tdf        ;         ;
; db/cntr_sbi.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/cntr_sbi.tdf        ;         ;
; db/cmpr_8cc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/cmpr_8cc.tdf        ;         ;
; db/cntr_gui.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/cntr_gui.tdf        ;         ;
; db/cmpr_5cc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleMemoria/db/cmpr_5cc.tdf        ;         ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;         ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                        ;         ;
; sld_jtag_hub.vhd                           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;         ;
+--------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 2,315    ;
;                                             ;          ;
; Total combinational functions               ; 1075     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 567      ;
;     -- 3 input functions                    ; 361      ;
;     -- <=2 input functions                  ; 147      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1001     ;
;     -- arithmetic mode                      ; 74       ;
;                                             ;          ;
; Total registers                             ; 1730     ;
;     -- Dedicated logic registers            ; 1730     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 41       ;
; Total memory bits                           ; 13440    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1054     ;
; Total fan-out                               ; 10435    ;
; Average fan-out                             ; 3.53     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sisa                                                                                                   ; 1075 (5)          ; 1730 (4)     ; 13440       ; 0            ; 0       ; 0         ; 41   ; 0            ; |sisa                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |MemoryController:mem_ctrl0|                                                                         ; 78 (0)            ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SRAMController:controller0|                                                                      ; 78 (78)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0                                                                                                                                                                                                                                                                                 ; work         ;
;    |proc:proc0|                                                                                         ; 318 (0)           ; 162 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |datapath:datapath0|                                                                              ; 259 (41)          ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0                                                                                                                                                                                                                                                                                                         ; work         ;
;          |alu:alu0|                                                                                     ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0                                                                                                                                                                                                                                                                                                ; work         ;
;          |regfile:regfile0|                                                                             ; 170 (170)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0                                                                                                                                                                                                                                                                                        ; work         ;
;       |unidad_control:unidad_control0|                                                                  ; 59 (33)           ; 34 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0                                                                                                                                                                                                                                                                                             ; work         ;
;          |control_l:control_l0|                                                                         ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0                                                                                                                                                                                                                                                                        ; work         ;
;          |multi:multi0|                                                                                 ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 554 (1)           ; 1473 (210)   ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 553 (0)           ; 1263 (0)     ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 553 (20)          ; 1263 (446)   ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_qs14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 13440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 247 (1)           ; 541 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 210 (0)           ; 525 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 315 (315)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 210 (0)           ; 210 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 36 (36)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 172 (12)          ; 154 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_fdi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fdi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 105 (105)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 21 (21)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 105          ; 128          ; 105          ; 13440 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state            ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; Name            ; state.RES_ST ; state.WR_ST ; state.RD_ST ; state.BRANCH_ST ; state.IDLE_ST ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; state.IDLE_ST   ; 0            ; 0           ; 0           ; 0               ; 0             ;
; state.BRANCH_ST ; 0            ; 0           ; 0           ; 1               ; 1             ;
; state.RD_ST     ; 0            ; 0           ; 1           ; 0               ; 1             ;
; state.WR_ST     ; 0            ; 1           ; 0           ; 0               ; 1             ;
; state.RES_ST    ; 1            ; 0           ; 0           ; 0               ; 1             ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state ;
+-------------+------------+-------------+-------------------------------------------+
; Name        ; state.DEMW ; state.FETCH ; state.IDLE                                ;
+-------------+------------+-------------+-------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0                                         ;
; state.FETCH ; 0          ; 1           ; 1                                         ;
; state.DEMW  ; 1          ; 0           ; 1                                         ;
+-------------+------------+-------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                          ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; Latch Name                                                               ; Latch Enable Signal                                                      ; Free of Timing Hazards ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[1]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[0]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|op[0]     ; GND                                                                      ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|op[1]     ; GND                                                                      ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[2]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[3]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[4]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[5]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[6]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[8]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[9]  ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[10] ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[11] ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[12] ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[13] ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[14] ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15] ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N          ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_LB_N          ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N          ; MemoryController:mem_ctrl0|SRAMController:controller0|WideOr0            ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N          ; MemoryController:mem_ctrl0|SRAMController:controller0|WideOr1            ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[1]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[10]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[12]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[13]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[14]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[6]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[9]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[8]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[11]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]       ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[0]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[2]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[3]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[4]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[5]        ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]_464     ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[1]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[2]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[3]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[4]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[5]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[6]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[7]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[8]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[9]$latch   ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[10]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[11]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[12]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[13]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[14]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[15]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST    ; yes                    ;
; Number of user-specified and inferred latches = 55                       ;                                                                          ;                        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------------------+----------------------------------------+
; Register name                                       ; Reason for Removal                     ;
+-----------------------------------------------------+----------------------------------------+
; proc:proc0|unidad_control:unidad_control0|new_pc[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1               ;                                        ;
+-----------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1730  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 44    ;
; Number of registers using Asynchronous Clear ; 555   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 676   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|bus_ir[6]                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|new_pc[7]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|Mux14                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|data_ext                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 105                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 105                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 12796                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_node_crc_loword                             ; 65123                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 336                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:proc0"                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 105                 ; 105              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                    ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                               ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------+---------+
; CLOCK_50                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                        ; N/A     ;
; SRAM_ADDR[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[1]~0                       ; N/A     ;
; SRAM_ADDR[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[1]~0                       ; N/A     ;
; SRAM_ADDR[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[11]~10                     ; N/A     ;
; SRAM_ADDR[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[11]~10                     ; N/A     ;
; SRAM_ADDR[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[12]~11                     ; N/A     ;
; SRAM_ADDR[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[12]~11                     ; N/A     ;
; SRAM_ADDR[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[13]~12                     ; N/A     ;
; SRAM_ADDR[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[13]~12                     ; N/A     ;
; SRAM_ADDR[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[14]~13                     ; N/A     ;
; SRAM_ADDR[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[14]~13                     ; N/A     ;
; SRAM_ADDR[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[15]~14                     ; N/A     ;
; SRAM_ADDR[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[15]~14                     ; N/A     ;
; SRAM_ADDR[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_ADDR[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_ADDR[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_ADDR[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_ADDR[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_ADDR[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_ADDR[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[2]~1                       ; N/A     ;
; SRAM_ADDR[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[2]~1                       ; N/A     ;
; SRAM_ADDR[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[3]~2                       ; N/A     ;
; SRAM_ADDR[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[3]~2                       ; N/A     ;
; SRAM_ADDR[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[4]~3                       ; N/A     ;
; SRAM_ADDR[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[4]~3                       ; N/A     ;
; SRAM_ADDR[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[5]~4                       ; N/A     ;
; SRAM_ADDR[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[5]~4                       ; N/A     ;
; SRAM_ADDR[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[6]~5                       ; N/A     ;
; SRAM_ADDR[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[6]~5                       ; N/A     ;
; SRAM_ADDR[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[7]~6                       ; N/A     ;
; SRAM_ADDR[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[7]~6                       ; N/A     ;
; SRAM_ADDR[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[8]~7                       ; N/A     ;
; SRAM_ADDR[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[8]~7                       ; N/A     ;
; SRAM_ADDR[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[9]~8                       ; N/A     ;
; SRAM_ADDR[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[9]~8                       ; N/A     ;
; SRAM_ADDR[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[10]~9                      ; N/A     ;
; SRAM_ADDR[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[10]~9                      ; N/A     ;
; SRAM_CE_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_CE_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                            ; N/A     ;
; SRAM_DQ[0]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                    ; N/A     ;
; SRAM_DQ[0]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]~0                                                    ; N/A     ;
; SRAM_DQ[10]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~10                                                  ; N/A     ;
; SRAM_DQ[10]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~10                                                  ; N/A     ;
; SRAM_DQ[11]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~11                                                  ; N/A     ;
; SRAM_DQ[11]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~11                                                  ; N/A     ;
; SRAM_DQ[12]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~12                                                  ; N/A     ;
; SRAM_DQ[12]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~12                                                  ; N/A     ;
; SRAM_DQ[13]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~13                                                  ; N/A     ;
; SRAM_DQ[13]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~13                                                  ; N/A     ;
; SRAM_DQ[14]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~14                                                  ; N/A     ;
; SRAM_DQ[14]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~14                                                  ; N/A     ;
; SRAM_DQ[15]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~15                                                  ; N/A     ;
; SRAM_DQ[15]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~15                                                  ; N/A     ;
; SRAM_DQ[1]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~1                                                    ; N/A     ;
; SRAM_DQ[1]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]~1                                                    ; N/A     ;
; SRAM_DQ[2]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~2                                                    ; N/A     ;
; SRAM_DQ[2]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]~2                                                    ; N/A     ;
; SRAM_DQ[3]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~3                                                    ; N/A     ;
; SRAM_DQ[3]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]~3                                                    ; N/A     ;
; SRAM_DQ[4]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~4                                                    ; N/A     ;
; SRAM_DQ[4]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]~4                                                    ; N/A     ;
; SRAM_DQ[5]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~5                                                    ; N/A     ;
; SRAM_DQ[5]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]~5                                                    ; N/A     ;
; SRAM_DQ[6]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~6                                                    ; N/A     ;
; SRAM_DQ[6]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]~6                                                    ; N/A     ;
; SRAM_DQ[7]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~7                                                    ; N/A     ;
; SRAM_DQ[7]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]~7                                                    ; N/A     ;
; SRAM_DQ[8]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~8                                                    ; N/A     ;
; SRAM_DQ[8]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~8                                                    ; N/A     ;
; SRAM_DQ[9]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~9                                                    ; N/A     ;
; SRAM_DQ[9]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~9                                                    ; N/A     ;
; SRAM_LB_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_LB_N ; N/A     ;
; SRAM_LB_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_LB_N ; N/A     ;
; SRAM_OE_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N ; N/A     ;
; SRAM_OE_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N ; N/A     ;
; SRAM_UB_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N ; N/A     ;
; SRAM_UB_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N ; N/A     ;
; SRAM_WE_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N ; N/A     ;
; SRAM_WE_N                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N ; N/A     ;
; proc:proc0|addr_m[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[0]~15_wirecell             ; N/A     ;
; proc:proc0|addr_m[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[0]~15_wirecell             ; N/A     ;
; proc:proc0|addr_m[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[10]~9                      ; N/A     ;
; proc:proc0|addr_m[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[10]~9                      ; N/A     ;
; proc:proc0|addr_m[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[11]~10                     ; N/A     ;
; proc:proc0|addr_m[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[11]~10                     ; N/A     ;
; proc:proc0|addr_m[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[12]~11                     ; N/A     ;
; proc:proc0|addr_m[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[12]~11                     ; N/A     ;
; proc:proc0|addr_m[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[13]~12                     ; N/A     ;
; proc:proc0|addr_m[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[13]~12                     ; N/A     ;
; proc:proc0|addr_m[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[14]~13                     ; N/A     ;
; proc:proc0|addr_m[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[14]~13                     ; N/A     ;
; proc:proc0|addr_m[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[15]~14                     ; N/A     ;
; proc:proc0|addr_m[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[15]~14                     ; N/A     ;
; proc:proc0|addr_m[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[1]~0                       ; N/A     ;
; proc:proc0|addr_m[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[1]~0                       ; N/A     ;
; proc:proc0|addr_m[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[2]~1                       ; N/A     ;
; proc:proc0|addr_m[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[2]~1                       ; N/A     ;
; proc:proc0|addr_m[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[3]~2                       ; N/A     ;
; proc:proc0|addr_m[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[3]~2                       ; N/A     ;
; proc:proc0|addr_m[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[4]~3                       ; N/A     ;
; proc:proc0|addr_m[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[4]~3                       ; N/A     ;
; proc:proc0|addr_m[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[5]~4                       ; N/A     ;
; proc:proc0|addr_m[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[5]~4                       ; N/A     ;
; proc:proc0|addr_m[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[6]~5                       ; N/A     ;
; proc:proc0|addr_m[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[6]~5                       ; N/A     ;
; proc:proc0|addr_m[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[7]~6                       ; N/A     ;
; proc:proc0|addr_m[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[7]~6                       ; N/A     ;
; proc:proc0|addr_m[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[8]~7                       ; N/A     ;
; proc:proc0|addr_m[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[8]~7                       ; N/A     ;
; proc:proc0|addr_m[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[9]~8                       ; N/A     ;
; proc:proc0|addr_m[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|addr_m[9]~8                       ; N/A     ;
; proc:proc0|boot                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                           ; N/A     ;
; proc:proc0|boot                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                           ; N/A     ;
; proc:proc0|clk                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_proc                                                        ; N/A     ;
; proc:proc0|clk                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_proc                                                        ; N/A     ;
; proc:proc0|data_wr[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~232         ; N/A     ;
; proc:proc0|data_wr[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~232         ; N/A     ;
; proc:proc0|data_wr[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~237         ; N/A     ;
; proc:proc0|data_wr[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~237         ; N/A     ;
; proc:proc0|data_wr[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~242         ; N/A     ;
; proc:proc0|data_wr[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~242         ; N/A     ;
; proc:proc0|data_wr[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~247         ; N/A     ;
; proc:proc0|data_wr[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~247         ; N/A     ;
; proc:proc0|data_wr[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~252         ; N/A     ;
; proc:proc0|data_wr[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~252         ; N/A     ;
; proc:proc0|data_wr[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~257         ; N/A     ;
; proc:proc0|data_wr[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~257         ; N/A     ;
; proc:proc0|data_wr[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~262         ; N/A     ;
; proc:proc0|data_wr[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~262         ; N/A     ;
; proc:proc0|data_wr[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~267         ; N/A     ;
; proc:proc0|data_wr[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~267         ; N/A     ;
; proc:proc0|data_wr[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~272         ; N/A     ;
; proc:proc0|data_wr[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~272         ; N/A     ;
; proc:proc0|data_wr[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~277         ; N/A     ;
; proc:proc0|data_wr[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~277         ; N/A     ;
; proc:proc0|data_wr[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~282         ; N/A     ;
; proc:proc0|data_wr[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~282         ; N/A     ;
; proc:proc0|data_wr[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~287         ; N/A     ;
; proc:proc0|data_wr[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~287         ; N/A     ;
; proc:proc0|data_wr[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~292         ; N/A     ;
; proc:proc0|data_wr[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~292         ; N/A     ;
; proc:proc0|data_wr[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~297         ; N/A     ;
; proc:proc0|data_wr[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~297         ; N/A     ;
; proc:proc0|data_wr[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~302         ; N/A     ;
; proc:proc0|data_wr[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~302         ; N/A     ;
; proc:proc0|data_wr[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~307         ; N/A     ;
; proc:proc0|data_wr[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~307         ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[10]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[10]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[11]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[11]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[12]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[12]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[13]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[13]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[14]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[14]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[15]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[15]            ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[1]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[1]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[2]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[2]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[3]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[3]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[4]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[4]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[5]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[5]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[6]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[6]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[7]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[7]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[8]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[8]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[9]             ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[9]             ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 03 15:36:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/aprenentatge/tarea7a/display16.vhd
    Info (12022): Found design unit 1: Display7-Structure
    Info (12023): Found entity 1: Display7
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/unidad_control.vhd
    Info (12022): Found design unit 1: unidad_control-Structure
    Info (12023): Found entity 1: unidad_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/proc.vhd
    Info (12022): Found design unit 1: proc-Structure
    Info (12023): Found entity 1: proc
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/multi.vhd
    Info (12022): Found design unit 1: multi-Structure
    Info (12023): Found entity 1: multi
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/memory.vhd
    Info (12022): Found design unit 1: memory-comportament
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/datapath.vhd
    Info (12022): Found design unit 1: datapath-Structure
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/control_l.vhd
    Info (12022): Found design unit 1: control_l-Structure
    Info (12023): Found entity 1: control_l
Info (12021): Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec-2018/procesadormulticicle/alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-comportament
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file sisa.vhd
    Info (12022): Found design unit 1: sisa-Structure
    Info (12023): Found entity 1: sisa
Info (12021): Found 2 design units, including 1 entities, in source file memorycontroller.vhd
    Info (12022): Found design unit 1: MemoryController-comportament
    Info (12023): Found entity 1: MemoryController
Info (12127): Elaborating entity "sisa" for the top level hierarchy
Info (12128): Elaborating entity "proc" for hierarchy "proc:proc0"
Info (12128): Elaborating entity "unidad_control" for hierarchy "proc:proc0|unidad_control:unidad_control0"
Info (12128): Elaborating entity "control_l" for hierarchy "proc:proc0|unidad_control:unidad_control0|control_l:control_l0"
Info (10041): Inferred latch for "op[0]" at control_l.vhd(63)
Info (10041): Inferred latch for "op[1]" at control_l.vhd(63)
Info (10041): Inferred latch for "immed[0]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[1]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[2]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[3]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[4]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[5]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[6]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[7]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[8]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[9]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[10]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[11]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[12]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[13]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[14]" at control_l.vhd(56)
Info (10041): Inferred latch for "immed[15]" at control_l.vhd(56)
Info (12128): Elaborating entity "multi" for hierarchy "proc:proc0|unidad_control:unidad_control0|multi:multi0"
Warning (10492): VHDL Process Statement warning at multi.vhd(30): signal "boot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "datapath" for hierarchy "proc:proc0|datapath:datapath0"
Info (12128): Elaborating entity "alu" for hierarchy "proc:proc0|datapath:datapath0|alu:alu0"
Info (12128): Elaborating entity "regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0"
Warning (10492): VHDL Process Statement warning at regfile.vhd(26): signal "wrd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:mem_ctrl0"
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(48): used explicit default value for signal "instr_memory_limit" because signal was never assigned a value
Info (12128): Elaborating entity "SRAMController" for hierarchy "MemoryController:mem_ctrl0|SRAMController:controller0"
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(58): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(62): signal "dataToWrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(68): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(69): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(70): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(80): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(81): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(82): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(91): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(94): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(94): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(95): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(97): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(97): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(98): signal "data_ext" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(100): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_OE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_CE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_WE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_LB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_UB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_DQ", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "data_ext", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_ext[0]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[1]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[2]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[3]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[4]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[5]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[6]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[7]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[8]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[9]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[10]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[11]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[12]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[13]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[14]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[15]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[0]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[1]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[2]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[3]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[4]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[5]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[6]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[7]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[8]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[9]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[10]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[11]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[12]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[13]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[14]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[15]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_UB_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_LB_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_WE_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_CE_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_OE_N" at SRAMController.vhd(44)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qs14.tdf
    Info (12023): Found entity 1: altsyncram_qs14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fdi.tdf
    Info (12023): Found entity 1: cntr_fdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "proc:proc0|datapath:datapath0|regfile:regfile0|regs" is uninferred due to inappropriate RAM size
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[14]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[13]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[12]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[11]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[10]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[9]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
    Info (13026): Duplicate LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[8]" merged with LATCH primitive "proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7]"
Warning (13012): Latch proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|in_d
Warning (13012): Latch proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|in_d
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0|SRAMController:controller0|state.RD_ST
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0|SRAMController:controller0|state.WR_ST
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|word_byte
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 211 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2529 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2378 logic cells
    Info (21064): Implemented 105 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 536 megabytes
    Info: Processing ended: Tue Apr 03 15:36:50 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


