Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 15:11:11 2025
| Host         : upfirst running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rom0_64x24_timing_summary_routed.rpt -pb rom0_64x24_timing_summary_routed.pb -rpx rom0_64x24_timing_summary_routed.rpx -warn_on_violation
| Design       : rom0_64x24
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: inclock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 5.086ns (65.002%)  route 2.739ns (34.998%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.739     5.193    q_OBUF[23]
    V5                   OBUF (Prop_obuf_I_O)         2.632     7.825 r  q_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.825    q[23]
    V5                                                                r  q[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 5.150ns (67.016%)  route 2.535ns (32.984%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.535     4.989    q_OBUF[3]
    Y13                  OBUF (Prop_obuf_I_O)         2.696     7.685 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.685    q[3]
    Y13                                                               r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 5.175ns (68.511%)  route 2.379ns (31.489%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.379     4.833    q_OBUF[22]
    U7                   OBUF (Prop_obuf_I_O)         2.721     7.554 r  q_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.554    q[22]
    U7                                                                r  q[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 5.149ns (68.179%)  route 2.403ns (31.821%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.403     4.857    q_OBUF[4]
    Y12                  OBUF (Prop_obuf_I_O)         2.695     7.552 r  q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.552    q[4]
    Y12                                                               r  q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 5.168ns (68.620%)  route 2.363ns (31.380%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.363     4.817    q_OBUF[21]
    V7                   OBUF (Prop_obuf_I_O)         2.714     7.531 r  q_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.531    q[21]
    V7                                                                r  q[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 5.108ns (67.874%)  route 2.418ns (32.126%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.418     4.872    q_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         2.654     7.526 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.526    q[2]
    V11                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 5.107ns (67.925%)  route 2.411ns (32.075%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.411     4.865    q_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         2.653     7.518 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.518    q[1]
    V10                                                               r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 5.067ns (67.570%)  route 2.432ns (32.430%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.432     4.886    q_OBUF[0]
    V6                   OBUF (Prop_obuf_I_O)         2.613     7.499 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.499    q[0]
    V6                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 5.135ns (68.476%)  route 2.364ns (31.524%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.364     4.818    q_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.681     7.499 r  q_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.499    q[7]
    Y11                                                               r  q[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 5.106ns (68.380%)  route 2.361ns (31.620%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     2.454 r  <hidden>
                         net (fo=1, routed)           2.361     4.815    q_OBUF[20]
    T9                   OBUF (Prop_obuf_I_O)         2.652     7.468 r  q_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.468    q[20]
    T9                                                                r  q[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 0.200ns (12.060%)  route 1.460ns (87.940%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  address_IBUF[0]_inst/O
                         net (fo=2, routed)           1.460     1.660    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 0.200ns (11.626%)  route 1.522ns (88.374%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  address_IBUF[0]_inst/O
                         net (fo=2, routed)           1.522     1.722    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.198ns (10.096%)  route 1.768ns (89.904%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  address_IBUF[1]_inst/O
                         net (fo=2, routed)           1.768     1.966    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.198ns (10.096%)  route 1.768ns (89.904%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  address_IBUF[1]_inst/O
                         net (fo=2, routed)           1.768     1.966    <hidden>
    RAMB18_X0Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.778ns (75.956%)  route 0.563ns (24.044%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.585 r  <hidden>
                         net (fo=1, routed)           0.563     1.148    q_OBUF[15]
    Y8                   OBUF (Prop_obuf_I_O)         1.193     2.341 r  q_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.341    q[15]
    Y8                                                                r  q[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.762ns (74.828%)  route 0.593ns (25.172%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.585 r  <hidden>
                         net (fo=1, routed)           0.593     1.178    q_OBUF[18]
    Y7                   OBUF (Prop_obuf_I_O)         1.177     2.355 r  q_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.355    q[18]
    Y7                                                                r  q[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.783ns (75.579%)  route 0.576ns (24.421%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.585 r  <hidden>
                         net (fo=1, routed)           0.576     1.161    q_OBUF[12]
    W10                  OBUF (Prop_obuf_I_O)         1.198     2.359 r  q_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.359    q[12]
    W10                                                               r  q[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.794ns (76.049%)  route 0.565ns (23.951%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.585 r  <hidden>
                         net (fo=1, routed)           0.565     1.150    q_OBUF[16]
    Y9                   OBUF (Prop_obuf_I_O)         1.209     2.360 r  q_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.360    q[16]
    Y9                                                                r  q[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.765ns (74.797%)  route 0.595ns (25.202%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     0.585 r  <hidden>
                         net (fo=1, routed)           0.595     1.180    q_OBUF[11]
    W9                   OBUF (Prop_obuf_I_O)         1.180     2.360 r  q_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.360    q[11]
    W9                                                                r  q[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1)
  Destination:            q[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.816ns (76.456%)  route 0.559ns (23.544%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1                     0.000     0.000 r  <hidden>
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.585 r  <hidden>
                         net (fo=1, routed)           0.559     1.144    q_OBUF[14]
    V8                   OBUF (Prop_obuf_I_O)         1.231     2.375 r  q_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.375    q[14]
    V8                                                                r  q[14] (OUT)
  -------------------------------------------------------------------    -------------------





