// Seed: 3341382513
module module_0 ();
  always id_1 = -1;
  logic [7:0] id_2;
  always
    if ((id_1));
    else if (id_2[1]) id_1 <= -1;
    else id_1 = -1'b0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  parameter id_3 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      {{1, -1, id_1}}
  );
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg  id_24;
  wire id_25;
  wire id_26, id_27;
  module_0 modCall_1 ();
  always id_20 <= id_24;
  wire id_28, id_29;
endmodule
