{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570472021914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570472021918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 12:13:41 2019 " "Processing started: Mon Oct 07 12:13:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570472021918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472021918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design3 -c Design3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design3 -c Design3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472021918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570472022192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570472022192 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var sevensegcall3.v(13) " "Verilog HDL Declaration warning at sevensegcall3.v(13): \"var\" is SystemVerilog-2005 keyword" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570472029644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock3/source/sevensegcall3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock3/source/sevensegcall3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall3 " "Found entity 1: sevensegcall3" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570472029646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock3/source/sevenseg3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock3/source/sevenseg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg3 " "Found entity 1: sevenseg3" {  } { { "../Source/sevenseg3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevenseg3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570472029647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitallogic/ecen_2350/lab1/designblock3/source/design3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /digitallogic/ecen_2350/lab1/designblock3/source/design3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design3_top " "Found entity 1: Design3_top" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570472029649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design3_top " "Elaborating entity \"Design3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570472029670 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unsign Design3_top.v(32) " "Verilog HDL Always Construct warning at Design3_top.v(32): variable \"unsign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570472029671 "|Design3_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unsign Design3_top.v(33) " "Verilog HDL Always Construct warning at Design3_top.v(33): variable \"unsign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570472029671 "|Design3_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twos Design3_top.v(34) " "Verilog HDL Always Construct warning at Design3_top.v(34): variable \"twos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570472029671 "|Design3_top"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "LEDR Design3_top.v(1) " "Verilog HDL Module Declaration warning at Design3_top.v(1): port \"LEDR\" already exists in the list of ports" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 1 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1570472029671 "|Design3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall3 sevensegcall3:U0 " "Elaborating entity \"sevensegcall3\" for hierarchy \"sevensegcall3:U0\"" {  } { { "../Source/Design3_top.v" "U0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570472029672 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare1 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570472029672 "|Design3_top|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare2 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570472029673 "|Design3_top|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare3 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570472029673 "|Design3_top|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare4 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570472029673 "|Design3_top|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR sevensegcall3.v(43) " "Verilog HDL Always Construct warning at sevensegcall3.v(43): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570472029673 "|Design3_top|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val5 sevensegcall3.v(74) " "Verilog HDL Always Construct warning at sevensegcall3.v(74): inferring latch(es) for variable \"val5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570472029673 "|Design3_top|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 sevensegcall3.v(90) " "Verilog HDL Always Construct warning at sevensegcall3.v(90): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570472029673 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] sevensegcall3.v(100) " "Inferred latch for \"val1\[0\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] sevensegcall3.v(100) " "Inferred latch for \"val1\[1\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] sevensegcall3.v(100) " "Inferred latch for \"val1\[2\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] sevensegcall3.v(100) " "Inferred latch for \"val1\[3\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[0\] sevensegcall3.v(84) " "Inferred latch for \"val5\[0\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[1\] sevensegcall3.v(84) " "Inferred latch for \"val5\[1\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[2\] sevensegcall3.v(84) " "Inferred latch for \"val5\[2\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[3\] sevensegcall3.v(84) " "Inferred latch for \"val5\[3\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[0\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[1\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[2\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[3\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[4\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[5\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[6\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[7\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029675 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[8\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[9\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[0\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[0\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[1\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[1\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[2\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[2\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[3\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[3\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[0\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[0\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[1\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[1\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[2\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[2\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[3\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[3\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[0\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[0\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[1\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[1\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[2\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[2\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[3\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[3\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[0\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[0\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[1\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[1\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[2\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[2\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[3\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[3\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472029676 "|Design3_top|sevensegcall3:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg3 sevensegcall3:U0\|sevenseg3:a0 " "Elaborating entity \"sevenseg3\" for hierarchy \"sevensegcall3:U0\|sevenseg3:a0\"" {  } { { "../Source/sevensegcall3.v" "a0" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/sevensegcall3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570472029691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\]__duplicate GND " "Pin \"LEDR\[3\]__duplicate\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[3]__duplicate"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\]__duplicate GND " "Pin \"LEDR\[4\]__duplicate\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[4]__duplicate"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\]__duplicate GND " "Pin \"LEDR\[5\]__duplicate\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[5]__duplicate"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\]__duplicate GND " "Pin \"LEDR\[6\]__duplicate\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[6]__duplicate"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\]__duplicate GND " "Pin \"LEDR\[7\]__duplicate\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[7]__duplicate"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\]__duplicate GND " "Pin \"LEDR\[8\]__duplicate\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[8]__duplicate"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\]__duplicate GND " "Pin \"LEDR\[9\]__duplicate\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570472030011 "|Design3_top|LEDR[9]__duplicate"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570472030011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570472030061 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570472030498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570472030498 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570472030536 "|Design3_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Source/Design3_top.v" "" { Text "D:/DigitalLogic/ECEN_2350/Lab1/DesignBlock3/Source/Design3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570472030536 "|Design3_top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570472030536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570472030537 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570472030537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570472030537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570472030537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570472030564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 12:13:50 2019 " "Processing ended: Mon Oct 07 12:13:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570472030564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570472030564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570472030564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570472030564 ""}
