{
   ExpandedHierarchyInLayout: "",
   comment_0: "I2S RTL Driver.  Drives PMOD pins connected to PMOD I2S Codec module.
Data_accepted triggers each rising edge of LRCLK (48kHz) to signal to the
fifo that it is ready for more data.",
   comment_1: "PWM Module to drive RGB LEDS on board.",
   comment_10: "GPIO to read out the capacity 
state of the DMA FIFO",
   comment_2: "GPIO to allow the Zynq to create interrupts
 to the MicroBlaze to trigger playback events.",
   comment_3: "Block RAM (128KB) for MicroBlaze.",
   comment_4: "Block RAM (16KB each) for audio DMA",
   comment_6: "Direct Memory Access module.
Provides direct memory read-out streaming
to FIFO buffer from DMA BRAM.",
   comment_7: "DMA FIFO Buffer.
Provides AXI Stream data buffering.
The data_count output provides a count of
how many bytes are in the buffer currently.",
   comment_9: "ADC Module for reading out various voltages.
Used by petalinux kernel for performance monitorring.",
   commentid: "comment_0|comment_1|comment_2|comment_3|comment_4|comment_6|comment_7|comment_9|comment_10|comment_10|",
   fillcolor_comment_4: "",
   font_comment_0: "14",
   font_comment_1: "14",
   font_comment_10: "14",
   font_comment_2: "14",
   font_comment_3: "14",
   font_comment_4: "14",
   font_comment_6: "14",
   font_comment_7: "14",
   font_comment_9: "14",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 920 -defaultsOSRD
preplace port vaux0 -pg 1 -y 1500 -defaultsOSRD
preplace port vaux1 -pg 1 -y 1520 -defaultsOSRD
preplace port vaux12 -pg 1 -y 1620 -defaultsOSRD
preplace port ja0 -pg 1 -y 1460 -defaultsOSRD
preplace port vaux13 -pg 1 -y 1640 -defaultsOSRD
preplace port vaux5 -pg 1 -y 1540 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 940 -defaultsOSRD
preplace port ja1 -pg 1 -y 1420 -defaultsOSRD
preplace port vaux6 -pg 1 -y 1560 -defaultsOSRD
preplace port ja2 -pg 1 -y 1440 -defaultsOSRD
preplace port vp_vn -pg 1 -y 1480 -defaultsOSRD
preplace port vaux15 -pg 1 -y 1660 -defaultsOSRD
preplace port ja3 -pg 1 -y 1400 -defaultsOSRD
preplace port vaux8 -pg 1 -y 1580 -defaultsOSRD
preplace port vaux9 -pg 1 -y 1600 -defaultsOSRD
preplace portBus rgb_led -pg 1 -y 1010 -defaultsOSRD
preplace inst AXIS_AES_CTR_0 -pg 1 -lvl 8 -y 310 -defaultsOSRD
preplace inst dma_s2mm_blk_mem_gen_0 -pg 1 -lvl 8 -y 570 -defaultsOSRD
preplace inst xlconstant_temp_0_axir -pg 1 -lvl 8 -y 820 -defaultsOSRD
preplace inst axi_gpio_fifo_rng_0 -pg 1 -lvl 6 -y 1180 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 700 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 9 -y 370 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 1220 -defaultsOSRD
preplace inst mb_axi_mem_interconnect_0 -pg 1 -lvl 4 -y 860 -defaultsOSRD
preplace inst i2s_output_1 -pg 1 -lvl 9 -y 1420 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -y 800 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -y 1310 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 8 -y 1580 -defaultsOSRD
preplace inst rgb_PWM_0 -pg 1 -lvl 9 -y 1010 -defaultsOSRD
preplace inst ps7_int_axi_gpio_0 -pg 1 -lvl 8 -y 1130 -defaultsOSRD
preplace inst stream_endian_flip_0 -pg 1 -lvl 6 -y 140 -defaultsOSRD
preplace inst microblaze_memory -pg 1 -lvl 6 -y 520 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 6 -y 1340 -defaultsOSRD
preplace inst mdm_0 -pg 1 -lvl 2 -y 640 -defaultsOSRD
preplace inst dma_mm2s_axi_bram_ctrl_0 -pg 1 -lvl 7 -y 710 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 7 -y 290 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -y 1220 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 9 -y 670 -defaultsOSRD
preplace inst trng_module_0 -pg 1 -lvl 5 -y 1400 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -y 1110 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 680 -defaultsOSRD
preplace inst dma_s2mm_axi_bram_ctrl_0 -pg 1 -lvl 7 -y 580 -defaultsOSRD
preplace inst mb_dma_mm2s_axi_bram_ctrl_0 -pg 1 -lvl 7 -y 840 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace inst clk_wiz_25M -pg 1 -lvl 4 -y 1340 -defaultsOSRD
preplace inst mb_dma_s2mm_axi_bram_ctrl_0 -pg 1 -lvl 7 -y 450 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 990 -defaultsOSRD
preplace inst dma_mm2s_blk_mem_gen_0 -pg 1 -lvl 8 -y 720 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -y 1350 -defaultsOSRD
preplace netloc rgb_PWM_0_pwm 1 9 1 NJ
preplace netloc microblaze_0_DLMB 1 3 3 1270 510 NJ 510 NJ
preplace netloc Vaux1_0_1 1 0 8 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc Vaux12_0_1 1 0 8 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ
preplace netloc i2s_output_1_i2s_sclk 1 9 1 NJ
preplace netloc axis_interconnect_0_M01_AXIS1 1 5 5 1930 40 NJ 40 NJ 40 NJ 40 3570
preplace netloc Vaux5_0_1 1 0 8 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 2370J 930 NJ 930 NJ 930 3560J
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 8 390 520 NJ 520 1280 560 NJ 560 1910 310 2380 360 2810 400 3220
preplace netloc mdm_0_Debug_SYS_Rst 1 0 3 30 580 400J 550 740
preplace netloc xlconcat_2_dout 1 4 2 1670 1020 NJ
preplace netloc axis_data_fifo_0_m_axis_tdata 1 7 2 NJ 1340 3200
preplace netloc axis_interconnect_0_M01_AXIS 1 5 4 1930 210 2330 190 NJ 190 3180J
preplace netloc i2s_output_1_i2s_sd 1 9 1 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 7 1 2770
preplace netloc dma_s2mm_axi_bram_ctrl_0_BRAM_PORTA 1 7 1 N
preplace netloc mb_axi_mem_interconnect_0_M02_AXI 1 4 3 1680J 820 NJ 820 N
preplace netloc axi_dma_0_M_AXIS_MM2S1 1 6 1 2350
preplace netloc mb_axi_mem_interconnect_0_M05_AXI 1 4 3 1670 430 NJ 430 NJ
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1310
preplace netloc i2s_output_1_i2s_lrclk 1 9 1 NJ
preplace netloc dma_mm2s_axi_bram_ctrl_0_BRAM_PORTA 1 7 1 N
preplace netloc mb_axi_mem_interconnect_0_M04_AXI 1 4 5 1640J 30 NJ 30 NJ 30 NJ 30 3200
preplace netloc processing_system7_0_DDR 1 6 4 NJ 920 NJ 920 NJ 920 NJ
preplace netloc Vaux0_0_1 1 0 8 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc Vaux9_0_1 1 0 8 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ 1600 NJ
preplace netloc clk_wiz_25M_locked 1 4 2 N 1350 1880J
preplace netloc axis_data_fifo_0_axis_data_count 1 6 2 2370J 950 2760
preplace netloc xlconstant_1_dout 1 3 1 1340J
preplace netloc trng_module_0_randout 1 5 2 1880J 1430 2330
preplace netloc rst_ps7_0_100M_bus_struct_reset 1 1 5 NJ 470 NJ 470 1300 550 NJ 550 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 7 2 2770 230 3170
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 7 430 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 2770
preplace netloc mb_axi_mem_interconnect_0_M03_AXI 1 4 2 NJ 850 1880
preplace netloc mb_axi_mem_interconnect_0_M06_AXI 1 1 4 440 430 NJ 430 NJ 430 1630
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 1400 NJ 1400 NJ 1400 NJ 1400 1630J 1340 1920 1440 2340
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 6 1 2400
preplace netloc ps7_0_axi_periph_M01_AXI 1 7 1 N
preplace netloc mdm_0_MBDEBUG_0 1 2 1 760
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 2370
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 3 2340 170 NJ 170 3190J
preplace netloc i2s_output_1_data_accepted 1 7 3 NJ 1320 NJ 1320 3570
preplace netloc mb_axi_mem_interconnect_0_M00_AXI 1 4 2 NJ 790 1890
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 8 390J 500 NJ 500 1320 570 NJ 570 1920J 810 2400 370 2800J 390 3150J
preplace netloc mb_dma_mm2s_axi_bram_ctrl_0_BRAM_PORTA 1 7 1 2780
preplace netloc Net 1 8 1 3210
preplace netloc mb_axi_mem_interconnect_0_M07_AXI 1 4 4 1660 220 NJ 220 NJ 220 2780J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 10 590 410 530 750 760 1330 1150 1650 1150 1900 70 2360 160 2790 220 3160
preplace netloc microblaze_0_ILMB 1 3 3 1260 490 NJ 490 NJ
preplace netloc mb_dma_s2mm_axi_bram_ctrl_0_BRAM_PORTA 1 7 1 2780
preplace netloc Vp_Vn_0_1 1 0 8 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc Vaux13_0_1 1 0 8 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ
preplace netloc axis_interconnect_0_M00_AXIS 1 6 4 2410 200 NJ 200 NJ 200 3560
preplace netloc xadc_wiz_0_ip2intc_irpt 1 3 6 1350 1460 NJ 1460 NJ 1460 NJ 1460 2760J 1410 3130
preplace netloc mdm_0_M_AXI 1 2 2 NJ 600 1290
preplace netloc clk_wiz_0_clk_out1 1 4 5 N 1330 1900 1450 2380 1450 2800J 1400 NJ
preplace netloc Vaux8_0_1 1 0 8 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ
preplace netloc mb_axi_mem_interconnect_0_M01_AXI 1 4 2 1650 650 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 2390
preplace netloc xlconstant_0_dout 1 3 1 NJ
preplace netloc rst_ps7_0_100M_mb_reset 1 1 2 NJ 450 780
preplace netloc axi_gpio_0_gpio_io_o 1 1 8 420 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 3130
preplace netloc Vaux6_0_1 1 0 8 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ
preplace netloc i2s_output_1_i2s_mclk 1 9 1 NJ
preplace netloc Vaux15_0_1 1 0 8 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ
preplace netloc S00_AXIS_1 1 8 1 3140
preplace netloc axi_intc_0_interrupt 1 2 1 770
preplace cgraphic comment_3 place top 1958 200 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top 240 161 textcolor 4 linecolor 3
preplace cgraphic comment_1 place right -517 823 textcolor 4 linecolor 3
preplace cgraphic comment_0 place bot 2950 -218 textcolor 4 linecolor 3
preplace cgraphic comment_7 place bot 2054 -348 textcolor 4 linecolor 3
preplace cgraphic comment_6 place right -923 791 textcolor 4 linecolor 3
preplace cgraphic comment_4 place top 2608 310 textcolor 4 linecolor 3
preplace cgraphic comment_10 place top 823 127 textcolor 4 linecolor 3
preplace cgraphic comment_9 place left 653 1452 textcolor 4 linecolor 3
levelinfo -pg 1 -10 210 590 1020 1490 1780 2130 2590 2970 3390 3590 -top 0 -bot 1750
",
   linecolor_comment_4: "",
   linktoobj_comment_0: "",
   linktoobj_comment_1: "",
   linktoobj_comment_10: "",
   linktoobj_comment_2: "",
   linktoobj_comment_3: "",
   linktoobj_comment_6: "",
   linktoobj_comment_7: "",
   linktoobj_comment_9: "",
   linktotype_comment_0: "bd_design",
   linktotype_comment_1: "bd_design",
   linktotype_comment_10: "bd_design",
   linktotype_comment_2: "bd_design",
   linktotype_comment_3: "bd_design",
   linktotype_comment_6: "bd_design",
   linktotype_comment_7: "bd_design",
   linktotype_comment_9: "bd_design",
   textcolor_comment_4: "",
}
{
   da_axi4_cnt: "3",
   da_clkrst_cnt: "2",
}
{
   /comment_0: "comment_0",
   /comment_1: "comment_1",
   /comment_10: "comment_2",
   /comment_2: "comment_3",
   /comment_3: "comment_4",
   /comment_4: "comment_10",
   /comment_5: "comment_6",
   /comment_6: "comment_7",
   /comment_8: "comment_9",
   /comment_9: "comment_10",
}