// Seed: 2767048678
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output tri1 id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    output tri1 id_11,
    output wire id_12,
    output tri1 id_13,
    output tri0 id_14,
    output supply0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output wand id_18,
    input uwire id_19,
    input uwire id_20,
    input tri id_21,
    output wand id_22
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri id_3,
    output uwire id_4,
    input tri id_5,
    output wor id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply0 id_10
);
  wire id_12;
  assign id_6 = id_5 ? id_8 - 1'h0 : 1 ? 1 : id_8;
  wire id_13;
  tri  id_14 = 1'b0, id_15;
  module_0(
      id_8,
      id_2,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_4,
      id_1,
      id_5,
      id_9,
      id_10,
      id_10,
      id_6,
      id_4,
      id_10,
      id_0,
      id_10,
      id_4,
      id_7,
      id_9,
      id_2,
      id_10
  );
endmodule
