// Seed: 3166449651
module module_0;
  assign id_1 = 1;
  assign {id_1 - 1 == id_1, id_1, 1, id_1, id_1 > id_1, 1} = 1 && "";
  id_2(
      id_1, 1 ** 1 - (1'b0), id_1
  );
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input logic id_1,
    input tri id_2,
    output supply0 id_3,
    input logic id_4,
    output logic id_5,
    input wor id_6,
    input logic id_7
);
  assign id_0 = !1;
  assign id_0 = id_1;
  always
    if (1) begin : LABEL_0
      begin : LABEL_0
        id_0 <= 1;
        if (id_1) id_0 <= id_7;
        id_5 = id_4;
      end
    end else id_5 <= id_4(1);
  wor id_9;
  assign id_9 = 1;
  module_0 modCall_1 ();
  logic id_10, id_11, id_12, id_13, id_14, id_15 = id_12;
  always_comb id_14 = id_4;
  always id_5 = 1;
endmodule : SymbolIdentifier
