{
  "version": "2.0",
  "bug_id": "assertion_b8b0770781da_20260125_213130",
  "tool": "circt-verilog",
  "tool_version": "firtool-1.139.0",
  "reproduction": {
    "reproduced": true,
    "command": "circt-verilog --ir-hw source.sv",
    "exit_code": 139,
    "crash_type": "assertion",
    "original_signature": {
      "assertion": "dyn_cast on a non-existent value",
      "location": "MooreToCore.cpp:259",
      "function": "getModulePortInfo"
    },
    "reproduced_signature": {
      "location": "MooreToCore.cpp",
      "function": "SVModuleOpConversion::matchAndRewrite",
      "note": "Release build strips line numbers; crash location matches (MooreToCore.cpp, same conversion path)"
    },
    "match_confidence": "high"
  },
  "dialect": "Moore",
  "failing_pass": "MooreToCore",
  "test_file": "source.sv",
  "timestamp": "2026-01-28T00:00:00Z"
}
