

================================================================
== Vivado HLS Report for 'vector_multiplier'
================================================================
* Date:           Mon Oct 16 23:33:30 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       vector_multiplier
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   80|   80|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   67|   67|         5|          1|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	14  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	9  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: c_read (7)  [1/1] 1.00ns
:0  %c_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %c)

ST_1: b_read (8)  [1/1] 1.00ns
:1  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b)

ST_1: a_read (9)  [1/1] 1.00ns
:2  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: c5 (10)  [1/1] 0.00ns
:3  %c5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %c_read, i32 2, i32 31)

ST_1: b3 (13)  [1/1] 0.00ns
:6  %b3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_read, i32 2, i32 31)

ST_1: a1 (16)  [1/1] 0.00ns
:9  %a1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp_3 (14)  [1/1] 0.00ns
:7  %tmp_3 = zext i30 %b3 to i32

ST_2: DATA_B_addr (15)  [1/1] 0.00ns
:8  %DATA_B_addr = getelementptr i32* %DATA_B, i32 %tmp_3

ST_2: tmp_4 (17)  [1/1] 0.00ns
:10  %tmp_4 = zext i30 %a1 to i32

ST_2: DATA_A_addr (18)  [1/1] 0.00ns
:11  %DATA_A_addr = getelementptr i32* %DATA_A, i32 %tmp_4

ST_2: DATA_A_addr_rd_req (31)  [7/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:24  %DATA_A_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_A_addr, i32 64)

ST_2: DATA_B_addr_rd_req (32)  [7/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:25  %DATA_B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_B_addr, i32 64)


 <State 3>: 8.75ns
ST_3: DATA_A_addr_rd_req (31)  [6/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:24  %DATA_A_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_A_addr, i32 64)

ST_3: DATA_B_addr_rd_req (32)  [6/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:25  %DATA_B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_B_addr, i32 64)


 <State 4>: 8.75ns
ST_4: DATA_A_addr_rd_req (31)  [5/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:24  %DATA_A_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_A_addr, i32 64)

ST_4: DATA_B_addr_rd_req (32)  [5/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:25  %DATA_B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_B_addr, i32 64)


 <State 5>: 8.75ns
ST_5: DATA_A_addr_rd_req (31)  [4/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:24  %DATA_A_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_A_addr, i32 64)

ST_5: DATA_B_addr_rd_req (32)  [4/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:25  %DATA_B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_B_addr, i32 64)


 <State 6>: 8.75ns
ST_6: DATA_A_addr_rd_req (31)  [3/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:24  %DATA_A_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_A_addr, i32 64)

ST_6: DATA_B_addr_rd_req (32)  [3/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:25  %DATA_B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_B_addr, i32 64)


 <State 7>: 8.75ns
ST_7: DATA_A_addr_rd_req (31)  [2/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:24  %DATA_A_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_A_addr, i32 64)

ST_7: DATA_B_addr_rd_req (32)  [2/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:25  %DATA_B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_B_addr, i32 64)


 <State 8>: 8.75ns
ST_8: tmp_2 (11)  [1/1] 0.00ns
:4  %tmp_2 = zext i30 %c5 to i32

ST_8: DATA_C_addr (12)  [1/1] 0.00ns
:5  %DATA_C_addr = getelementptr i32* %DATA_C, i32 %tmp_2

ST_8: StgValue_43 (19)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_C), !map !13

ST_8: StgValue_44 (20)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_B), !map !19

ST_8: StgValue_45 (21)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %DATA_A), !map !23

ST_8: StgValue_46 (22)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !27

ST_8: StgValue_47 (23)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @vector_multiplier_st) nounwind

ST_8: StgValue_48 (24)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_A, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [7 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_49 (25)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_50 (26)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_B, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [7 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_51 (27)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_52 (28)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i32* %DATA_C, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [7 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_53 (29)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i32 %c, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_54 (30)  [1/1] 0.00ns  loc: accelerator_hls/accelerator.cpp:6
:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: DATA_A_addr_rd_req (31)  [1/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:24  %DATA_A_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_A_addr, i32 64)

ST_8: DATA_B_addr_rd_req (32)  [1/7] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:25  %DATA_B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %DATA_B_addr, i32 64)

ST_8: DATA_C_addr_wr_req (33)  [1/1] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:26  %DATA_C_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %DATA_C_addr, i32 64)

ST_8: StgValue_58 (34)  [1/1] 1.59ns  loc: accelerator_hls/accelerator.cpp:7
:27  br label %1


 <State 9>: 2.91ns
ST_9: i (36)  [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %2 ]

ST_9: exitcond (37)  [1/1] 2.91ns  loc: accelerator_hls/accelerator.cpp:7
:1  %exitcond = icmp eq i7 %i, -64

ST_9: i_1 (38)  [1/1] 2.32ns  loc: accelerator_hls/accelerator.cpp:7
:2  %i_1 = add i7 %i, 1

ST_9: StgValue_62 (39)  [1/1] 0.00ns  loc: accelerator_hls/accelerator.cpp:7
:3  br i1 %exitcond, label %3, label %2


 <State 10>: 8.75ns
ST_10: DATA_A_addr_read (44)  [1/1] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:3  %DATA_A_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %DATA_A_addr)

ST_10: DATA_B_addr_read (45)  [1/1] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:4  %DATA_B_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %DATA_B_addr)


 <State 11>: 6.91ns
ST_11: tmp (46)  [2/2] 6.91ns  loc: accelerator_hls/accelerator.cpp:9
:5  %tmp = mul nsw i32 %DATA_B_addr_read, %DATA_A_addr_read


 <State 12>: 6.91ns
ST_12: tmp (46)  [1/2] 6.91ns  loc: accelerator_hls/accelerator.cpp:9
:5  %tmp = mul nsw i32 %DATA_B_addr_read, %DATA_A_addr_read


 <State 13>: 8.75ns
ST_13: empty (41)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_13: tmp_1 (42)  [1/1] 0.00ns  loc: accelerator_hls/accelerator.cpp:9
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_13: StgValue_69 (43)  [1/1] 0.00ns  loc: accelerator_hls/accelerator.cpp:8
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: StgValue_70 (47)  [1/1] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %DATA_C_addr, i32 %tmp, i4 -1)

ST_13: empty_4 (48)  [1/1] 0.00ns  loc: accelerator_hls/accelerator.cpp:9
:7  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_1) nounwind

ST_13: StgValue_72 (49)  [1/1] 0.00ns  loc: accelerator_hls/accelerator.cpp:7
:8  br label %1


 <State 14>: 8.75ns
ST_14: DATA_C_addr_wr_resp (51)  [5/5] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:0  %DATA_C_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_C_addr)


 <State 15>: 8.75ns
ST_15: DATA_C_addr_wr_resp (51)  [4/5] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:0  %DATA_C_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_C_addr)


 <State 16>: 8.75ns
ST_16: DATA_C_addr_wr_resp (51)  [3/5] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:0  %DATA_C_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_C_addr)


 <State 17>: 8.75ns
ST_17: DATA_C_addr_wr_resp (51)  [2/5] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:0  %DATA_C_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_C_addr)

ST_17: StgValue_77 (52)  [2/2] 0.00ns  loc: accelerator_hls/accelerator.cpp:11
:1  ret i32 0


 <State 18>: 8.75ns
ST_18: DATA_C_addr_wr_resp (51)  [1/5] 8.75ns  loc: accelerator_hls/accelerator.cpp:9
:0  %DATA_C_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %DATA_C_addr)

ST_18: StgValue_79 (52)  [1/2] 0.00ns  loc: accelerator_hls/accelerator.cpp:11
:1  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ DATA_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read              (read             ) [ 0000000000000000000]
b_read              (read             ) [ 0000000000000000000]
a_read              (read             ) [ 0000000000000000000]
c5                  (partselect       ) [ 0011111110000000000]
b3                  (partselect       ) [ 0010000000000000000]
a1                  (partselect       ) [ 0010000000000000000]
tmp_3               (zext             ) [ 0000000000000000000]
DATA_B_addr         (getelementptr    ) [ 0001111111111100000]
tmp_4               (zext             ) [ 0000000000000000000]
DATA_A_addr         (getelementptr    ) [ 0001111111111100000]
tmp_2               (zext             ) [ 0000000000000000000]
DATA_C_addr         (getelementptr    ) [ 0000000001111111111]
StgValue_43         (specbitsmap      ) [ 0000000000000000000]
StgValue_44         (specbitsmap      ) [ 0000000000000000000]
StgValue_45         (specbitsmap      ) [ 0000000000000000000]
StgValue_46         (specbitsmap      ) [ 0000000000000000000]
StgValue_47         (spectopmodule    ) [ 0000000000000000000]
StgValue_48         (specinterface    ) [ 0000000000000000000]
StgValue_49         (specinterface    ) [ 0000000000000000000]
StgValue_50         (specinterface    ) [ 0000000000000000000]
StgValue_51         (specinterface    ) [ 0000000000000000000]
StgValue_52         (specinterface    ) [ 0000000000000000000]
StgValue_53         (specinterface    ) [ 0000000000000000000]
StgValue_54         (specinterface    ) [ 0000000000000000000]
DATA_A_addr_rd_req  (readreq          ) [ 0000000000000000000]
DATA_B_addr_rd_req  (readreq          ) [ 0000000000000000000]
DATA_C_addr_wr_req  (writereq         ) [ 0000000000000000000]
StgValue_58         (br               ) [ 0000000011111100000]
i                   (phi              ) [ 0000000001000000000]
exitcond            (icmp             ) [ 0000000001111100000]
i_1                 (add              ) [ 0000000011111100000]
StgValue_62         (br               ) [ 0000000000000000000]
DATA_A_addr_read    (read             ) [ 0000000001011000000]
DATA_B_addr_read    (read             ) [ 0000000001011000000]
tmp                 (mul              ) [ 0000000001000100000]
empty               (speclooptripcount) [ 0000000000000000000]
tmp_1               (specregionbegin  ) [ 0000000000000000000]
StgValue_69         (specpipeline     ) [ 0000000000000000000]
StgValue_70         (write            ) [ 0000000000000000000]
empty_4             (specregionend    ) [ 0000000000000000000]
StgValue_72         (br               ) [ 0000000011111100000]
DATA_C_addr_wr_resp (writeresp        ) [ 0000000000000000000]
StgValue_79         (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DATA_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DATA_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_multiplier_st"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="c_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="DATA_A_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_readreq_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="DATA_B_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_writeresp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="DATA_C_addr_wr_req/8 StgValue_70/13 DATA_C_addr_wr_resp/14 "/>
</bind>
</comp>

<comp id="135" class="1004" name="DATA_A_addr_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="8"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DATA_A_addr_read/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="DATA_B_addr_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="8"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DATA_B_addr_read/10 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="c5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="30" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="b3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="30" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="a1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="30" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="DATA_B_addr_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="30" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_B_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="30" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="DATA_A_addr_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="30" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_A_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="30" slack="7"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="DATA_C_addr_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="30" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_C_addr/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="exitcond_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="c5_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="30" slack="7"/>
<pin id="238" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="c5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="b3_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="30" slack="1"/>
<pin id="243" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="b3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="a1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="30" slack="1"/>
<pin id="248" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="DATA_B_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_B_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="DATA_A_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_A_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="DATA_C_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2"/>
<pin id="265" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="DATA_C_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="exitcond_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="DATA_A_addr_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_A_addr_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="DATA_B_addr_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DATA_B_addr_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="66" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="88" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="147"><net_src comp="90" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="148"><net_src comp="94" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="96" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="102" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="108" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="224"><net_src comp="153" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="153" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="239"><net_src comp="160" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="244"><net_src comp="170" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="249"><net_src comp="180" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="254"><net_src comp="193" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="260"><net_src comp="203" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="266"><net_src comp="213" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="271"><net_src comp="220" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="226" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="280"><net_src comp="135" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="285"><net_src comp="140" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="290"><net_src comp="232" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DATA_C | {8 13 14 15 16 17 18 }
 - Input state : 
	Port: vector_multiplier : DATA_A | {2 3 4 5 6 7 8 10 }
	Port: vector_multiplier : DATA_B | {2 3 4 5 6 7 8 10 }
	Port: vector_multiplier : a | {1 }
	Port: vector_multiplier : b | {1 }
	Port: vector_multiplier : c | {1 }
  - Chain level:
	State 1
	State 2
		DATA_B_addr : 1
		DATA_A_addr : 1
		DATA_A_addr_rd_req : 2
		DATA_B_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		DATA_C_addr : 1
		DATA_C_addr_wr_req : 2
	State 9
		exitcond : 1
		i_1 : 1
		StgValue_62 : 2
	State 10
	State 11
	State 12
	State 13
		empty_4 : 1
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_232          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|    add   |          i_1_fu_226          |    0    |    26   |    12   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |        exitcond_fu_220       |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|          |       c_read_read_fu_96      |    0    |    0    |    0    |
|          |      b_read_read_fu_102      |    0    |    0    |    0    |
|   read   |      a_read_read_fu_108      |    0    |    0    |    0    |
|          | DATA_A_addr_read_read_fu_135 |    0    |    0    |    0    |
|          | DATA_B_addr_read_read_fu_140 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_114      |    0    |    0    |    0    |
|          |      grp_readreq_fu_121      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_128     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           c5_fu_160          |    0    |    0    |    0    |
|partselect|           b3_fu_170          |    0    |    0    |    0    |
|          |           a1_fu_180          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_190         |    0    |    0    |    0    |
|   zext   |         tmp_4_fu_200         |    0    |    0    |    0    |
|          |         tmp_2_fu_210         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |   191   |    66   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|DATA_A_addr_read_reg_277|   32   |
|   DATA_A_addr_reg_257  |   32   |
|DATA_B_addr_read_reg_282|   32   |
|   DATA_B_addr_reg_251  |   32   |
|   DATA_C_addr_reg_263  |   32   |
|       a1_reg_246       |   30   |
|       b3_reg_241       |   30   |
|       c5_reg_236       |   30   |
|    exitcond_reg_268    |    1   |
|       i_1_reg_272      |    7   |
|        i_reg_149       |    7   |
|       tmp_reg_287      |   32   |
+------------------------+--------+
|          Total         |   297  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_114  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_121  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_128 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_128 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_128 |  p2  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   259  ||  8.125  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   191  |   66   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   36   |
|  Register |    -   |    -   |   297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    8   |   488  |   102  |
+-----------+--------+--------+--------+--------+
