<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>TI CC26x0 peripheral memory map</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <!--BEGIN SEARCHENGINE hidden-sm hidden-xs"-->
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event);
                              var r=document.getElementById('MSearchResultsWindow');
                              if(parseInt(r.style.left)<0)r.style.left=0;
                              var x=document.getElementById('MSearchResults');
                              if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                              var f=document.getElementById('riot-searchform');
                              if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__cpu__specific__peripheral__memory__map.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">TI CC26x0 peripheral memory map<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Texas Instruments CC26x0 memory mappings for peripherals.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Texas Instruments CC26x0 memory mappings for peripherals. </p>
<table class="memberdecls">
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top"><a id="ga86392979ac6bc1d962feb18872acae14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;0x400C1000</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address. <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0d28957ab36a904ab150d534ddd12c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;0x400C2000</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address. <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top"><a id="ga8dc76e17830030a637a8f7b11f5aac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;0x400C4000</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address. <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top"><a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;0x400C5000</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address. <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memItemLeft" align="right" valign="top"><a id="gab9cb87f4355a0dad0f9e395c86c8abfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gab9cb87f4355a0dad0f9e395c86c8abfa">AUX_WUC_BASE</a>&#160;&#160;&#160;0x400C6000</td></tr>
<tr class="memdesc:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memItemLeft" align="right" valign="top"><a id="ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">AUX_TIMER_BASE</a>&#160;&#160;&#160;0x400C7000</td></tr>
<tr class="memdesc:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top"><a id="ga4b59352af6b92cc2deb2b432939f8e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;0x400C8000</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top"><a id="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;0x400C9000</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top"><a id="ga67a2abbee8038e4f5ada8a552803ba44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;0x400CB000</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address. <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top"><a id="ga20ab91625bf7a1402820586eeec74b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>&#160;&#160;&#160;0x50001000</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">base address of FCFG memory <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memItemLeft" align="right" valign="top"><a id="ga93916f09e1ed76fac22f58e8fcc4be3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga93916f09e1ed76fac22f58e8fcc4be3a">DDI0_OSC_BASE</a>&#160;&#160;&#160;0x400CA000</td></tr>
<tr class="memdesc:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI0_OSC base address. <br /></td></tr>
<tr class="separator:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memItemLeft" align="right" valign="top"><a id="ga5fc91881eb7e2bc4341cb7dcddba1dbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga5fc91881eb7e2bc4341cb7dcddba1dbc">AON_SYSCTL_BASE</a>&#160;&#160;&#160;0x40090000</td></tr>
<tr class="memdesc:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL base address. <br /></td></tr>
<tr class="separator:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03743ab9ca81436b10f01fe4042960d1"><td class="memItemLeft" align="right" valign="top"><a id="ga03743ab9ca81436b10f01fe4042960d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga03743ab9ca81436b10f01fe4042960d1">AON_WUC_BASE</a>&#160;&#160;&#160;0x40091000</td></tr>
<tr class="memdesc:ga03743ab9ca81436b10f01fe4042960d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC base address. <br /></td></tr>
<tr class="separator:ga03743ab9ca81436b10f01fe4042960d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top"><a id="ga970a2d6a2505152440e60300ca212d93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga970a2d6a2505152440e60300ca212d93">AON_RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address. <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top"><a id="ga401543253f69d73c52bf17b98f52bca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address. <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6361f5594f825e030d77ed3758742"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd6361f5594f825e030d77ed3758742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td></tr>
<tr class="memdesc:ga3bd6361f5594f825e030d77ed3758742"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address (nonbuf) <br /></td></tr>
<tr class="separator:ga3bd6361f5594f825e030d77ed3758742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top"><a id="ga86392979ac6bc1d962feb18872acae14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCC000)</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address. <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0d28957ab36a904ab150d534ddd12c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCD000)</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address. <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d046ea722b185a9d5b17648307de30"><td class="memItemLeft" align="right" valign="top"><a id="gae2d046ea722b185a9d5b17648307de30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCE000)</td></tr>
<tr class="memdesc:gae2d046ea722b185a9d5b17648307de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 base address. <br /></td></tr>
<tr class="separator:gae2d046ea722b185a9d5b17648307de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07350972639c37aab5da3fd7578b0545"><td class="memItemLeft" align="right" valign="top"><a id="ga07350972639c37aab5da3fd7578b0545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCF000)</td></tr>
<tr class="memdesc:ga07350972639c37aab5da3fd7578b0545"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 base address. <br /></td></tr>
<tr class="separator:ga07350972639c37aab5da3fd7578b0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top"><a id="ga8dc76e17830030a637a8f7b11f5aac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC4000)</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address. <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top"><a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC5000)</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address. <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memItemLeft" align="right" valign="top"><a id="ga66a788770a0ff4fb86e4e215e826e48f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC6000)</td></tr>
<tr class="memdesc:ga66a788770a0ff4fb86e4e215e826e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF base address. <br /></td></tr>
<tr class="separator:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memItemLeft" align="right" valign="top"><a id="gabb8057afd8ee41c1fbab1989bfdfef87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC7000)</td></tr>
<tr class="memdesc:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 base address. <br /></td></tr>
<tr class="separator:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memItemLeft" align="right" valign="top"><a id="gaf07a9ad2f64e9dbd35b9d63fff3985a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC3000)</td></tr>
<tr class="memdesc:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 base address. <br /></td></tr>
<tr class="separator:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top"><a id="ga4b59352af6b92cc2deb2b432939f8e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC8000)</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH base address. <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top"><a id="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC9000)</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF base address. <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top"><a id="ga67a2abbee8038e4f5ada8a552803ba44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCB000)</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address. <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f631a559bcca8d1847d63bb4916b7"><td class="memItemLeft" align="right" valign="top"><a id="ga989f631a559bcca8d1847d63bb4916b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a> + ADI_MASK8B)</td></tr>
<tr class="memdesc:ga989f631a559bcca8d1847d63bb4916b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address for masked 8-bit access. <br /></td></tr>
<tr class="separator:ga989f631a559bcca8d1847d63bb4916b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top"><a id="ga20ab91625bf7a1402820586eeec74b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>&#160;&#160;&#160;(0x50001000)</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCFG1 base address. <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f79dda55435a04105558f3fb022b9e6"><td class="memItemLeft" align="right" valign="top"><a id="ga9f79dda55435a04105558f3fb022b9e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9f79dda55435a04105558f3fb022b9e6">AON_PMCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x90000)</td></tr>
<tr class="memdesc:ga9f79dda55435a04105558f3fb022b9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_PMCTL base address. <br /></td></tr>
<tr class="separator:ga9f79dda55435a04105558f3fb022b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top"><a id="ga970a2d6a2505152440e60300ca212d93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga970a2d6a2505152440e60300ca212d93">AON_RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address. <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top"><a id="ga401543253f69d73c52bf17b98f52bca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address. <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6361f5594f825e030d77ed3758742"><td class="memItemLeft" align="right" valign="top"><a id="ga3bd6361f5594f825e030d77ed3758742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td></tr>
<tr class="memdesc:ga3bd6361f5594f825e030d77ed3758742"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address (nonbuf) <br /></td></tr>
<tr class="separator:ga3bd6361f5594f825e030d77ed3758742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS includes.  <a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">More...</a><br /></td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top"><a id="ga9171f49478fa86d932f89e78e73b88b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga9171f49478fa86d932f89e78e73b88b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral base address. <br /></td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2923a141708f10d215dcf3d548fc55"><td class="memItemLeft" align="right" valign="top"><a id="ga2e2923a141708f10d215dcf3d548fc55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="memdesc:ga2e2923a141708f10d215dcf3d548fc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral base address (nonbuf) <br /></td></tr>
<tr class="separator:ga2e2923a141708f10d215dcf3d548fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f72f9a97864bdc8f2afba3677132ebf"><td class="memItemLeft" align="right" valign="top"><a id="ga9f72f9a97864bdc8f2afba3677132ebf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9f72f9a97864bdc8f2afba3677132ebf">ROM_HARD_API_BASE</a>&#160;&#160;&#160;0x10000048</td></tr>
<tr class="memdesc:ga9f72f9a97864bdc8f2afba3677132ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM Hard-API base address. <br /></td></tr>
<tr class="separator:ga9f72f9a97864bdc8f2afba3677132ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c55d330b862f5464ef463feb42c0c31"><td class="memItemLeft" align="right" valign="top"><a id="ga1c55d330b862f5464ef463feb42c0c31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga1c55d330b862f5464ef463feb42c0c31">ROM_API_TABLE</a>&#160;&#160;&#160;((uint32_t *) 0x10000180)</td></tr>
<tr class="memdesc:ga1c55d330b862f5464ef463feb42c0c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM API table. <br /></td></tr>
<tr class="separator:ga1c55d330b862f5464ef463feb42c0c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memItemLeft" align="right" valign="top"><a id="ga3dff333cc2c6ac71ba30ac96e2e40c1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x86200)</td></tr>
<tr class="memdesc:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address. <br /></td></tr>
<tr class="separator:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memItemLeft" align="right" valign="top"><a id="ga37cd7de356ee8a0a3ade1f05717d003e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga37cd7de356ee8a0a3ade1f05717d003e">ADI_3_REFSYS_BASE_SET</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_SET)</td></tr>
<tr class="memdesc:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for SET instruction. <br /></td></tr>
<tr class="separator:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3145214e738742acb47f5505ce33a8f"><td class="memItemLeft" align="right" valign="top"><a id="gad3145214e738742acb47f5505ce33a8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gad3145214e738742acb47f5505ce33a8f">ADI_3_REFSYS_BASE_CLR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_CLR)</td></tr>
<tr class="memdesc:gad3145214e738742acb47f5505ce33a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for CLR instruction. <br /></td></tr>
<tr class="separator:gad3145214e738742acb47f5505ce33a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memItemLeft" align="right" valign="top"><a id="gac22cf1419ae1aae9eb5e38fa625076f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gac22cf1419ae1aae9eb5e38fa625076f6">ADI_3_REFSYS_BASE_M4</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_MASK4B)</td></tr>
<tr class="memdesc:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for 4-bit masked access. <br /></td></tr>
<tr class="separator:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memItemLeft" align="right" valign="top"><a id="ga5e40af1e869b349ac9b42ec2178e7f07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga5e40af1e869b349ac9b42ec2178e7f07">CCFG_BASE</a>&#160;&#160;&#160;(0x50003000)</td></tr>
<tr class="memdesc:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCFG base address. <br /></td></tr>
<tr class="separator:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memItemLeft" align="right" valign="top"><a id="gacce3b8a909ed8b957b4e411dfb7cbd91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>&#160;&#160;&#160;(0x40022000)</td></tr>
<tr class="memdesc:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO base address. <br /></td></tr>
<tr class="separator:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memItemLeft" align="right" valign="top"><a id="ga7ee5d64af207612578a7c77b58f1dd33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="memdesc:ga7ee5d64af207612578a7c77b58f1dd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C base address. <br /></td></tr>
<tr class="separator:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8591947958646fc6b92e53b5d65f0e3a"><td class="memItemLeft" align="right" valign="top"><a id="ga8591947958646fc6b92e53b5d65f0e3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8591947958646fc6b92e53b5d65f0e3a">MCU_IOC_BASE</a>&#160;&#160;&#160;(0x40081000)</td></tr>
<tr class="memdesc:ga8591947958646fc6b92e53b5d65f0e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOC (MCU) base address. <br /></td></tr>
<tr class="separator:ga8591947958646fc6b92e53b5d65f0e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a96c41f92b56bc02992fb3c147fc949"><td class="memItemLeft" align="right" valign="top"><a id="ga8a96c41f92b56bc02992fb3c147fc949"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8a96c41f92b56bc02992fb3c147fc949">AON_IOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x94000)</td></tr>
<tr class="memdesc:ga8a96c41f92b56bc02992fb3c147fc949"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_IOC base address. <br /></td></tr>
<tr class="separator:ga8a96c41f92b56bc02992fb3c147fc949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memItemLeft" align="right" valign="top"><a id="gaba94279bbfdf3772165d4207fbb6e6cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaba94279bbfdf3772165d4207fbb6e6cf">RFC_DBELL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x41000)</td></tr>
<tr class="memdesc:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address. <br /></td></tr>
<tr class="separator:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950dd7b50c760e14904e09a8d3cdab20"><td class="memItemLeft" align="right" valign="top"><a id="ga950dd7b50c760e14904e09a8d3cdab20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga950dd7b50c760e14904e09a8d3cdab20">RFC_DBELL_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x41000)</td></tr>
<tr class="memdesc:ga950dd7b50c760e14904e09a8d3cdab20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address. <br /></td></tr>
<tr class="separator:ga950dd7b50c760e14904e09a8d3cdab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756236964ac76416d556c1dd8fe20e5f"><td class="memItemLeft" align="right" valign="top"><a id="ga756236964ac76416d556c1dd8fe20e5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga756236964ac76416d556c1dd8fe20e5f">RFC_PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x40000)</td></tr>
<tr class="memdesc:ga756236964ac76416d556c1dd8fe20e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address. <br /></td></tr>
<tr class="separator:ga756236964ac76416d556c1dd8fe20e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memItemLeft" align="right" valign="top"><a id="ga95633d7f77ae5ffcb9d7e32c573b10f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga95633d7f77ae5ffcb9d7e32c573b10f6">RFC_PWR_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x40000)</td></tr>
<tr class="memdesc:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address. <br /></td></tr>
<tr class="separator:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top"><a id="ga7a07348b4332ff6b88abf6092347deba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="memdesc:ga7a07348b4332ff6b88abf6092347deba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 base address. <br /></td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top"><a id="ga383bf0c4670c3a7fa72df80f66331a46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xB000)</td></tr>
<tr class="memdesc:ga383bf0c4670c3a7fa72df80f66331a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 base address. <br /></td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6863e7094aca292453684fa2af16686"><td class="memItemLeft" align="right" valign="top"><a id="gaf6863e7094aca292453684fa2af16686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf6863e7094aca292453684fa2af16686">FLASH_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x30000)</td></tr>
<tr class="memdesc:gaf6863e7094aca292453684fa2af16686"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH base address. <br /></td></tr>
<tr class="separator:gaf6863e7094aca292453684fa2af16686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43ff60bcb712a7544e8f4ad483a5649"><td class="memItemLeft" align="right" valign="top"><a id="gad43ff60bcb712a7544e8f4ad483a5649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gad43ff60bcb712a7544e8f4ad483a5649">VIMS_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x34000)</td></tr>
<tr class="memdesc:gad43ff60bcb712a7544e8f4ad483a5649"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS base address. <br /></td></tr>
<tr class="separator:gad43ff60bcb712a7544e8f4ad483a5649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memItemLeft" align="right" valign="top"><a id="gaf99229879e6e3249a0ab9bcefcaf208b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&#160;&#160;&#160;0x40080000</td></tr>
<tr class="memdesc:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDT base address. <br /></td></tr>
<tr class="separator:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMSIS includes. </p>
<p>FLASH base address </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx_8h_source.html#l00144">144</a> of file <a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Fri Jul 3 2020 13:27:54 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
