

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:27:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.348 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_1_fu_233  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_240  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_247  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_254  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_261  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_268  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_275  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_282  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_289  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_296  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_303  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_310  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_317  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_324  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_331  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_338  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_345  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_352  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_359  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     29|        -|        -|    -|
|Expression           |        -|     35|        0|     1892|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       19|      8|      760|     2579|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2651|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       19|     72|     3411|     4699|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      3|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |myproject_mul_18s_69s_85_2_1_U6  |myproject_mul_18s_69s_85_2_1  |        0|      4|  361|  178|    0|
    |myproject_mul_22s_69s_76_2_1_U5  |myproject_mul_22s_69s_76_2_1  |        0|      4|  361|  178|    0|
    |grp_operator_1_fu_233            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_240            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_247            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_254            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_261            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_268            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_275            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_282            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_1_fu_289            |operator_1                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_296            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_303            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_310            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_317            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_324            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_331            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_338            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_345            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_352            |operator_s                    |        1|      0|    2|  117|    0|
    |grp_operator_s_fu_359            |operator_s                    |        1|      0|    2|  117|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                              |       19|      8|  760| 2579|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |                       Instance                       |                      Module                      |      Expression     |
    +------------------------------------------------------+--------------------------------------------------+---------------------+
    |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U27  |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1  | i0 + i1 * (i2 + i3) |
    |myproject_ama_addmuladd_22s_23s_11s_35s_36_1_1_U28    |myproject_ama_addmuladd_22s_23s_11s_35s_36_1_1    | i0 * (i1 + i2) + i3 |
    |myproject_ama_submuladd_16s_9s_8ns_19s_23_1_1_U19     |myproject_ama_submuladd_16s_9s_8ns_19s_23_1_1     | i0 + i1 * (i2 - i3) |
    |myproject_mac_mul_sub_9s_17s_21s_25_1_1_U20           |myproject_mac_mul_sub_9s_17s_21s_25_1_1           |     i0 * i1 - i2    |
    |myproject_mac_muladd_11s_16s_26s_26_1_1_U8            |myproject_mac_muladd_11s_16s_26s_26_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_11s_24s_36s_37_1_1_U25           |myproject_mac_muladd_11s_24s_36s_37_1_1           |     i0 * i1 + i2    |
    |myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17         |myproject_mac_muladd_13ns_16s_19ns_26_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15         |myproject_mac_muladd_13ns_16s_21ns_26_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16         |myproject_mac_muladd_13ns_16s_24ns_28_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_14ns_16s_26ns_26_1_1_U33         |myproject_mac_muladd_14ns_16s_26ns_26_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_9s_26s_27_1_1_U31            |myproject_mac_muladd_16s_9s_26s_27_1_1            |     i0 * i1 + i2    |
    |myproject_mac_mulsub_18s_18s_26ns_26_1_1_U24          |myproject_mac_mulsub_18s_18s_26ns_26_1_1          |     i0 - i1 * i1    |
    |myproject_mul_mul_10ns_10ns_20_1_1_U32                |myproject_mul_mul_10ns_10ns_20_1_1                |       i0 * i0       |
    |myproject_mul_mul_10ns_16s_26_1_1_U9                  |myproject_mul_mul_10ns_16s_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11ns_16s_26_1_1_U7                  |myproject_mul_mul_11ns_16s_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11s_11s_22_1_1_U23                  |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_11s_11s_22_1_1_U29                  |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_11s_11s_22_1_1_U35                  |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_11s_16s_26_1_1_U13                  |myproject_mul_mul_11s_16s_26_1_1                  |       i0 * i1       |
    |myproject_mul_mul_12s_12s_24_1_1_U14                  |myproject_mul_mul_12s_12s_24_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U10                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U21                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U22                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_28s_36_1_1_U26                  |myproject_mul_mul_16s_28s_36_1_1                  |       i0 * i1       |
    |myproject_mul_mul_18s_18s_36_1_1_U12                  |myproject_mul_mul_18s_18s_36_1_1                  |       i0 * i0       |
    |myproject_mul_mul_18s_20ns_40_1_1_U34                 |myproject_mul_mul_18s_20ns_40_1_1                 |       i0 * i1       |
    |myproject_mul_mul_7ns_16s_22_1_1_U30                  |myproject_mul_mul_7ns_16s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_8ns_11s_19_1_1_U11                  |myproject_mul_mul_8ns_11s_19_1_1                  |       i0 * i1       |
    |myproject_mul_mul_9ns_17s_25_1_1_U18                  |myproject_mul_mul_9ns_17s_25_1_1                  |       i0 * i1       |
    +------------------------------------------------------+--------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1095_p2          |     *    |      2|  0|  26|          18|          38|
    |mul_ln1192_11_fu_1123_p2          |     *    |      3|  0|  30|          22|          53|
    |mul_ln1192_2_fu_947_p2            |     *    |      3|  0|  21|           9|          47|
    |mul_ln1192_3_fu_1032_p2           |     *    |      3|  0|  30|          11|          53|
    |mul_ln1192_4_fu_1111_p2           |     *    |      4|  0|  43|          11|          63|
    |mul_ln1192_6_fu_984_p2            |     *    |      3|  0|  30|          18|          53|
    |mul_ln700_1_fu_959_p2             |     *    |      3|  0|  27|          27|          39|
    |mul_ln700_6_fu_825_p2             |     *    |      2|  0|  20|           7|          32|
    |r_V_13_fu_504_p2                  |     *    |      2|  0|  20|           6|          32|
    |r_V_16_fu_637_p2                  |     *    |      4|  0|  27|          36|          39|
    |r_V_19_fu_896_p2                  |     *    |      2|  0|  25|          18|          37|
    |r_V_20_fu_906_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_21_fu_994_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_23_fu_1003_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_25_fu_1020_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_30_fu_622_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_4_fu_811_p2                   |     *    |      2|  0|  52|          22|          25|
    |r_V_9_fu_851_p2                   |     *    |      2|  0|  20|           6|          32|
    |add_ln700_1_fu_842_p2             |     +    |      0|  0|  43|          36|          36|
    |add_ln703_1_fu_452_p2             |     +    |      0|  0|  76|           9|          16|
    |add_ln703_2_fu_462_p2             |     +    |      0|  0|  23|          10|          16|
    |add_ln703_3_fu_817_p2             |     +    |      0|  0|  23|           7|          16|
    |add_ln703_fu_429_p2               |     +    |      0|  0|  23|          16|          16|
    |ret_V_14_fu_514_p2                |     +    |      0|  0|  25|          10|          18|
    |ret_V_16_fu_652_p2                |     +    |      0|  0|  25|          10|          18|
    |ret_V_19_fu_527_p2                |     +    |      0|  0|  19|           9|          12|
    |ret_V_21_fu_884_p2                |     +    |      0|  0|  44|          31|          37|
    |ret_V_26_fu_915_p2                |     +    |      0|  0|  17|           9|          10|
    |ret_V_33_fu_433_p2                |     +    |      0|  0|  33|          20|          26|
    |ret_V_34_fu_769_p2                |     +    |      0|  0|  43|          36|          36|
    |ret_V_36_fu_1129_p2               |     +    |      0|  0|  80|          71|          73|
    |ret_V_40_fu_1061_p2               |     +    |      0|  0|  76|          76|          76|
    |ret_V_43_fu_705_p2                |     +    |      0|  0|  43|          36|          36|
    |ret_V_44_fu_1152_p2               |     +    |      0|  0|  98|          91|          91|
    |ret_V_48_fu_1176_p2               |     +    |      0|  0|  88|          81|          81|
    |ret_V_fu_592_p2                   |     +    |      0|  0|  76|          12|          17|
    |r_V_29_fu_577_p2                  |     -    |      0|  0|  24|           1|          17|
    |ret_V_10_fu_798_p2                |     -    |      0|  0|  29|          22|          22|
    |ret_V_35_fu_586_p2                |     -    |      0|  0|  76|          17|          17|
    |ret_V_37_fu_488_p2                |     -    |      0|  0|  24|          17|          17|
    |ret_V_38_fu_643_p2                |     -    |      0|  0|  24|          17|          17|
    |sub_ln700_1_fu_1045_p2            |     -    |      0|  0|  76|          76|          76|
    |sub_ln700_fu_972_p2               |     -    |      0|  0|  63|          56|          56|
    |sub_ln703_1_fu_458_p2             |     -    |      0|  0|  23|          16|          16|
    |sub_ln703_fu_448_p2               |     -    |      0|  0|  76|          16|          16|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     35|  0|1892|        1067|        1477|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1672                  |   36|   0|   36|          0|
    |add_ln703_1_reg_1481                  |   16|   0|   16|          0|
    |add_ln703_2_reg_1496                  |   16|   0|   16|          0|
    |add_ln703_3_reg_1667                  |   16|   0|   16|          0|
    |add_ln703_reg_1471                    |   16|   0|   16|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |grp_operator_1_fu_240_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_247_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_254_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_261_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_268_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_275_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_282_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_1_fu_289_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_303_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_310_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_317_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_324_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_331_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_338_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_345_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_352_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_359_ap_start_reg    |    1|   0|    1|          0|
    |lhs_V_2_reg_1516                      |   17|   0|   17|          0|
    |mul_ln1192_10_reg_1792                |   53|   0|   53|          0|
    |mul_ln1192_11_reg_1812                |   73|   0|   73|          0|
    |mul_ln1192_2_reg_1722                 |   53|   0|   53|          0|
    |mul_ln1192_3_reg_1767                 |   63|   0|   63|          0|
    |mul_ln1192_4_reg_1802                 |   73|   0|   73|          0|
    |mul_ln1192_6_reg_1747                 |   69|   0|   69|          0|
    |mul_ln1192_7_reg_1807                 |   85|   0|   85|          0|
    |mul_ln1192_reg_1449                   |   26|   0|   26|          0|
    |mul_ln700_2_reg_1737                  |   76|   0|   76|          0|
    |mul_ln728_1_reg_1546                  |   26|   0|   26|          0|
    |p_1_reg_1581                          |   11|   0|   11|          0|
    |p_2_reg_1586                          |   11|   0|   11|          0|
    |p_3_reg_1772                          |   11|   0|   11|          0|
    |p_7_reg_1712                          |    9|   0|    9|          0|
    |p_8_reg_1662                          |    9|   0|    9|          0|
    |p_9_reg_1727                          |   11|   0|   11|          0|
    |p_Val2_13_reg_1454                    |   16|   0|   16|          0|
    |p_Val2_14_reg_1596                    |    9|   0|    9|          0|
    |p_Val2_16_reg_1607                    |   11|   0|   11|          0|
    |p_Val2_1_reg_1421                     |   16|   0|   16|          0|
    |p_Val2_23_reg_1742                    |   11|   0|   11|          0|
    |p_Val2_25_reg_1511                    |   11|   0|   11|          0|
    |p_Val2_6_reg_1439                     |   16|   0|   16|          0|
    |p_Val2_7_reg_1410                     |   16|   0|   16|          0|
    |p_Val2_s_20_reg_1486                  |    9|   0|    9|          0|
    |p_Val2_s_20_reg_1486_pp0_iter2_reg    |    9|   0|    9|          0|
    |p_Val2_s_reg_1429                     |   16|   0|   16|          0|
    |p_s_reg_1526                          |   11|   0|   11|          0|
    |r_V_12_reg_1506                       |   32|   0|   32|          0|
    |r_V_13_reg_1536                       |   39|   0|   39|          0|
    |r_V_15_reg_1541                       |   36|   0|   36|          0|
    |r_V_16_reg_1622                       |   69|   0|   69|          0|
    |r_V_17_reg_1627                       |   22|   0|   22|          0|
    |r_V_18_reg_1551                       |   24|   0|   24|          0|
    |r_V_19_reg_1697                       |   53|   0|   53|          0|
    |r_V_20_reg_1702                       |   18|   0|   18|          0|
    |r_V_21_reg_1752                       |   18|   0|   18|          0|
    |r_V_22_reg_1707                       |   20|   0|   20|          0|
    |r_V_24_reg_1757                       |   40|   0|   40|          0|
    |r_V_25_reg_1762                       |   18|   0|   18|          0|
    |r_V_26_reg_1797                       |   22|   0|   22|          0|
    |r_V_27_reg_1531                       |   19|   0|   19|          0|
    |r_V_30_reg_1601                       |   18|   0|   18|          0|
    |r_V_4_reg_1657                        |   50|   0|   50|          0|
    |r_V_6_reg_1612                        |   32|   0|   32|          0|
    |r_V_8_reg_1617                        |   32|   0|   32|          0|
    |r_V_9_reg_1677                        |   39|   0|   39|          0|
    |ret_V_12_reg_1682                     |   27|   0|   27|          0|
    |ret_V_23_reg_1561                     |   28|   0|   28|          0|
    |ret_V_31_reg_1571                     |   25|   0|   25|          0|
    |ret_V_32_reg_1576                     |   23|   0|   23|          0|
    |ret_V_37_reg_1521                     |   17|   0|   17|          0|
    |ret_V_41_reg_1637                     |   37|   0|   37|          0|
    |ret_V_9_reg_1591                      |   25|   0|   25|          0|
    |sext_ln1118_2_reg_1466                |   26|   0|   26|          0|
    |sub_ln700_reg_1732                    |   56|   0|   56|          0|
    |sub_ln703_1_reg_1491                  |   16|   0|   16|          0|
    |trunc_ln708_1_reg_1652                |   16|   0|   16|          0|
    |trunc_ln708_2_reg_1501                |   16|   0|   16|          0|
    |trunc_ln708_3_reg_1717                |   16|   0|   16|          0|
    |trunc_ln708_4_reg_1632                |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1777                |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1777_pp0_iter7_reg  |   16|   0|   16|          0|
    |trunc_ln708_6_reg_1556                |   16|   0|   16|          0|
    |trunc_ln708_7_reg_1642                |   16|   0|   16|          0|
    |trunc_ln708_9_reg_1566                |   16|   0|   16|          0|
    |trunc_ln708_s_reg_1647                |   16|   0|   16|          0|
    |trunc_ln_reg_1476                     |   16|   0|   16|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  256|   0|  256|          0|
    |p_Val2_13_reg_1454                    |   64|  32|   16|          0|
    |p_Val2_1_reg_1421                     |   64|  32|   16|          0|
    |p_Val2_6_reg_1439                     |   64|  32|   16|          0|
    |p_Val2_7_reg_1410                     |   64|  32|   16|          0|
    |p_Val2_s_reg_1429                     |   64|  32|   16|          0|
    |trunc_ln708_1_reg_1652                |   64|  32|   16|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2651| 192| 2363|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.99>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_6 to i26" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i26 725, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 16 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i256 %x_V_read to i16" [firmware/myproject.cpp:51]   --->   Operation 17 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.99ns)   --->   "%p_Val2_s_20 = call fastcc i9 @"operator().1"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 18 'call' 'p_Val2_s_20' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:51]   --->   Operation 19 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.99ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %p_Val2_13)" [firmware/myproject.cpp:53]   --->   Operation 20 'call' 'p_Val2_25' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_Val2_s to i26" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_1, %p_Val2_s" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [2/2] (3.99ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %p_Val2_6)" [firmware/myproject.cpp:50]   --->   Operation 23 'call' 'p_s' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i26 -725, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 24 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 25 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.84ns)   --->   "%ret_V_33 = add i26 819200, %add_ln1192" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'ret_V_33' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_33, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i16 %p_Val2_7, %p_Val2_6" [firmware/myproject.cpp:50]   --->   Operation 28 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i16 298, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 29 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/2] (1.15ns)   --->   "%p_Val2_s_20 = call fastcc i9 @"operator().1"(i16 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 30 'call' 'p_Val2_s_20' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%sub_ln703_1 = sub i16 %p_Val2_7, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 31 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 -396, %p_Val2_6" [firmware/myproject.cpp:51]   --->   Operation 32 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_31 = mul i26 395, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 33 'mul' 'r_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_31, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 34 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_11 = sext i16 %p_Val2_13 to i32" [firmware/myproject.cpp:52]   --->   Operation 35 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul nsw i32 %r_V_11, %r_V_11" [firmware/myproject.cpp:52]   --->   Operation 36 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/2] (1.15ns)   --->   "%p_Val2_25 = call fastcc i11 @"operator()"(i16 %p_Val2_13)" [firmware/myproject.cpp:53]   --->   Operation 37 'call' 'p_Val2_25' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %p_Val2_7 to i28" [firmware/myproject.cpp:53]   --->   Operation 38 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_7 to i17" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.78ns)   --->   "%ret_V_37 = sub i17 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 41 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (3.99ns)   --->   "%p_0 = call fastcc i9 @"operator().1"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 42 'call' 'p_0' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/2] (1.15ns)   --->   "%p_s = call fastcc i11 @"operator()"(i16 %p_Val2_6)" [firmware/myproject.cpp:50]   --->   Operation 43 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i11 %p_s to i19" [firmware/myproject.cpp:50]   --->   Operation 44 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_27 = mul i19 91, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 45 'mul' 'r_V_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [2/2] (3.99ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 46 'call' 'p_1' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [2/2] (3.99ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 47 'call' 'p_2' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [2/2] (3.99ns)   --->   "%p_4 = call fastcc i9 @"operator().1"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 48 'call' 'p_4' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [2/2] (3.99ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 49 'call' 'p_Val2_12' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [2/2] (3.99ns)   --->   "%p_Val2_14 = call fastcc i9 @"operator().1"(i16 %p_Val2_13)" [firmware/myproject.cpp:51]   --->   Operation 50 'call' 'p_Val2_14' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [2/2] (3.99ns)   --->   "%p_Val2_16 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 51 'call' 'p_Val2_16' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %p_Val2_13 to i26" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i32 %r_V_12 to i39" [firmware/myproject.cpp:52]   --->   Operation 53 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.17ns)   --->   "%r_V_13 = mul i39 50, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 54 'mul' 'r_V_13' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i17 %ret_V_37 to i18" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.79ns)   --->   "%ret_V_14 = add nsw i18 562, %lhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 56 'add' 'ret_V_14' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_14 = sext i18 %ret_V_14 to i36" [firmware/myproject.cpp:52]   --->   Operation 57 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i36 %r_V_14, %r_V_14" [firmware/myproject.cpp:52]   --->   Operation 58 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 -699, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 59 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i11 %p_Val2_25 to i12" [firmware/myproject.cpp:53]   --->   Operation 60 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.73ns)   --->   "%ret_V_19 = add i12 438, %sext_ln703_4" [firmware/myproject.cpp:53]   --->   Operation 61 'add' 'ret_V_19' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i12 %ret_V_19 to i24" [firmware/myproject.cpp:53]   --->   Operation 62 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_18 = mul i24 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:53]   --->   Operation 63 'mul' 'r_V_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_5 = mul i26 2419, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 64 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i26 894976, %mul_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 65 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_42, i32 10, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 66 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.49ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln703 = mul i28 2419, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 67 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_23 = add i28 4633600, %mul_ln703" [firmware/myproject.cpp:53]   --->   Operation 68 'add' 'ret_V_23' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_8 = mul i26 2935, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 69 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i26 182272, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 70 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_45, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 71 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i17 %ret_V_37 to i25" [firmware/myproject.cpp:50]   --->   Operation 72 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_31 = mul i25 187, %sext_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 73 'mul' 'ret_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_5 = sext i16 %p_Val2_s to i32" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_s to i17" [firmware/myproject.cpp:50]   --->   Operation 75 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i9 @"operator().1"(i16 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 76 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i9 %p_0 to i17" [firmware/myproject.cpp:50]   --->   Operation 77 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sub_ln1193_1 = sub i17 %r_V, %sext_ln1193_2" [firmware/myproject.cpp:50]   --->   Operation 78 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sext_ln700_1 = sext i17 %sub_ln1193_1 to i23" [firmware/myproject.cpp:50]   --->   Operation 79 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln700_5 = mul i23 91, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 80 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %p_s to i22" [firmware/myproject.cpp:50]   --->   Operation 81 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i19 %r_V_27 to i23" [firmware/myproject.cpp:50]   --->   Operation 82 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i23 %sext_ln1192_1, %mul_ln700_5" [firmware/myproject.cpp:50]   --->   Operation 83 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_7 = sext i16 %p_Val2_6 to i32" [firmware/myproject.cpp:50]   --->   Operation 84 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i11 @"operator()"(i16 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 85 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 86 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i11 @"operator()"(i16 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 86 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 87 [1/1] (0.78ns)   --->   "%r_V_29 = sub i17 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 87 'sub' 'r_V_29' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %p_Val2_s_20 to i17" [firmware/myproject.cpp:51]   --->   Operation 88 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i17 %r_V_29, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 89 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V = add i17 3323, %ret_V_35" [firmware/myproject.cpp:51]   --->   Operation 90 'add' 'ret_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/2] (1.15ns)   --->   "%p_4 = call fastcc i9 @"operator().1"(i16 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 91 'call' 'p_4' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i17 %ret_V to i25" [firmware/myproject.cpp:51]   --->   Operation 92 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i9 %p_4 to i25" [firmware/myproject.cpp:51]   --->   Operation 93 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.49ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln728_2 = mul i25 %sext_ln728_3, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 94 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i11 @"operator()"(i16 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 95 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_12, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 96 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i21 %tmp_2 to i25" [firmware/myproject.cpp:51]   --->   Operation 97 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_9 = sub i25 %mul_ln728_2, %sext_ln1193_3" [firmware/myproject.cpp:51]   --->   Operation 98 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/2] (1.15ns)   --->   "%p_Val2_14 = call fastcc i9 @"operator().1"(i16 %p_Val2_13)" [firmware/myproject.cpp:51]   --->   Operation 99 'call' 'p_Val2_14' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i9 %p_Val2_14 to i18" [firmware/myproject.cpp:51]   --->   Operation 100 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.46ns)   --->   "%r_V_30 = mul i18 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 101 'mul' 'r_V_30' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (1.15ns)   --->   "%p_Val2_16 = call fastcc i11 @"operator()"(i16 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 102 'call' 'p_Val2_16' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [2/2] (3.99ns)   --->   "%p_8 = call fastcc i9 @"operator().1"(i16 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 103 'call' 'p_8' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul nsw i32 %r_V_5, %r_V_5" [firmware/myproject.cpp:52]   --->   Operation 104 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul nsw i32 %r_V_7, %r_V_7" [firmware/myproject.cpp:52]   --->   Operation 105 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_13 to i17" [firmware/myproject.cpp:52]   --->   Operation 106 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i39 %r_V_13 to i69" [firmware/myproject.cpp:52]   --->   Operation 107 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i36 %r_V_15 to i69" [firmware/myproject.cpp:52]   --->   Operation 108 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (3.31ns)   --->   "%r_V_16 = mul i69 %sext_ln1118_14, %sext_ln1116_6" [firmware/myproject.cpp:52]   --->   Operation 109 'mul' 'r_V_16' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i22 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 110 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.78ns)   --->   "%ret_V_38 = sub i17 %lhs_V_2, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 111 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i17 %ret_V_38 to i18" [firmware/myproject.cpp:52]   --->   Operation 112 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.79ns)   --->   "%ret_V_16 = add nsw i18 713, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 113 'add' 'ret_V_16' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i18 %ret_V_16 to i26" [firmware/myproject.cpp:52]   --->   Operation 114 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_6, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 115 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193 = mul i26 %sext_ln1118_15, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 116 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = sub i26 %lhs_V_5, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 117 'sub' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_39, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 118 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i24 %r_V_18 to i35" [firmware/myproject.cpp:53]   --->   Operation 119 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 120 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i36 %lhs_V_6 to i37" [firmware/myproject.cpp:53]   --->   Operation 121 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1193_1 = mul i35 -699, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 122 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into DSP with root node ret_V_41)   --->   "%sext_ln1193 = sext i35 %mul_ln1193_1 to i37" [firmware/myproject.cpp:53]   --->   Operation 123 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i37 %sext_ln1193, %sext_ln728_7" [firmware/myproject.cpp:53]   --->   Operation 124 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [2/2] (3.99ns)   --->   "%p_5 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 125 'call' 'p_5' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %p_Val2_7 to i36" [firmware/myproject.cpp:53]   --->   Operation 126 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i28 %ret_V_23 to i36" [firmware/myproject.cpp:53]   --->   Operation 127 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i36 %sext_ln700_8, %sext_ln700_9" [firmware/myproject.cpp:53]   --->   Operation 128 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_13, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 129 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.92ns)   --->   "%ret_V_43 = add i36 %mul_ln700_3, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 130 'add' 'ret_V_43' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_43, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 131 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (3.99ns)   --->   "%p_7 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 132 'call' 'p_7' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%add_ln1192_18 = add i17 %r_V, %rhs_V_3" [firmware/myproject.cpp:54]   --->   Operation 133 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%sext_ln1192_15 = sext i17 %add_ln1192_18 to i26" [firmware/myproject.cpp:54]   --->   Operation 134 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_9 = mul i26 452, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 135 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i26 402432, %mul_ln1192_9" [firmware/myproject.cpp:54]   --->   Operation 136 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_46, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 137 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %p_Val2_7 to i26" [firmware/myproject.cpp:54]   --->   Operation 138 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_Val2_1 to i25" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_s to i22" [firmware/myproject.cpp:52]   --->   Operation 140 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i23 %ret_V_32 to i24" [firmware/myproject.cpp:50]   --->   Operation 141 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_5 = add i24 -1274880, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 142 'add' 'ret_V_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_2 = sext i24 %ret_V_5 to i35" [firmware/myproject.cpp:50]   --->   Operation 143 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i11 %p_1 to i35" [firmware/myproject.cpp:50]   --->   Operation 144 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i35 %sext_ln700_10, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 145 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_11 = sext i35 %mul_ln700 to i36" [firmware/myproject.cpp:50]   --->   Operation 146 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %ret_V_31, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 147 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i35 %lhs_V to i36" [firmware/myproject.cpp:50]   --->   Operation 148 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i36 %sext_ln700_11, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 149 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i11 %p_2 to i22" [firmware/myproject.cpp:50]   --->   Operation 150 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_28 = mul i22 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 151 'mul' 'r_V_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %r_V_28, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 152 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %tmp_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.92ns)   --->   "%ret_V_34 = add i36 %add_ln700, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 154 'add' 'ret_V_34' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_34, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 155 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i18 %r_V_30 to i22" [firmware/myproject.cpp:51]   --->   Operation 156 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_3 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_16, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 157 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i21 %tmp_3 to i22" [firmware/myproject.cpp:51]   --->   Operation 158 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.81ns)   --->   "%ret_V_10 = sub i22 %sext_ln1118_7, %sext_ln1193_4" [firmware/myproject.cpp:51]   --->   Operation 159 'sub' 'ret_V_10' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i25 %ret_V_9 to i50" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %ret_V_10 to i50" [firmware/myproject.cpp:51]   --->   Operation 161 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (2.66ns)   --->   "%r_V_4 = mul i50 %sext_ln1118_9, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 162 'mul' 'r_V_4' <Predicate = true> <Delay = 2.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i9 @"operator().1"(i16 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 163 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 164 [2/2] (3.99ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 164 'call' 'p_9' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln703_3 = add i16 -56, %p_Val2_13" [firmware/myproject.cpp:51]   --->   Operation 165 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i32 %r_V_6 to i36" [firmware/myproject.cpp:52]   --->   Operation 166 'sext' 'sext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (3.17ns)   --->   "%mul_ln700_6 = mul i36 -50, %sext_ln700_12" [firmware/myproject.cpp:52]   --->   Operation 167 'mul' 'mul_ln700_6' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i22 50, %sext_ln728" [firmware/myproject.cpp:52]   --->   Operation 168 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %mul_ln728, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i32 %rhs_V_1 to i36" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'sext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.92ns)   --->   "%add_ln700_1 = add i36 %mul_ln700_6, %sext_ln700_13" [firmware/myproject.cpp:52]   --->   Operation 171 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i32 %r_V_8 to i39" [firmware/myproject.cpp:52]   --->   Operation 172 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (3.17ns)   --->   "%r_V_9 = mul i39 50, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 173 'mul' 'r_V_9' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i9 %p_8 to i25" [firmware/myproject.cpp:52]   --->   Operation 174 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.49ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_32 = mul i25 %sext_ln1118, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 175 'mul' 'r_V_32' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%sext_ln1118_12 = sext i25 %r_V_32 to i27" [firmware/myproject.cpp:52]   --->   Operation 176 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_s, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 177 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i26 %lhs_V_1 to i27" [firmware/myproject.cpp:52]   --->   Operation 178 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_12 = add i27 %sext_ln1118_12, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 179 'add' 'ret_V_12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i69 %r_V_16 to i76" [firmware/myproject.cpp:52]   --->   Operation 180 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i22 %r_V_17 to i76" [firmware/myproject.cpp:52]   --->   Operation 181 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 182 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [2/2] (3.99ns)   --->   "%p_Val2_23 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 183 'call' 'p_Val2_23' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 184 [1/1] (0.93ns)   --->   "%ret_V_21 = add i37 1795162112, %ret_V_41" [firmware/myproject.cpp:53]   --->   Operation 184 'add' 'ret_V_21' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i37 %ret_V_21 to i53" [firmware/myproject.cpp:53]   --->   Operation 185 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i18 %r_V_30 to i53" [firmware/myproject.cpp:53]   --->   Operation 186 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (3.15ns)   --->   "%r_V_19 = mul i53 %sext_ln1118_17, %sext_ln1118_16" [firmware/myproject.cpp:53]   --->   Operation 187 'mul' 'r_V_19' <Predicate = true> <Delay = 3.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 188 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i9 %p_5 to i18" [firmware/myproject.cpp:53]   --->   Operation 189 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.46ns)   --->   "%r_V_20 = mul i18 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:53]   --->   Operation 190 'mul' 'r_V_20' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [2/2] (3.99ns)   --->   "%p_6 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 191 'call' 'p_6' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i9 %p_Val2_14 to i10" [firmware/myproject.cpp:54]   --->   Operation 192 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.72ns)   --->   "%ret_V_26 = add i10 484, %sext_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 193 'add' 'ret_V_26' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %ret_V_26 to i20" [firmware/myproject.cpp:54]   --->   Operation 194 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_22 = mul i20 %zext_ln1118, %zext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 195 'mul' 'r_V_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 196 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 197 [2/2] (3.99ns)   --->   "%p_10 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 197 'call' 'p_10' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 198 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln700_4 = mul i26 5004, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 198 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_13, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 199 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i26 %mul_ln700_4, %rhs_V_6" [firmware/myproject.cpp:54]   --->   Operation 200 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_47, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 201 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i50 %r_V_4 to i53" [firmware/myproject.cpp:51]   --->   Operation 202 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %p_8 to i53" [firmware/myproject.cpp:51]   --->   Operation 203 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (3.74ns)   --->   "%mul_ln1192_2 = mul i53 %sext_ln1192_4, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 204 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i11 @"operator()"(i16 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 205 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 206 [2/2] (3.99ns)   --->   "%p_3 = call fastcc i11 @"operator()"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 206 'call' 'p_3' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i39 %r_V_9 to i56" [firmware/myproject.cpp:52]   --->   Operation 207 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i27 %ret_V_12 to i56" [firmware/myproject.cpp:52]   --->   Operation 208 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (3.31ns)   --->   "%mul_ln700_1 = mul i56 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 209 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %add_ln700_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 210 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (1.03ns)   --->   "%sub_ln700 = sub i56 %shl_ln, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 211 'sub' 'sub_ln700' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 212 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/2] (1.15ns)   --->   "%p_Val2_23 = call fastcc i11 @"operator()"(i16 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 213 'call' 'p_Val2_23' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i53 %r_V_19 to i69" [firmware/myproject.cpp:53]   --->   Operation 214 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i18 %r_V_20 to i69" [firmware/myproject.cpp:53]   --->   Operation 215 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (3.76ns)   --->   "%mul_ln1192_6 = mul i69 %sext_ln1192_10, %sext_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 216 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 217 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i9 %p_6 to i18" [firmware/myproject.cpp:53]   --->   Operation 218 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (1.46ns)   --->   "%r_V_21 = mul i18 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:53]   --->   Operation 219 'mul' 'r_V_21' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i9 %p_7 to i18" [firmware/myproject.cpp:54]   --->   Operation 220 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (1.46ns)   --->   "%r_V_23 = mul i18 %sext_ln1116_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 221 'mul' 'r_V_23' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i20 %r_V_22 to i40" [firmware/myproject.cpp:54]   --->   Operation 222 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i18 %r_V_23 to i40" [firmware/myproject.cpp:54]   --->   Operation 223 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i40 %sext_ln1118_18, %zext_ln1118_1" [firmware/myproject.cpp:54]   --->   Operation 224 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [1/2] (1.15ns)   --->   "%p_10 = call fastcc i9 @"operator().1"(i16 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 225 'call' 'p_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i9 %p_10 to i18" [firmware/myproject.cpp:54]   --->   Operation 226 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (1.46ns)   --->   "%r_V_25 = mul i18 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 227 'mul' 'r_V_25' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [2/2] (3.99ns)   --->   "%p_11 = call fastcc i11 @"operator()"(i16 %trunc_ln708_3)" [firmware/myproject.cpp:54]   --->   Operation 228 'call' 'p_11' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.76>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i53 %mul_ln1192_2 to i63" [firmware/myproject.cpp:51]   --->   Operation 229 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i11 %p_9 to i63" [firmware/myproject.cpp:51]   --->   Operation 230 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (3.76ns)   --->   "%mul_ln1192_3 = mul i63 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 231 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/2] (1.15ns)   --->   "%p_3 = call fastcc i11 @"operator()"(i16 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 232 'call' 'p_3' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i76 @_ssdm_op_BitConcatenate.i76.i56.i20(i56 %sub_ln700, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 233 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i76 %shl_ln700_1, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 234 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_7 = call i71 @_ssdm_op_BitConcatenate.i71.i11.i60(i11 %p_Val2_23, i60 0)" [firmware/myproject.cpp:52]   --->   Operation 235 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i71 %tmp_7 to i76" [firmware/myproject.cpp:52]   --->   Operation 236 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i76 %sub_ln700_1, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 237 'add' 'ret_V_40' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i76.i32.i32(i76 %ret_V_40, i32 60, i32 75)" [firmware/myproject.cpp:52]   --->   Operation 238 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i69 %mul_ln1192_6 to i85" [firmware/myproject.cpp:53]   --->   Operation 239 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i18 %r_V_21 to i85" [firmware/myproject.cpp:53]   --->   Operation 240 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [2/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i85 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 241 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i40 %r_V_24 to i53" [firmware/myproject.cpp:54]   --->   Operation 242 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i18 %r_V_25 to i53" [firmware/myproject.cpp:54]   --->   Operation 243 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (3.24ns)   --->   "%mul_ln1192_10 = mul i53 %sext_ln1192_17, %sext_ln1192_16" [firmware/myproject.cpp:54]   --->   Operation 244 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/2] (1.15ns)   --->   "%p_11 = call fastcc i11 @"operator()"(i16 %trunc_ln708_3)" [firmware/myproject.cpp:54]   --->   Operation 245 'call' 'p_11' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i11 %p_11 to i22" [firmware/myproject.cpp:54]   --->   Operation 246 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_26 = mul i22 %sext_ln1116_12, %sext_ln1116_12" [firmware/myproject.cpp:54]   --->   Operation 247 'mul' 'r_V_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.28>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i63 %mul_ln1192_3 to i73" [firmware/myproject.cpp:51]   --->   Operation 248 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i11 %p_3 to i73" [firmware/myproject.cpp:51]   --->   Operation 249 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (4.28ns)   --->   "%mul_ln1192_4 = mul i73 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 250 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 4.28> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i85 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 251 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i53 %mul_ln1192_10 to i73" [firmware/myproject.cpp:54]   --->   Operation 252 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i22 %r_V_26 to i73" [firmware/myproject.cpp:54]   --->   Operation 253 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (3.76ns)   --->   "%mul_ln1192_11 = mul i73 %sext_ln1192_19, %sext_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 254 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !282"   --->   Operation 255 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !288"   --->   Operation 256 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !294"   --->   Operation 257 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !300"   --->   Operation 258 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !306"   --->   Operation 259 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !312"   --->   Operation 260 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 261 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 262 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 263 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 264 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 265 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (1.19ns)   --->   "%ret_V_36 = add i73 -1030711825118521196544, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 266 'add' 'ret_V_36' <Predicate = true> <Delay = 1.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i73.i32.i32(i73 %ret_V_36, i32 60, i32 72)" [firmware/myproject.cpp:51]   --->   Operation 267 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %tmp to i16" [firmware/myproject.cpp:51]   --->   Operation 268 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 269 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 270 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i85 %mul_ln1192_7 to i91" [firmware/myproject.cpp:53]   --->   Operation 271 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (1.29ns)   --->   "%ret_V_44 = add i91 -1181120525763492703687933952, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 272 'add' 'ret_V_44' <Predicate = true> <Delay = 1.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_PartSelect.i11.i91.i32.i32(i91 %ret_V_44, i32 80, i32 90)" [firmware/myproject.cpp:53]   --->   Operation 273 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i11 %tmp_8 to i16" [firmware/myproject.cpp:53]   --->   Operation 274 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i73 %mul_ln1192_11 to i81" [firmware/myproject.cpp:54]   --->   Operation 276 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (1.23ns)   --->   "%ret_V_48 = add i81 -1180591620717411303424000, %sext_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 277 'add' 'ret_V_48' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_PartSelect.i11.i81.i32.i32(i81 %ret_V_48, i32 70, i32 80)" [firmware/myproject.cpp:54]   --->   Operation 278 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i11 %tmp_9 to i16" [firmware/myproject.cpp:54]   --->   Operation 279 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 280 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 281 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cos_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000]
p_Val2_7           (partselect    ) [ 0111110000]
p_Val2_1           (partselect    ) [ 0111110000]
p_Val2_s           (partselect    ) [ 0111110000]
p_Val2_6           (partselect    ) [ 0111100000]
sext_ln1192        (sext          ) [ 0000000000]
mul_ln1192         (mul           ) [ 0110000000]
trunc_ln51         (trunc         ) [ 0000000000]
p_Val2_13          (partselect    ) [ 0111110000]
sext_ln1118_2      (sext          ) [ 0101000000]
add_ln703          (add           ) [ 0101000000]
mul_ln1192_1       (mul           ) [ 0000000000]
add_ln1192         (add           ) [ 0000000000]
ret_V_33           (add           ) [ 0000000000]
trunc_ln           (partselect    ) [ 0101000000]
sub_ln703          (sub           ) [ 0000000000]
add_ln703_1        (add           ) [ 0101000000]
p_Val2_s_20        (call          ) [ 0101100000]
sub_ln703_1        (sub           ) [ 0101000000]
add_ln703_2        (add           ) [ 0101000000]
r_V_31             (mul           ) [ 0000000000]
trunc_ln708_2      (partselect    ) [ 0101000000]
r_V_11             (sext          ) [ 0000000000]
r_V_12             (mul           ) [ 0101000000]
p_Val2_25          (call          ) [ 0101000000]
sext_ln703         (sext          ) [ 0000000000]
lhs_V_2            (sext          ) [ 0100100000]
rhs_V_2            (sext          ) [ 0000000000]
ret_V_37           (sub           ) [ 0100100000]
p_s                (call          ) [ 0100100000]
sext_ln1118_5      (sext          ) [ 0000000000]
r_V_27             (mul           ) [ 0100100000]
sext_ln1116_3      (sext          ) [ 0000000000]
sext_ln1118_13     (sext          ) [ 0000000000]
r_V_13             (mul           ) [ 0100100000]
lhs_V_3            (sext          ) [ 0000000000]
ret_V_14           (add           ) [ 0000000000]
r_V_14             (sext          ) [ 0000000000]
r_V_15             (mul           ) [ 0100100000]
mul_ln728_1        (mul           ) [ 0100100000]
sext_ln703_4       (sext          ) [ 0000000000]
ret_V_19           (add           ) [ 0000000000]
sext_ln1116_7      (sext          ) [ 0000000000]
r_V_18             (mul           ) [ 0100100000]
mul_ln1192_5       (mul           ) [ 0000000000]
ret_V_42           (add           ) [ 0000000000]
trunc_ln708_6      (partselect    ) [ 0100100000]
mul_ln703          (mul           ) [ 0000000000]
ret_V_23           (add           ) [ 0100100000]
mul_ln1192_8       (mul           ) [ 0000000000]
ret_V_45           (add           ) [ 0000000000]
trunc_ln708_9      (partselect    ) [ 0100100000]
sext_ln1193_1      (sext          ) [ 0000000000]
ret_V_31           (mul           ) [ 0100010000]
r_V_5              (sext          ) [ 0000000000]
r_V                (sext          ) [ 0000000000]
p_0                (call          ) [ 0000000000]
sext_ln1193_2      (sext          ) [ 0000000000]
sub_ln1193_1       (sub           ) [ 0000000000]
sext_ln700_1       (sext          ) [ 0000000000]
mul_ln700_5        (mul           ) [ 0000000000]
sext_ln1118_4      (sext          ) [ 0000000000]
sext_ln1192_1      (sext          ) [ 0000000000]
ret_V_32           (add           ) [ 0100010000]
r_V_7              (sext          ) [ 0000000000]
p_1                (call          ) [ 0100010000]
p_2                (call          ) [ 0100010000]
r_V_29             (sub           ) [ 0000000000]
sext_ln703_1       (sext          ) [ 0000000000]
ret_V_35           (sub           ) [ 0000000000]
ret_V              (add           ) [ 0000000000]
p_4                (call          ) [ 0000000000]
sext_ln728_2       (sext          ) [ 0000000000]
sext_ln728_3       (sext          ) [ 0000000000]
mul_ln728_2        (mul           ) [ 0000000000]
p_Val2_12          (call          ) [ 0000000000]
tmp_2              (bitconcatenate) [ 0000000000]
sext_ln1193_3      (sext          ) [ 0000000000]
ret_V_9            (sub           ) [ 0100010000]
p_Val2_14          (call          ) [ 0100010000]
sext_ln1116_1      (sext          ) [ 0000000000]
r_V_30             (mul           ) [ 0100010000]
p_Val2_16          (call          ) [ 0100010000]
r_V_6              (mul           ) [ 0100010000]
r_V_8              (mul           ) [ 0100010000]
rhs_V_3            (sext          ) [ 0000000000]
sext_ln1116_6      (sext          ) [ 0000000000]
sext_ln1118_14     (sext          ) [ 0000000000]
r_V_16             (mul           ) [ 0100010000]
r_V_17             (mul           ) [ 0100010000]
ret_V_38           (sub           ) [ 0000000000]
lhs_V_4            (sext          ) [ 0000000000]
ret_V_16           (add           ) [ 0000000000]
sext_ln1118_15     (sext          ) [ 0000000000]
lhs_V_5            (bitconcatenate) [ 0000000000]
mul_ln1193         (mul           ) [ 0000000000]
ret_V_39           (sub           ) [ 0000000000]
trunc_ln708_4      (partselect    ) [ 0100010000]
sext_ln728_6       (sext          ) [ 0000000000]
lhs_V_6            (bitconcatenate) [ 0000000000]
sext_ln728_7       (sext          ) [ 0000000000]
mul_ln1193_1       (mul           ) [ 0000000000]
sext_ln1193        (sext          ) [ 0000000000]
ret_V_41           (add           ) [ 0100010000]
sext_ln700_8       (sext          ) [ 0000000000]
sext_ln700_9       (sext          ) [ 0000000000]
mul_ln700_3        (mul           ) [ 0000000000]
rhs_V_5            (bitconcatenate) [ 0000000000]
ret_V_43           (add           ) [ 0000000000]
trunc_ln708_7      (partselect    ) [ 0100010000]
add_ln1192_18      (add           ) [ 0000000000]
sext_ln1192_15     (sext          ) [ 0000000000]
mul_ln1192_9       (mul           ) [ 0000000000]
ret_V_46           (add           ) [ 0000000000]
trunc_ln708_s      (partselect    ) [ 0100010000]
sext_ln700         (sext          ) [ 0000000000]
sext_ln1118        (sext          ) [ 0000000000]
sext_ln728         (sext          ) [ 0000000000]
sext_ln1192_2      (sext          ) [ 0000000000]
ret_V_5            (add           ) [ 0000000000]
sext_ln700_2       (sext          ) [ 0000000000]
sext_ln700_10      (sext          ) [ 0000000000]
mul_ln700          (mul           ) [ 0000000000]
sext_ln700_11      (sext          ) [ 0000000000]
lhs_V              (bitconcatenate) [ 0000000000]
sext_ln700_3       (sext          ) [ 0000000000]
add_ln700          (add           ) [ 0000000000]
sext_ln1116        (sext          ) [ 0000000000]
r_V_28             (mul           ) [ 0000000000]
tmp_1              (bitconcatenate) [ 0000000000]
rhs_V              (sext          ) [ 0000000000]
ret_V_34           (add           ) [ 0000000000]
trunc_ln708_1      (partselect    ) [ 0100001111]
sext_ln1118_7      (sext          ) [ 0000000000]
tmp_3              (bitconcatenate) [ 0000000000]
sext_ln1193_4      (sext          ) [ 0000000000]
ret_V_10           (sub           ) [ 0000000000]
sext_ln1118_8      (sext          ) [ 0000000000]
sext_ln1118_9      (sext          ) [ 0000000000]
r_V_4              (mul           ) [ 0100001000]
p_8                (call          ) [ 0100001000]
add_ln703_3        (add           ) [ 0100001000]
sext_ln700_12      (sext          ) [ 0000000000]
mul_ln700_6        (mul           ) [ 0000000000]
mul_ln728          (mul           ) [ 0000000000]
rhs_V_1            (bitconcatenate) [ 0000000000]
sext_ln700_13      (sext          ) [ 0000000000]
add_ln700_1        (add           ) [ 0100001000]
sext_ln1118_10     (sext          ) [ 0000000000]
r_V_9              (mul           ) [ 0100001000]
sext_ln1118_11     (sext          ) [ 0000000000]
r_V_32             (mul           ) [ 0000000000]
sext_ln1118_12     (sext          ) [ 0000000000]
lhs_V_1            (bitconcatenate) [ 0000000000]
sext_ln728_4       (sext          ) [ 0000000000]
ret_V_12           (add           ) [ 0100001000]
sext_ln700_6       (sext          ) [ 0100001000]
sext_ln700_7       (sext          ) [ 0100001000]
ret_V_21           (add           ) [ 0000000000]
sext_ln1118_16     (sext          ) [ 0000000000]
sext_ln1118_17     (sext          ) [ 0000000000]
r_V_19             (mul           ) [ 0100001000]
p_5                (call          ) [ 0000000000]
sext_ln1116_8      (sext          ) [ 0000000000]
r_V_20             (mul           ) [ 0100001000]
sext_ln1192_14     (sext          ) [ 0000000000]
ret_V_26           (add           ) [ 0000000000]
zext_ln1118        (zext          ) [ 0000000000]
r_V_22             (mul           ) [ 0100001000]
p_7                (call          ) [ 0100001000]
mul_ln700_4        (mul           ) [ 0000000000]
rhs_V_6            (bitconcatenate) [ 0000000000]
ret_V_47           (add           ) [ 0000000000]
trunc_ln708_3      (partselect    ) [ 0100001000]
sext_ln1192_3      (sext          ) [ 0000000000]
sext_ln1192_4      (sext          ) [ 0000000000]
mul_ln1192_2       (mul           ) [ 0100000100]
p_9                (call          ) [ 0100000100]
sext_ln700_4       (sext          ) [ 0000000000]
sext_ln700_5       (sext          ) [ 0000000000]
mul_ln700_1        (mul           ) [ 0000000000]
shl_ln             (bitconcatenate) [ 0000000000]
sub_ln700          (sub           ) [ 0100000100]
mul_ln700_2        (mul           ) [ 0100000100]
p_Val2_23          (call          ) [ 0100000100]
sext_ln1192_9      (sext          ) [ 0000000000]
sext_ln1192_10     (sext          ) [ 0000000000]
mul_ln1192_6       (mul           ) [ 0100000100]
p_6                (call          ) [ 0000000000]
sext_ln1116_9      (sext          ) [ 0000000000]
r_V_21             (mul           ) [ 0100000100]
sext_ln1116_10     (sext          ) [ 0000000000]
r_V_23             (mul           ) [ 0000000000]
zext_ln1118_1      (zext          ) [ 0000000000]
sext_ln1118_18     (sext          ) [ 0000000000]
r_V_24             (mul           ) [ 0100000100]
p_10               (call          ) [ 0000000000]
sext_ln1116_11     (sext          ) [ 0000000000]
r_V_25             (mul           ) [ 0100000100]
sext_ln1192_5      (sext          ) [ 0000000000]
sext_ln1192_6      (sext          ) [ 0000000000]
mul_ln1192_3       (mul           ) [ 0100000010]
p_3                (call          ) [ 0100000010]
shl_ln700_1        (bitconcatenate) [ 0000000000]
sub_ln700_1        (sub           ) [ 0000000000]
tmp_7              (bitconcatenate) [ 0000000000]
rhs_V_4            (sext          ) [ 0000000000]
ret_V_40           (add           ) [ 0000000000]
trunc_ln708_5      (partselect    ) [ 0100000011]
sext_ln1192_11     (sext          ) [ 0100000010]
sext_ln1192_12     (sext          ) [ 0100000010]
sext_ln1192_16     (sext          ) [ 0000000000]
sext_ln1192_17     (sext          ) [ 0000000000]
mul_ln1192_10      (mul           ) [ 0100000010]
p_11               (call          ) [ 0000000000]
sext_ln1116_12     (sext          ) [ 0000000000]
r_V_26             (mul           ) [ 0100000010]
sext_ln1192_7      (sext          ) [ 0000000000]
sext_ln1192_8      (sext          ) [ 0000000000]
mul_ln1192_4       (mul           ) [ 0100000001]
mul_ln1192_7       (mul           ) [ 0100000001]
sext_ln1192_18     (sext          ) [ 0000000000]
sext_ln1192_19     (sext          ) [ 0000000000]
mul_ln1192_11      (mul           ) [ 0100000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln32 (specinterface ) [ 0000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000]
write_ln50         (write         ) [ 0000000000]
ret_V_36           (add           ) [ 0000000000]
tmp                (partselect    ) [ 0000000000]
sext_ln708         (sext          ) [ 0000000000]
write_ln51         (write         ) [ 0000000000]
write_ln52         (write         ) [ 0000000000]
sext_ln1192_13     (sext          ) [ 0000000000]
ret_V_44           (add           ) [ 0000000000]
tmp_8              (partselect    ) [ 0000000000]
sext_ln708_1       (sext          ) [ 0000000000]
write_ln53         (write         ) [ 0000000000]
sext_ln1192_20     (sext          ) [ 0000000000]
ret_V_48           (add           ) [ 0000000000]
tmp_9              (partselect    ) [ 0000000000]
sext_ln708_2       (sext          ) [ 0000000000]
write_ln54         (write         ) [ 0000000000]
ret_ln56           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_lut_samples_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_lut_samples_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i256P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator().1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator()"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i11.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i26.i10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i16.i20"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i25.i10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i36.i20"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i56.i20"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i11.i60"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i91.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="x_V_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="256" slack="0"/>
<pin id="194" dir="0" index="1" bw="256" slack="0"/>
<pin id="195" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln50_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="4"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln51_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="0" index="2" bw="13" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln52_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="2"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln53_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln54_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_operator_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_20/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_operator_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="1"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_operator_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="1"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_4/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_operator_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="2"/>
<pin id="257" dir="0" index="2" bw="9" slack="0"/>
<pin id="258" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_14/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_operator_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="3"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_operator_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="1"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_operator_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="1"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_operator_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="1"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_operator_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="1"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_10/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_operator_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_25/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_operator_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="1"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_operator_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="1"/>
<pin id="313" dir="0" index="2" bw="11" slack="0"/>
<pin id="314" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_operator_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="1"/>
<pin id="320" dir="0" index="2" bw="11" slack="0"/>
<pin id="321" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_operator_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="1"/>
<pin id="327" dir="0" index="2" bw="11" slack="0"/>
<pin id="328" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_operator_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="16" slack="1"/>
<pin id="334" dir="0" index="2" bw="11" slack="0"/>
<pin id="335" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_16/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_operator_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="4"/>
<pin id="341" dir="0" index="2" bw="11" slack="0"/>
<pin id="342" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_operator_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="1"/>
<pin id="348" dir="0" index="2" bw="11" slack="0"/>
<pin id="349" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_23/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_operator_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="1"/>
<pin id="355" dir="0" index="2" bw="11" slack="0"/>
<pin id="356" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_3/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_operator_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="1"/>
<pin id="362" dir="0" index="2" bw="11" slack="0"/>
<pin id="363" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_11/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Val2_7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="256" slack="0"/>
<pin id="369" dir="0" index="2" bw="9" slack="0"/>
<pin id="370" dir="0" index="3" bw="9" slack="0"/>
<pin id="371" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Val2_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="256" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="0" index="3" bw="8" slack="0"/>
<pin id="381" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Val2_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="256" slack="0"/>
<pin id="389" dir="0" index="2" bw="9" slack="0"/>
<pin id="390" dir="0" index="3" bw="9" slack="0"/>
<pin id="391" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Val2_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="256" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln1192_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln51_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="256" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Val2_13_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="256" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="0" index="3" bw="7" slack="0"/>
<pin id="420" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln1118_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln703_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="1"/>
<pin id="431" dir="0" index="1" bw="16" slack="1"/>
<pin id="432" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="ret_V_33_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="21" slack="0"/>
<pin id="435" dir="0" index="1" bw="26" slack="0"/>
<pin id="436" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="26" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln703_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="0" index="1" bw="16" slack="1"/>
<pin id="451" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln703_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sub_ln703_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="1"/>
<pin id="460" dir="0" index="1" bw="16" slack="1"/>
<pin id="461" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln703_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="1"/>
<pin id="465" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln708_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="26" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="0" index="3" bw="6" slack="0"/>
<pin id="472" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="r_V_11_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln703_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="2"/>
<pin id="481" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="lhs_V_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="2"/>
<pin id="484" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="rhs_V_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="2"/>
<pin id="487" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="ret_V_37_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_37/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln1118_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln1116_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="2"/>
<pin id="500" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln1118_13_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_13_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="lhs_V_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="0"/>
<pin id="512" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="ret_V_14_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="0" index="1" bw="17" slack="0"/>
<pin id="517" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="r_V_14_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="18" slack="0"/>
<pin id="522" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln703_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="1"/>
<pin id="526" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="ret_V_19_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="11" slack="0"/>
<pin id="530" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln1116_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln708_6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="26" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="0" index="3" bw="6" slack="0"/>
<pin id="542" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln708_9_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="26" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sext_ln1193_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="17" slack="1"/>
<pin id="557" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="r_V_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="3"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="r_V_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="3"/>
<pin id="563" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln1193_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="0"/>
<pin id="566" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln1118_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="1"/>
<pin id="570" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln1192_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="19" slack="1"/>
<pin id="573" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="r_V_7_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="3"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="r_V_29_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_29/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln703_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="2"/>
<pin id="585" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="ret_V_35_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="17" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ret_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="0"/>
<pin id="594" dir="0" index="1" bw="17" slack="0"/>
<pin id="595" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln728_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="17" slack="0"/>
<pin id="600" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln728_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="21" slack="0"/>
<pin id="608" dir="0" index="1" bw="11" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln1193_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="21" slack="0"/>
<pin id="616" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln1116_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="0"/>
<pin id="620" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="r_V_30_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="0" index="1" bw="9" slack="0"/>
<pin id="625" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="rhs_V_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="3"/>
<pin id="630" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln1116_6_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="39" slack="1"/>
<pin id="633" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln1118_14_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="36" slack="1"/>
<pin id="636" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="r_V_16_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="36" slack="0"/>
<pin id="639" dir="0" index="1" bw="39" slack="0"/>
<pin id="640" dir="1" index="2" bw="69" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="ret_V_38_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="1"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_38/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="lhs_V_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="17" slack="0"/>
<pin id="650" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="ret_V_16_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="0"/>
<pin id="654" dir="0" index="1" bw="17" slack="0"/>
<pin id="655" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln1118_15_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="18" slack="0"/>
<pin id="660" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="lhs_V_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="26" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="3"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln708_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="0" index="1" bw="26" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln728_6_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="24" slack="1"/>
<pin id="680" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="lhs_V_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="36" slack="0"/>
<pin id="683" dir="0" index="1" bw="26" slack="1"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln728_7_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="36" slack="0"/>
<pin id="690" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln700_8_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="3"/>
<pin id="694" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln700_9_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="28" slack="1"/>
<pin id="697" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="rhs_V_5_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="36" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="3"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="ret_V_43_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="36" slack="0"/>
<pin id="707" dir="0" index="1" bw="36" slack="0"/>
<pin id="708" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln708_7_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="0" index="1" bw="36" slack="0"/>
<pin id="713" dir="0" index="2" bw="6" slack="0"/>
<pin id="714" dir="0" index="3" bw="7" slack="0"/>
<pin id="715" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln708_s_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="0" index="1" bw="26" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="0" index="3" bw="6" slack="0"/>
<pin id="725" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln700_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="4"/>
<pin id="731" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln1118_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="4"/>
<pin id="734" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln728_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="4"/>
<pin id="737" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln1192_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="23" slack="1"/>
<pin id="740" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln700_10_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="1"/>
<pin id="743" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_10/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="lhs_V_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="35" slack="0"/>
<pin id="746" dir="0" index="1" bw="25" slack="1"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln700_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="35" slack="0"/>
<pin id="753" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln1116_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="1"/>
<pin id="757" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="22" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="rhs_V_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="ret_V_34_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="36" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln708_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="0" index="1" bw="36" slack="0"/>
<pin id="777" dir="0" index="2" bw="6" slack="0"/>
<pin id="778" dir="0" index="3" bw="7" slack="0"/>
<pin id="779" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln1118_7_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="18" slack="1"/>
<pin id="786" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="21" slack="0"/>
<pin id="789" dir="0" index="1" bw="11" slack="1"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln1193_4_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="21" slack="0"/>
<pin id="796" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_4/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="ret_V_10_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="18" slack="0"/>
<pin id="800" dir="0" index="1" bw="21" slack="0"/>
<pin id="801" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln1118_8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="25" slack="1"/>
<pin id="806" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sext_ln1118_9_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="22" slack="0"/>
<pin id="809" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="r_V_4_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="22" slack="0"/>
<pin id="813" dir="0" index="1" bw="25" slack="0"/>
<pin id="814" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln703_3_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="7" slack="0"/>
<pin id="819" dir="0" index="1" bw="16" slack="4"/>
<pin id="820" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln700_12_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_12/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="mul_ln700_6_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_6/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="rhs_V_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="22" slack="0"/>
<pin id="834" dir="0" index="2" bw="1" slack="0"/>
<pin id="835" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln700_13_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_13/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln700_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="36" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sext_ln1118_10_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="r_V_9_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln1118_11_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="0"/>
<pin id="859" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="lhs_V_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="26" slack="0"/>
<pin id="863" dir="0" index="1" bw="16" slack="4"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln728_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="26" slack="0"/>
<pin id="870" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="sext_ln700_6_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="69" slack="1"/>
<pin id="874" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln700_7_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="22" slack="1"/>
<pin id="877" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="grp_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="22" slack="0"/>
<pin id="880" dir="0" index="1" bw="69" slack="0"/>
<pin id="881" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="ret_V_21_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="0" index="1" bw="37" slack="1"/>
<pin id="887" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_21/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln1118_16_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="37" slack="0"/>
<pin id="891" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln1118_17_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="18" slack="1"/>
<pin id="895" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="r_V_19_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="18" slack="0"/>
<pin id="898" dir="0" index="1" bw="37" slack="0"/>
<pin id="899" dir="1" index="2" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sext_ln1116_8_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="9" slack="0"/>
<pin id="904" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="r_V_20_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="9" slack="0"/>
<pin id="908" dir="0" index="1" bw="9" slack="0"/>
<pin id="909" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sext_ln1192_14_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="1"/>
<pin id="914" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="ret_V_26_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="10" slack="0"/>
<pin id="917" dir="0" index="1" bw="9" slack="0"/>
<pin id="918" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln1118_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="0"/>
<pin id="923" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="rhs_V_6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="26" slack="0"/>
<pin id="927" dir="0" index="1" bw="16" slack="4"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="trunc_ln708_3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="0" index="1" bw="26" slack="0"/>
<pin id="935" dir="0" index="2" bw="5" slack="0"/>
<pin id="936" dir="0" index="3" bw="6" slack="0"/>
<pin id="937" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/5 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln1192_3_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="47" slack="1"/>
<pin id="943" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln1192_4_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="9" slack="1"/>
<pin id="946" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="mul_ln1192_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="9" slack="0"/>
<pin id="949" dir="0" index="1" bw="47" slack="0"/>
<pin id="950" dir="1" index="2" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/6 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln700_4_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="39" slack="1"/>
<pin id="955" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="sext_ln700_5_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="27" slack="1"/>
<pin id="958" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/6 "/>
</bind>
</comp>

<comp id="959" class="1004" name="mul_ln700_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="27" slack="0"/>
<pin id="961" dir="0" index="1" bw="39" slack="0"/>
<pin id="962" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="shl_ln_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="56" slack="0"/>
<pin id="967" dir="0" index="1" bw="36" slack="1"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sub_ln700_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="56" slack="0"/>
<pin id="974" dir="0" index="1" bw="56" slack="0"/>
<pin id="975" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sext_ln1192_9_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="53" slack="1"/>
<pin id="980" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sext_ln1192_10_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="18" slack="1"/>
<pin id="983" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="mul_ln1192_6_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="18" slack="0"/>
<pin id="986" dir="0" index="1" bw="53" slack="0"/>
<pin id="987" dir="1" index="2" bw="69" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln1116_9_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="9" slack="0"/>
<pin id="992" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="r_V_21_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="9" slack="0"/>
<pin id="996" dir="0" index="1" bw="9" slack="0"/>
<pin id="997" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sext_ln1116_10_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="9" slack="1"/>
<pin id="1002" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/6 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="r_V_23_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="0"/>
<pin id="1005" dir="0" index="1" bw="9" slack="0"/>
<pin id="1006" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln1118_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="20" slack="1"/>
<pin id="1011" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sext_ln1118_18_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="18" slack="0"/>
<pin id="1014" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1116_11_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="9" slack="0"/>
<pin id="1018" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="r_V_25_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="0"/>
<pin id="1022" dir="0" index="1" bw="9" slack="0"/>
<pin id="1023" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sext_ln1192_5_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="53" slack="1"/>
<pin id="1028" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln1192_6_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="11" slack="1"/>
<pin id="1031" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="mul_ln1192_3_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="11" slack="0"/>
<pin id="1034" dir="0" index="1" bw="53" slack="0"/>
<pin id="1035" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="shl_ln700_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="76" slack="0"/>
<pin id="1040" dir="0" index="1" bw="56" slack="1"/>
<pin id="1041" dir="0" index="2" bw="1" slack="0"/>
<pin id="1042" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/7 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sub_ln700_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="76" slack="0"/>
<pin id="1047" dir="0" index="1" bw="76" slack="1"/>
<pin id="1048" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/7 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_7_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="71" slack="0"/>
<pin id="1052" dir="0" index="1" bw="11" slack="1"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="rhs_V_4_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="71" slack="0"/>
<pin id="1059" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/7 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="ret_V_40_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="76" slack="0"/>
<pin id="1063" dir="0" index="1" bw="71" slack="0"/>
<pin id="1064" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/7 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="trunc_ln708_5_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="0"/>
<pin id="1069" dir="0" index="1" bw="76" slack="0"/>
<pin id="1070" dir="0" index="2" bw="7" slack="0"/>
<pin id="1071" dir="0" index="3" bw="8" slack="0"/>
<pin id="1072" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/7 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sext_ln1192_11_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="69" slack="1"/>
<pin id="1079" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/7 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="sext_ln1192_12_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="18" slack="1"/>
<pin id="1082" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/7 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="grp_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="18" slack="0"/>
<pin id="1085" dir="0" index="1" bw="69" slack="0"/>
<pin id="1086" dir="1" index="2" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/7 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sext_ln1192_16_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="38" slack="1"/>
<pin id="1091" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/7 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sext_ln1192_17_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="18" slack="1"/>
<pin id="1094" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/7 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="mul_ln1192_10_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="18" slack="0"/>
<pin id="1097" dir="0" index="1" bw="38" slack="0"/>
<pin id="1098" dir="1" index="2" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/7 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln1116_12_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="11" slack="0"/>
<pin id="1103" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_12/7 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sext_ln1192_7_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="63" slack="1"/>
<pin id="1107" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/8 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln1192_8_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="11" slack="1"/>
<pin id="1110" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/8 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="mul_ln1192_4_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="11" slack="0"/>
<pin id="1113" dir="0" index="1" bw="63" slack="0"/>
<pin id="1114" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/8 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sext_ln1192_18_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="53" slack="1"/>
<pin id="1119" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/8 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="sext_ln1192_19_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="22" slack="1"/>
<pin id="1122" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/8 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="mul_ln1192_11_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="22" slack="0"/>
<pin id="1125" dir="0" index="1" bw="53" slack="0"/>
<pin id="1126" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="ret_V_36_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="71" slack="0"/>
<pin id="1131" dir="0" index="1" bw="73" slack="1"/>
<pin id="1132" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/9 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="13" slack="0"/>
<pin id="1136" dir="0" index="1" bw="73" slack="0"/>
<pin id="1137" dir="0" index="2" bw="7" slack="0"/>
<pin id="1138" dir="0" index="3" bw="8" slack="0"/>
<pin id="1139" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sext_ln708_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="13" slack="0"/>
<pin id="1146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/9 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="sext_ln1192_13_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="85" slack="1"/>
<pin id="1151" dir="1" index="1" bw="91" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/9 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="ret_V_44_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="91" slack="0"/>
<pin id="1154" dir="0" index="1" bw="85" slack="0"/>
<pin id="1155" dir="1" index="2" bw="91" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/9 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_8_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="11" slack="0"/>
<pin id="1160" dir="0" index="1" bw="91" slack="0"/>
<pin id="1161" dir="0" index="2" bw="8" slack="0"/>
<pin id="1162" dir="0" index="3" bw="8" slack="0"/>
<pin id="1163" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln708_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="11" slack="0"/>
<pin id="1170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/9 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sext_ln1192_20_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="73" slack="1"/>
<pin id="1175" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_20/9 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="ret_V_48_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="81" slack="0"/>
<pin id="1178" dir="0" index="1" bw="73" slack="0"/>
<pin id="1179" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_48/9 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_9_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="11" slack="0"/>
<pin id="1184" dir="0" index="1" bw="81" slack="0"/>
<pin id="1185" dir="0" index="2" bw="8" slack="0"/>
<pin id="1186" dir="0" index="3" bw="8" slack="0"/>
<pin id="1187" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="sext_ln708_2_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="11" slack="0"/>
<pin id="1194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/9 "/>
</bind>
</comp>

<comp id="1197" class="1007" name="mul_ln1192_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="26" slack="0"/>
<pin id="1199" dir="0" index="1" bw="16" slack="0"/>
<pin id="1200" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="1203" class="1007" name="grp_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="26" slack="0"/>
<pin id="1205" dir="0" index="1" bw="16" slack="0"/>
<pin id="1206" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1207" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 add_ln1192/2 "/>
</bind>
</comp>

<comp id="1211" class="1007" name="r_V_31_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="26" slack="0"/>
<pin id="1213" dir="0" index="1" bw="16" slack="0"/>
<pin id="1214" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/2 "/>
</bind>
</comp>

<comp id="1218" class="1007" name="r_V_12_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="0"/>
<pin id="1220" dir="0" index="1" bw="16" slack="0"/>
<pin id="1221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/2 "/>
</bind>
</comp>

<comp id="1224" class="1007" name="r_V_27_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="19" slack="0"/>
<pin id="1226" dir="0" index="1" bw="11" slack="0"/>
<pin id="1227" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/3 "/>
</bind>
</comp>

<comp id="1230" class="1007" name="r_V_15_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="18" slack="0"/>
<pin id="1232" dir="0" index="1" bw="18" slack="0"/>
<pin id="1233" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/3 "/>
</bind>
</comp>

<comp id="1236" class="1007" name="mul_ln728_1_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="26" slack="0"/>
<pin id="1238" dir="0" index="1" bw="16" slack="1"/>
<pin id="1239" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/3 "/>
</bind>
</comp>

<comp id="1241" class="1007" name="r_V_18_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="12" slack="0"/>
<pin id="1243" dir="0" index="1" bw="12" slack="0"/>
<pin id="1244" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/3 "/>
</bind>
</comp>

<comp id="1247" class="1007" name="grp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="26" slack="0"/>
<pin id="1249" dir="0" index="1" bw="16" slack="0"/>
<pin id="1250" dir="0" index="2" bw="26" slack="0"/>
<pin id="1251" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/3 ret_V_42/3 "/>
</bind>
</comp>

<comp id="1256" class="1007" name="grp_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="28" slack="0"/>
<pin id="1258" dir="0" index="1" bw="16" slack="0"/>
<pin id="1259" dir="0" index="2" bw="28" slack="0"/>
<pin id="1260" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/3 ret_V_23/3 "/>
</bind>
</comp>

<comp id="1264" class="1007" name="grp_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="26" slack="0"/>
<pin id="1266" dir="0" index="1" bw="16" slack="0"/>
<pin id="1267" dir="0" index="2" bw="26" slack="0"/>
<pin id="1268" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/3 ret_V_45/3 "/>
</bind>
</comp>

<comp id="1273" class="1007" name="ret_V_31_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="25" slack="0"/>
<pin id="1275" dir="0" index="1" bw="17" slack="0"/>
<pin id="1276" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_31/4 "/>
</bind>
</comp>

<comp id="1279" class="1007" name="grp_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="0"/>
<pin id="1281" dir="0" index="1" bw="9" slack="0"/>
<pin id="1282" dir="0" index="2" bw="23" slack="0"/>
<pin id="1283" dir="0" index="3" bw="19" slack="0"/>
<pin id="1284" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193_1/4 sext_ln700_1/4 mul_ln700_5/4 ret_V_32/4 "/>
</bind>
</comp>

<comp id="1289" class="1007" name="grp_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="9" slack="0"/>
<pin id="1291" dir="0" index="1" bw="17" slack="0"/>
<pin id="1292" dir="0" index="2" bw="21" slack="0"/>
<pin id="1293" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln728_2/4 ret_V_9/4 "/>
</bind>
</comp>

<comp id="1297" class="1007" name="r_V_6_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="16" slack="0"/>
<pin id="1299" dir="0" index="1" bw="16" slack="0"/>
<pin id="1300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/4 "/>
</bind>
</comp>

<comp id="1303" class="1007" name="r_V_8_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="16" slack="0"/>
<pin id="1305" dir="0" index="1" bw="16" slack="0"/>
<pin id="1306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/4 "/>
</bind>
</comp>

<comp id="1309" class="1007" name="r_V_17_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="11" slack="0"/>
<pin id="1311" dir="0" index="1" bw="11" slack="0"/>
<pin id="1312" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/4 "/>
</bind>
</comp>

<comp id="1315" class="1007" name="grp_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="18" slack="0"/>
<pin id="1317" dir="0" index="1" bw="18" slack="0"/>
<pin id="1318" dir="0" index="2" bw="26" slack="0"/>
<pin id="1319" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/4 ret_V_39/4 "/>
</bind>
</comp>

<comp id="1324" class="1007" name="grp_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="35" slack="0"/>
<pin id="1326" dir="0" index="1" bw="24" slack="0"/>
<pin id="1327" dir="0" index="2" bw="36" slack="0"/>
<pin id="1328" dir="1" index="3" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/4 sext_ln1193/4 ret_V_41/4 "/>
</bind>
</comp>

<comp id="1332" class="1007" name="mul_ln700_3_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="0"/>
<pin id="1334" dir="0" index="1" bw="28" slack="0"/>
<pin id="1335" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/4 "/>
</bind>
</comp>

<comp id="1339" class="1007" name="grp_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="16" slack="0"/>
<pin id="1341" dir="0" index="1" bw="16" slack="0"/>
<pin id="1342" dir="0" index="2" bw="26" slack="0"/>
<pin id="1343" dir="0" index="3" bw="26" slack="0"/>
<pin id="1344" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_18/4 sext_ln1192_15/4 mul_ln1192_9/4 ret_V_46/4 "/>
</bind>
</comp>

<comp id="1350" class="1007" name="grp_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="24" slack="0"/>
<pin id="1352" dir="0" index="1" bw="23" slack="0"/>
<pin id="1353" dir="0" index="2" bw="11" slack="0"/>
<pin id="1354" dir="0" index="3" bw="35" slack="0"/>
<pin id="1355" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_5/5 sext_ln700_2/5 mul_ln700/5 sext_ln700_11/5 add_ln700/5 "/>
</bind>
</comp>

<comp id="1361" class="1007" name="r_V_28_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="0"/>
<pin id="1363" dir="0" index="1" bw="11" slack="0"/>
<pin id="1364" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/5 "/>
</bind>
</comp>

<comp id="1368" class="1007" name="mul_ln728_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="22" slack="0"/>
<pin id="1370" dir="0" index="1" bw="16" slack="0"/>
<pin id="1371" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/5 "/>
</bind>
</comp>

<comp id="1375" class="1007" name="grp_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="16" slack="0"/>
<pin id="1377" dir="0" index="1" bw="9" slack="0"/>
<pin id="1378" dir="0" index="2" bw="26" slack="0"/>
<pin id="1379" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_32/5 sext_ln1118_12/5 ret_V_12/5 "/>
</bind>
</comp>

<comp id="1383" class="1007" name="r_V_22_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="10" slack="0"/>
<pin id="1385" dir="0" index="1" bw="10" slack="0"/>
<pin id="1386" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/5 "/>
</bind>
</comp>

<comp id="1389" class="1007" name="grp_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="26" slack="0"/>
<pin id="1391" dir="0" index="1" bw="16" slack="0"/>
<pin id="1392" dir="0" index="2" bw="26" slack="0"/>
<pin id="1393" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/5 ret_V_47/5 "/>
</bind>
</comp>

<comp id="1398" class="1007" name="r_V_24_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="18" slack="0"/>
<pin id="1400" dir="0" index="1" bw="20" slack="0"/>
<pin id="1401" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="1404" class="1007" name="r_V_26_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="0"/>
<pin id="1406" dir="0" index="1" bw="11" slack="0"/>
<pin id="1407" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/7 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="p_Val2_7_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="16" slack="1"/>
<pin id="1412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="p_Val2_1_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="16" slack="1"/>
<pin id="1423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="p_Val2_s_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="16" slack="1"/>
<pin id="1431" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1439" class="1005" name="p_Val2_6_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="16" slack="1"/>
<pin id="1441" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="mul_ln1192_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="26" slack="1"/>
<pin id="1451" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="p_Val2_13_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="16" slack="1"/>
<pin id="1456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="sext_ln1118_2_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="26" slack="1"/>
<pin id="1468" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="add_ln703_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="16" slack="1"/>
<pin id="1473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="trunc_ln_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="16" slack="1"/>
<pin id="1478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1481" class="1005" name="add_ln703_1_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="16" slack="1"/>
<pin id="1483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="p_Val2_s_20_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="9" slack="2"/>
<pin id="1488" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s_20 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="sub_ln703_1_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="16" slack="1"/>
<pin id="1493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="add_ln703_2_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="1"/>
<pin id="1498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="trunc_ln708_2_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="16" slack="1"/>
<pin id="1503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="r_V_12_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="p_Val2_25_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="11" slack="1"/>
<pin id="1513" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_25 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="lhs_V_2_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="17" slack="1"/>
<pin id="1518" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="ret_V_37_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="17" slack="1"/>
<pin id="1523" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="p_s_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="11" slack="1"/>
<pin id="1528" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1531" class="1005" name="r_V_27_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="19" slack="1"/>
<pin id="1533" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="r_V_13_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="39" slack="1"/>
<pin id="1538" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="r_V_15_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="36" slack="1"/>
<pin id="1543" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="mul_ln728_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="26" slack="1"/>
<pin id="1548" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728_1 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="r_V_18_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="24" slack="1"/>
<pin id="1553" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="trunc_ln708_6_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="16" slack="1"/>
<pin id="1558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="ret_V_23_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="28" slack="1"/>
<pin id="1563" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="trunc_ln708_9_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="1"/>
<pin id="1568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="ret_V_31_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="25" slack="1"/>
<pin id="1573" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="ret_V_32_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="23" slack="1"/>
<pin id="1578" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="p_1_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="11" slack="1"/>
<pin id="1583" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="p_2_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="11" slack="1"/>
<pin id="1588" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="ret_V_9_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="25" slack="1"/>
<pin id="1593" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="p_Val2_14_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="9" slack="1"/>
<pin id="1598" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="r_V_30_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="18" slack="1"/>
<pin id="1603" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="p_Val2_16_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="11" slack="1"/>
<pin id="1609" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="r_V_6_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="1"/>
<pin id="1614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="r_V_8_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="1"/>
<pin id="1619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="r_V_16_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="69" slack="1"/>
<pin id="1624" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="r_V_17_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="22" slack="1"/>
<pin id="1629" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="trunc_ln708_4_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="16" slack="1"/>
<pin id="1634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="ret_V_41_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="37" slack="1"/>
<pin id="1639" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_41 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="trunc_ln708_7_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="16" slack="1"/>
<pin id="1644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="trunc_ln708_s_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="16" slack="1"/>
<pin id="1649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1652" class="1005" name="trunc_ln708_1_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="16" slack="4"/>
<pin id="1654" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="r_V_4_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="50" slack="1"/>
<pin id="1659" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="p_8_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="9" slack="1"/>
<pin id="1664" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="add_ln703_3_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="16" slack="1"/>
<pin id="1669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="add_ln700_1_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="36" slack="1"/>
<pin id="1674" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="r_V_9_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="39" slack="1"/>
<pin id="1679" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="ret_V_12_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="27" slack="1"/>
<pin id="1684" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="sext_ln700_6_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="76" slack="1"/>
<pin id="1689" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_6 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="sext_ln700_7_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="76" slack="1"/>
<pin id="1694" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_7 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="r_V_19_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="53" slack="1"/>
<pin id="1699" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="r_V_20_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="18" slack="1"/>
<pin id="1704" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="r_V_22_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="20" slack="1"/>
<pin id="1709" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="p_7_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="9" slack="1"/>
<pin id="1714" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="trunc_ln708_3_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="16" slack="1"/>
<pin id="1719" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="mul_ln1192_2_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="53" slack="1"/>
<pin id="1724" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="p_9_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="11" slack="1"/>
<pin id="1729" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="sub_ln700_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="56" slack="1"/>
<pin id="1734" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="mul_ln700_2_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="76" slack="1"/>
<pin id="1739" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="p_Val2_23_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="11" slack="1"/>
<pin id="1744" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="mul_ln1192_6_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="69" slack="1"/>
<pin id="1749" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="r_V_21_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="18" slack="1"/>
<pin id="1754" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="r_V_24_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="40" slack="1"/>
<pin id="1759" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="r_V_25_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="18" slack="1"/>
<pin id="1764" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="mul_ln1192_3_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="63" slack="1"/>
<pin id="1769" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="p_3_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="11" slack="1"/>
<pin id="1774" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="trunc_ln708_5_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="16" slack="2"/>
<pin id="1779" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="sext_ln1192_11_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="85" slack="1"/>
<pin id="1784" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_11 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="sext_ln1192_12_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="85" slack="1"/>
<pin id="1789" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_12 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="mul_ln1192_10_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="53" slack="1"/>
<pin id="1794" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_10 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="r_V_26_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="22" slack="1"/>
<pin id="1799" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="mul_ln1192_4_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="73" slack="1"/>
<pin id="1804" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="mul_ln1192_7_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="85" slack="1"/>
<pin id="1809" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="mul_ln1192_11_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="73" slack="1"/>
<pin id="1814" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="196"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="170" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="170" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="170" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="170" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="170" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="192" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="20" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="22" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="192" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="24" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="18" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="192" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="28" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="402"><net_src comp="18" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="192" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="396" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="192" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="421"><net_src comp="18" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="192" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="425"><net_src comp="415" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="433" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="466"><net_src comp="58" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="303" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="508"><net_src comp="64" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="488" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="70" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="50" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="52" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="545"><net_src comp="54" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="552"><net_src comp="50" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="52" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="554"><net_src comp="54" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="567"><net_src comp="240" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="561" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="590"><net_src comp="577" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="247" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="92" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="324" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="94" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="254" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="631" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="628" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="96" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="98" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="94" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="675"><net_src comp="50" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="52" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="677"><net_src comp="54" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="686"><net_src comp="100" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="94" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="703"><net_src comp="104" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="106" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="108" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="705" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="110" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="112" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="726"><net_src comp="50" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="52" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="728"><net_src comp="54" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="749"><net_src comp="120" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="94" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="754"><net_src comp="744" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="763"><net_src comp="122" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="94" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="768"><net_src comp="758" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="108" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="769" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="110" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="112" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="792"><net_src comp="92" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="94" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="797"><net_src comp="787" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="784" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="798" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="807" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="804" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="124" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="829"><net_src comp="126" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="122" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="94" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="841"><net_src comp="831" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="825" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="855"><net_src comp="64" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="261" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="98" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="94" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="871"><net_src comp="861" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="872" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="130" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="884" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="889" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="268" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="919"><net_src comp="132" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="912" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="98" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="94" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="938"><net_src comp="50" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="52" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="54" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="941" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="963"><net_src comp="956" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="953" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="136" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="106" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="976"><net_src comp="965" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="959" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="988"><net_src comp="981" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="978" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="282" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="990" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1007"><net_src comp="1000" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="1000" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1015"><net_src comp="1003" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="289" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1026" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1043"><net_src comp="138" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="106" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1049"><net_src comp="1038" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1055"><net_src comp="140" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="142" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1060"><net_src comp="1050" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="1045" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1057" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1073"><net_src comp="144" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1075"><net_src comp="146" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1076"><net_src comp="148" pin="0"/><net_sink comp="1067" pin=3"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1077" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1099"><net_src comp="1092" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1089" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="359" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1115"><net_src comp="1108" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1105" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1127"><net_src comp="1120" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1117" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="172" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1140"><net_src comp="174" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="1129" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1142"><net_src comp="146" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1143"><net_src comp="176" pin="0"/><net_sink comp="1134" pin=3"/></net>

<net id="1147"><net_src comp="1134" pin="4"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1156"><net_src comp="178" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1149" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1164"><net_src comp="180" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1166"><net_src comp="182" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1167"><net_src comp="184" pin="0"/><net_sink comp="1158" pin=3"/></net>

<net id="1171"><net_src comp="1158" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1180"><net_src comp="186" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1173" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1188"><net_src comp="188" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="1176" pin="2"/><net_sink comp="1182" pin=1"/></net>

<net id="1190"><net_src comp="190" pin="0"/><net_sink comp="1182" pin=2"/></net>

<net id="1191"><net_src comp="182" pin="0"/><net_sink comp="1182" pin=3"/></net>

<net id="1195"><net_src comp="1182" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1201"><net_src comp="36" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="406" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1208"><net_src comp="46" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="426" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1210"><net_src comp="1203" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="1215"><net_src comp="60" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="426" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1217"><net_src comp="1211" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="1222"><net_src comp="476" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="476" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="62" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="494" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="520" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="520" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="68" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1245"><net_src comp="533" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="533" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1252"><net_src comp="72" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="498" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="74" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1255"><net_src comp="1247" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="1261"><net_src comp="76" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="479" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="78" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1269"><net_src comp="80" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1270"><net_src comp="498" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1271"><net_src comp="82" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1272"><net_src comp="1264" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="1277"><net_src comp="84" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="555" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1285"><net_src comp="561" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="564" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1287"><net_src comp="86" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1288"><net_src comp="571" pin="1"/><net_sink comp="1279" pin=3"/></net>

<net id="1294"><net_src comp="602" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1295"><net_src comp="598" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1296"><net_src comp="614" pin="1"/><net_sink comp="1289" pin=2"/></net>

<net id="1301"><net_src comp="558" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="558" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1307"><net_src comp="574" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="574" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1313"><net_src comp="568" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="568" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1320"><net_src comp="658" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1321"><net_src comp="658" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1322"><net_src comp="662" pin="3"/><net_sink comp="1315" pin=2"/></net>

<net id="1323"><net_src comp="1315" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="1329"><net_src comp="102" pin="0"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="678" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="688" pin="1"/><net_sink comp="1324" pin=2"/></net>

<net id="1336"><net_src comp="692" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="695" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1338"><net_src comp="1332" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="1345"><net_src comp="561" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="628" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1347"><net_src comp="114" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1348"><net_src comp="116" pin="0"/><net_sink comp="1339" pin=3"/></net>

<net id="1349"><net_src comp="1339" pin="4"/><net_sink comp="720" pin=1"/></net>

<net id="1356"><net_src comp="118" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="738" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1358"><net_src comp="741" pin="1"/><net_sink comp="1350" pin=2"/></net>

<net id="1359"><net_src comp="751" pin="1"/><net_sink comp="1350" pin=3"/></net>

<net id="1360"><net_src comp="1350" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="1365"><net_src comp="755" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="755" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1367"><net_src comp="1361" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="1372"><net_src comp="128" pin="0"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="735" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="1374"><net_src comp="1368" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="1380"><net_src comp="732" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="857" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="868" pin="1"/><net_sink comp="1375" pin=2"/></net>

<net id="1387"><net_src comp="921" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="921" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1394"><net_src comp="134" pin="0"/><net_sink comp="1389" pin=0"/></net>

<net id="1395"><net_src comp="729" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1396"><net_src comp="925" pin="3"/><net_sink comp="1389" pin=2"/></net>

<net id="1397"><net_src comp="1389" pin="3"/><net_sink comp="932" pin=1"/></net>

<net id="1402"><net_src comp="1012" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="1009" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="1101" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="1101" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1413"><net_src comp="366" pin="4"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1416"><net_src comp="1410" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1417"><net_src comp="1410" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1418"><net_src comp="1410" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1419"><net_src comp="1410" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1420"><net_src comp="1410" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1424"><net_src comp="376" pin="4"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1427"><net_src comp="1421" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1428"><net_src comp="1421" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1432"><net_src comp="386" pin="4"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1435"><net_src comp="1429" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1436"><net_src comp="1429" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1437"><net_src comp="1429" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1438"><net_src comp="1429" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1442"><net_src comp="396" pin="4"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1446"><net_src comp="1439" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1447"><net_src comp="1439" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1448"><net_src comp="1439" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1452"><net_src comp="1197" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1457"><net_src comp="415" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1461"><net_src comp="1454" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1462"><net_src comp="1454" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1463"><net_src comp="1454" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1464"><net_src comp="1454" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1465"><net_src comp="1454" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1469"><net_src comp="426" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1474"><net_src comp="429" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1479"><net_src comp="438" pin="4"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1484"><net_src comp="452" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1489"><net_src comp="233" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1494"><net_src comp="458" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1499"><net_src comp="462" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1504"><net_src comp="467" pin="4"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1509"><net_src comp="1218" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1514"><net_src comp="296" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1519"><net_src comp="482" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1524"><net_src comp="488" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1529"><net_src comp="303" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1534"><net_src comp="1224" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1539"><net_src comp="504" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1544"><net_src comp="1230" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1549"><net_src comp="1236" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1554"><net_src comp="1241" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1559"><net_src comp="537" pin="4"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1564"><net_src comp="1256" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1569"><net_src comp="546" pin="4"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1574"><net_src comp="1273" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1579"><net_src comp="1279" pin="4"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1584"><net_src comp="310" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1589"><net_src comp="317" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1594"><net_src comp="1289" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1599"><net_src comp="254" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1604"><net_src comp="622" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1610"><net_src comp="331" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1615"><net_src comp="1297" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1620"><net_src comp="1303" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1625"><net_src comp="637" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1630"><net_src comp="1309" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1635"><net_src comp="669" pin="4"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1640"><net_src comp="1324" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1645"><net_src comp="710" pin="4"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1650"><net_src comp="720" pin="4"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1655"><net_src comp="774" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1660"><net_src comp="811" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1665"><net_src comp="261" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1670"><net_src comp="817" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1675"><net_src comp="842" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1680"><net_src comp="851" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1685"><net_src comp="1375" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1690"><net_src comp="872" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1695"><net_src comp="875" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1700"><net_src comp="896" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1705"><net_src comp="906" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1710"><net_src comp="1383" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1715"><net_src comp="275" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1720"><net_src comp="932" pin="4"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1725"><net_src comp="947" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1730"><net_src comp="338" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1735"><net_src comp="972" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1740"><net_src comp="878" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1745"><net_src comp="345" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1750"><net_src comp="984" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1755"><net_src comp="994" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1760"><net_src comp="1398" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1765"><net_src comp="1020" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1770"><net_src comp="1032" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1775"><net_src comp="352" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1780"><net_src comp="1067" pin="4"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1785"><net_src comp="1077" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1790"><net_src comp="1080" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1795"><net_src comp="1095" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1800"><net_src comp="1404" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1805"><net_src comp="1111" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1810"><net_src comp="1083" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1815"><net_src comp="1123" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {9 }
	Port: y_1_V | {9 }
	Port: y_2_V | {9 }
	Port: y_3_V | {9 }
	Port: y_4_V | {9 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : cos_lut_samples_V | {1 2 3 4 5 6 }
	Port: myproject : sin_lut_samples_V | {1 2 3 4 5 6 7 }
  - Chain level:
	State 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		p_Val2_s_20 : 1
		p_Val2_25 : 1
	State 2
		mul_ln1192_1 : 1
		add_ln1192 : 2
		ret_V_33 : 3
		trunc_ln : 4
		add_ln703_1 : 1
		r_V_31 : 1
		trunc_ln708_2 : 2
		r_V_12 : 1
	State 3
		ret_V_37 : 1
		sext_ln1118_5 : 1
		r_V_27 : 2
		r_V_13 : 1
		lhs_V_3 : 2
		ret_V_14 : 3
		r_V_14 : 4
		r_V_15 : 5
		ret_V_19 : 1
		sext_ln1116_7 : 2
		r_V_18 : 3
		mul_ln1192_5 : 1
		ret_V_42 : 2
		trunc_ln708_6 : 3
		mul_ln703 : 1
		ret_V_23 : 2
		mul_ln1192_8 : 1
		ret_V_45 : 2
		trunc_ln708_9 : 3
	State 4
		ret_V_31 : 1
		sext_ln1193_2 : 1
		sub_ln1193_1 : 2
		sext_ln700_1 : 3
		mul_ln700_5 : 4
		ret_V_32 : 5
		r_V_29 : 1
		ret_V_35 : 2
		ret_V : 3
		sext_ln728_2 : 4
		sext_ln728_3 : 1
		mul_ln728_2 : 5
		tmp_2 : 1
		sext_ln1193_3 : 2
		ret_V_9 : 6
		sext_ln1116_1 : 1
		r_V_30 : 2
		r_V_6 : 1
		r_V_8 : 1
		r_V_16 : 1
		r_V_17 : 1
		ret_V_38 : 1
		lhs_V_4 : 2
		ret_V_16 : 3
		sext_ln1118_15 : 4
		mul_ln1193 : 5
		ret_V_39 : 6
		trunc_ln708_4 : 7
		sext_ln728_7 : 1
		mul_ln1193_1 : 1
		sext_ln1193 : 2
		ret_V_41 : 3
		mul_ln700_3 : 1
		ret_V_43 : 2
		trunc_ln708_7 : 3
		add_ln1192_18 : 1
		sext_ln1192_15 : 2
		mul_ln1192_9 : 3
		ret_V_46 : 4
		trunc_ln708_s : 5
	State 5
		ret_V_5 : 1
		sext_ln700_2 : 2
		mul_ln700 : 3
		sext_ln700_11 : 4
		sext_ln700_3 : 1
		add_ln700 : 5
		r_V_28 : 1
		tmp_1 : 2
		rhs_V : 3
		ret_V_34 : 6
		trunc_ln708_1 : 7
		sext_ln1193_4 : 1
		ret_V_10 : 2
		sext_ln1118_9 : 3
		r_V_4 : 4
		mul_ln700_6 : 1
		mul_ln728 : 1
		rhs_V_1 : 2
		sext_ln700_13 : 3
		add_ln700_1 : 4
		r_V_9 : 1
		sext_ln1118_11 : 1
		r_V_32 : 2
		sext_ln1118_12 : 3
		sext_ln728_4 : 1
		ret_V_12 : 4
		mul_ln700_2 : 1
		sext_ln1118_16 : 1
		r_V_19 : 2
		sext_ln1116_8 : 1
		r_V_20 : 2
		ret_V_26 : 1
		zext_ln1118 : 2
		r_V_22 : 3
		mul_ln700_4 : 1
		ret_V_47 : 2
		trunc_ln708_3 : 3
	State 6
		mul_ln1192_2 : 1
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln1192_6 : 1
		sext_ln1116_9 : 1
		r_V_21 : 2
		r_V_23 : 1
		sext_ln1118_18 : 2
		r_V_24 : 3
		sext_ln1116_11 : 1
		r_V_25 : 2
	State 7
		mul_ln1192_3 : 1
		sub_ln700_1 : 1
		rhs_V_4 : 1
		ret_V_40 : 2
		trunc_ln708_5 : 3
		mul_ln1192_7 : 1
		mul_ln1192_10 : 1
		sext_ln1116_12 : 1
		r_V_26 : 2
	State 8
		mul_ln1192_4 : 1
		mul_ln1192_11 : 1
	State 9
		tmp : 1
		sext_ln708 : 2
		write_ln51 : 3
		ret_V_44 : 1
		tmp_8 : 2
		sext_ln708_1 : 3
		write_ln53 : 4
		ret_V_48 : 1
		tmp_9 : 2
		sext_ln708_2 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |  grp_operator_1_fu_233  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_240  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_247  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_254  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_261  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_268  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_275  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_282  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_1_fu_289  |    0    |  0.603  |    10   |   126   |
|   call   |  grp_operator_s_fu_296  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_303  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_310  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_317  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_324  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_331  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_338  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_345  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_352  |    0    |  0.603  |    10   |   126   |
|          |  grp_operator_s_fu_359  |    0    |  0.603  |    10   |   126   |
|----------|-------------------------|---------|---------|---------|---------|
|          |      r_V_13_fu_504      |    2    |    0    |    0    |    20   |
|          |      r_V_30_fu_622      |    0    |    0    |    0    |    49   |
|          |      r_V_16_fu_637      |    4    |    0    |    0    |    27   |
|          |       r_V_4_fu_811      |    2    |    0    |    0    |    52   |
|          |    mul_ln700_6_fu_825   |    2    |    0    |    0    |    20   |
|          |       r_V_9_fu_851      |    2    |    0    |    0    |    20   |
|          |        grp_fu_878       |    4    |    0    |   361   |   178   |
|          |      r_V_19_fu_896      |    2    |    0    |    0    |    25   |
|          |      r_V_20_fu_906      |    0    |    0    |    0    |    49   |
|          |   mul_ln1192_2_fu_947   |    3    |    0    |    0    |    21   |
|          |    mul_ln700_1_fu_959   |    3    |    0    |    0    |    27   |
|          |   mul_ln1192_6_fu_984   |    3    |    0    |    0    |    30   |
|          |      r_V_21_fu_994      |    0    |    0    |    0    |    49   |
|          |      r_V_23_fu_1003     |    0    |    0    |    0    |    49   |
|          |      r_V_25_fu_1020     |    0    |    0    |    0    |    49   |
|          |   mul_ln1192_3_fu_1032  |    3    |    0    |    0    |    30   |
|          |       grp_fu_1083       |    4    |    0    |   361   |   178   |
|          |  mul_ln1192_10_fu_1095  |    2    |    0    |    0    |    26   |
|    mul   |   mul_ln1192_4_fu_1111  |    4    |    0    |    0    |    43   |
|          |  mul_ln1192_11_fu_1123  |    3    |    0    |    0    |    30   |
|          |    mul_ln1192_fu_1197   |    1    |    0    |    0    |    0    |
|          |      r_V_31_fu_1211     |    1    |    0    |    0    |    0    |
|          |      r_V_12_fu_1218     |    1    |    0    |    0    |    0    |
|          |      r_V_27_fu_1224     |    1    |    0    |    0    |    0    |
|          |      r_V_15_fu_1230     |    1    |    0    |    0    |    0    |
|          |   mul_ln728_1_fu_1236   |    1    |    0    |    0    |    0    |
|          |      r_V_18_fu_1241     |    1    |    0    |    0    |    0    |
|          |     ret_V_31_fu_1273    |    1    |    0    |    0    |    0    |
|          |      r_V_6_fu_1297      |    1    |    0    |    0    |    0    |
|          |      r_V_8_fu_1303      |    1    |    0    |    0    |    0    |
|          |      r_V_17_fu_1309     |    1    |    0    |    0    |    0    |
|          |   mul_ln700_3_fu_1332   |    1    |    0    |    0    |    0    |
|          |      r_V_28_fu_1361     |    1    |    0    |    0    |    0    |
|          |    mul_ln728_fu_1368    |    1    |    0    |    0    |    0    |
|          |      r_V_22_fu_1383     |    1    |    0    |    0    |    0    |
|          |      r_V_24_fu_1398     |    1    |    0    |    0    |    0    |
|          |      r_V_26_fu_1404     |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     add_ln703_fu_429    |    0    |    0    |    0    |    23   |
|          |     ret_V_33_fu_433     |    0    |    0    |    0    |    33   |
|          |    add_ln703_1_fu_452   |    0    |    0    |    0    |    76   |
|          |    add_ln703_2_fu_462   |    0    |    0    |    0    |    23   |
|          |     ret_V_14_fu_514     |    0    |    0    |    0    |    24   |
|          |     ret_V_19_fu_527     |    0    |    0    |    0    |    18   |
|          |       ret_V_fu_592      |    0    |    0    |    0    |    76   |
|          |     ret_V_16_fu_652     |    0    |    0    |    0    |    24   |
|    add   |     ret_V_43_fu_705     |    0    |    0    |    0    |    43   |
|          |     ret_V_34_fu_769     |    0    |    0    |    0    |    43   |
|          |    add_ln703_3_fu_817   |    0    |    0    |    0    |    23   |
|          |    add_ln700_1_fu_842   |    0    |    0    |    0    |    43   |
|          |     ret_V_21_fu_884     |    0    |    0    |    0    |    44   |
|          |     ret_V_26_fu_915     |    0    |    0    |    0    |    17   |
|          |     ret_V_40_fu_1061    |    0    |    0    |    0    |    76   |
|          |     ret_V_36_fu_1129    |    0    |    0    |    0    |    80   |
|          |     ret_V_44_fu_1152    |    0    |    0    |    0    |    98   |
|          |     ret_V_48_fu_1176    |    0    |    0    |    0    |    88   |
|----------|-------------------------|---------|---------|---------|---------|
|          |     sub_ln703_fu_448    |    0    |    0    |    0    |    76   |
|          |    sub_ln703_1_fu_458   |    0    |    0    |    0    |    23   |
|          |     ret_V_37_fu_488     |    0    |    0    |    0    |    23   |
|          |      r_V_29_fu_577      |    0    |    0    |    0    |    23   |
|    sub   |     ret_V_35_fu_586     |    0    |    0    |    0    |    76   |
|          |     ret_V_38_fu_643     |    0    |    0    |    0    |    23   |
|          |     ret_V_10_fu_798     |    0    |    0    |    0    |    28   |
|          |     sub_ln700_fu_972    |    0    |    0    |    0    |    63   |
|          |   sub_ln700_1_fu_1045   |    0    |    0    |    0    |    76   |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1203       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1247       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1256       |    1    |    0    |    0    |    0    |
|  muladd  |       grp_fu_1264       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1324       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1375       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1389       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| addmuladd|       grp_fu_1339       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1350       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| submuladd|       grp_fu_1279       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|  mul_sub |       grp_fu_1289       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|  mulsub  |       grp_fu_1315       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   x_V_read_read_fu_192  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          | write_ln50_write_fu_198 |    0    |    0    |    0    |    0    |
|          | write_ln51_write_fu_205 |    0    |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_212 |    0    |    0    |    0    |    0    |
|          | write_ln53_write_fu_219 |    0    |    0    |    0    |    0    |
|          | write_ln54_write_fu_226 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     p_Val2_7_fu_366     |    0    |    0    |    0    |    0    |
|          |     p_Val2_1_fu_376     |    0    |    0    |    0    |    0    |
|          |     p_Val2_s_fu_386     |    0    |    0    |    0    |    0    |
|          |     p_Val2_6_fu_396     |    0    |    0    |    0    |    0    |
|          |     p_Val2_13_fu_415    |    0    |    0    |    0    |    0    |
|          |     trunc_ln_fu_438     |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_467  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_6_fu_537  |    0    |    0    |    0    |    0    |
|partselect|   trunc_ln708_9_fu_546  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_669  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_7_fu_710  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_720  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_1_fu_774  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_932  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_5_fu_1067  |    0    |    0    |    0    |    0    |
|          |       tmp_fu_1134       |    0    |    0    |    0    |    0    |
|          |      tmp_8_fu_1158      |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_1182      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    sext_ln1192_fu_406   |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_426  |    0    |    0    |    0    |    0    |
|          |      r_V_11_fu_476      |    0    |    0    |    0    |    0    |
|          |    sext_ln703_fu_479    |    0    |    0    |    0    |    0    |
|          |      lhs_V_2_fu_482     |    0    |    0    |    0    |    0    |
|          |      rhs_V_2_fu_485     |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_494  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_3_fu_498  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_13_fu_501  |    0    |    0    |    0    |    0    |
|          |      lhs_V_3_fu_510     |    0    |    0    |    0    |    0    |
|          |      r_V_14_fu_520      |    0    |    0    |    0    |    0    |
|          |   sext_ln703_4_fu_524   |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_7_fu_533  |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_1_fu_555  |    0    |    0    |    0    |    0    |
|          |       r_V_5_fu_558      |    0    |    0    |    0    |    0    |
|          |        r_V_fu_561       |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_2_fu_564  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_568  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_571  |    0    |    0    |    0    |    0    |
|          |       r_V_7_fu_574      |    0    |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_583   |    0    |    0    |    0    |    0    |
|          |   sext_ln728_2_fu_598   |    0    |    0    |    0    |    0    |
|          |   sext_ln728_3_fu_602   |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_3_fu_614  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_618  |    0    |    0    |    0    |    0    |
|          |      rhs_V_3_fu_628     |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_6_fu_631  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_14_fu_634  |    0    |    0    |    0    |    0    |
|          |      lhs_V_4_fu_648     |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_15_fu_658  |    0    |    0    |    0    |    0    |
|          |   sext_ln728_6_fu_678   |    0    |    0    |    0    |    0    |
|          |   sext_ln728_7_fu_688   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_8_fu_692   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_9_fu_695   |    0    |    0    |    0    |    0    |
|          |    sext_ln700_fu_729    |    0    |    0    |    0    |    0    |
|          |    sext_ln1118_fu_732   |    0    |    0    |    0    |    0    |
|          |    sext_ln728_fu_735    |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_738  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_10_fu_741  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_3_fu_751   |    0    |    0    |    0    |    0    |
|          |    sext_ln1116_fu_755   |    0    |    0    |    0    |    0    |
|   sext   |       rhs_V_fu_765      |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_784  |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_4_fu_794  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_804  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_807  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_12_fu_822  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_13_fu_838  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_848  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_857  |    0    |    0    |    0    |    0    |
|          |   sext_ln728_4_fu_868   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_6_fu_872   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_7_fu_875   |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_16_fu_889  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_17_fu_893  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_8_fu_902  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_912  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_941  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_944  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_4_fu_953   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_5_fu_956   |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_978  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_981  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_9_fu_990  |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_10_fu_1000 |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_18_fu_1012 |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_11_fu_1016 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_1026  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_1029  |    0    |    0    |    0    |    0    |
|          |     rhs_V_4_fu_1057     |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_1077 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_1080 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_16_fu_1089 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_17_fu_1092 |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_12_fu_1101 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_7_fu_1105  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_8_fu_1108  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_1117 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_19_fu_1120 |    0    |    0    |    0    |    0    |
|          |    sext_ln708_fu_1144   |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_1149 |    0    |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_1168  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_20_fu_1173 |    0    |    0    |    0    |    0    |
|          |   sext_ln708_2_fu_1192  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |    trunc_ln51_fu_410    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       tmp_2_fu_606      |    0    |    0    |    0    |    0    |
|          |      lhs_V_5_fu_662     |    0    |    0    |    0    |    0    |
|          |      lhs_V_6_fu_681     |    0    |    0    |    0    |    0    |
|          |      rhs_V_5_fu_698     |    0    |    0    |    0    |    0    |
|          |       lhs_V_fu_744      |    0    |    0    |    0    |    0    |
|          |       tmp_1_fu_758      |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_3_fu_787      |    0    |    0    |    0    |    0    |
|          |      rhs_V_1_fu_831     |    0    |    0    |    0    |    0    |
|          |      lhs_V_1_fu_861     |    0    |    0    |    0    |    0    |
|          |      rhs_V_6_fu_925     |    0    |    0    |    0    |    0    |
|          |      shl_ln_fu_965      |    0    |    0    |    0    |    0    |
|          |   shl_ln700_1_fu_1038   |    0    |    0    |    0    |    0    |
|          |      tmp_7_fu_1050      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   zext   |    zext_ln1118_fu_921   |    0    |    0    |    0    |    0    |
|          |  zext_ln1118_1_fu_1009  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    72   |  11.457 |   912   |   4629  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|cos_lut_samples_V|    1   |    0   |    0   |
|sin_lut_samples_V|    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    2   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln700_1_reg_1672 |   36   |
|  add_ln703_1_reg_1481 |   16   |
|  add_ln703_2_reg_1496 |   16   |
|  add_ln703_3_reg_1667 |   16   |
|   add_ln703_reg_1471  |   16   |
|    lhs_V_2_reg_1516   |   17   |
| mul_ln1192_10_reg_1792|   53   |
| mul_ln1192_11_reg_1812|   73   |
| mul_ln1192_2_reg_1722 |   53   |
| mul_ln1192_3_reg_1767 |   63   |
| mul_ln1192_4_reg_1802 |   73   |
| mul_ln1192_6_reg_1747 |   69   |
| mul_ln1192_7_reg_1807 |   85   |
|  mul_ln1192_reg_1449  |   26   |
|  mul_ln700_2_reg_1737 |   76   |
|  mul_ln728_1_reg_1546 |   26   |
|      p_1_reg_1581     |   11   |
|      p_2_reg_1586     |   11   |
|      p_3_reg_1772     |   11   |
|      p_7_reg_1712     |    9   |
|      p_8_reg_1662     |    9   |
|      p_9_reg_1727     |   11   |
|   p_Val2_13_reg_1454  |   16   |
|   p_Val2_14_reg_1596  |    9   |
|   p_Val2_16_reg_1607  |   11   |
|   p_Val2_1_reg_1421   |   16   |
|   p_Val2_23_reg_1742  |   11   |
|   p_Val2_25_reg_1511  |   11   |
|   p_Val2_6_reg_1439   |   16   |
|   p_Val2_7_reg_1410   |   16   |
|  p_Val2_s_20_reg_1486 |    9   |
|   p_Val2_s_reg_1429   |   16   |
|      p_s_reg_1526     |   11   |
|    r_V_12_reg_1506    |   32   |
|    r_V_13_reg_1536    |   39   |
|    r_V_15_reg_1541    |   36   |
|    r_V_16_reg_1622    |   69   |
|    r_V_17_reg_1627    |   22   |
|    r_V_18_reg_1551    |   24   |
|    r_V_19_reg_1697    |   53   |
|    r_V_20_reg_1702    |   18   |
|    r_V_21_reg_1752    |   18   |
|    r_V_22_reg_1707    |   20   |
|    r_V_24_reg_1757    |   40   |
|    r_V_25_reg_1762    |   18   |
|    r_V_26_reg_1797    |   22   |
|    r_V_27_reg_1531    |   19   |
|    r_V_30_reg_1601    |   18   |
|     r_V_4_reg_1657    |   50   |
|     r_V_6_reg_1612    |   32   |
|     r_V_8_reg_1617    |   32   |
|     r_V_9_reg_1677    |   39   |
|   ret_V_12_reg_1682   |   27   |
|   ret_V_23_reg_1561   |   28   |
|   ret_V_31_reg_1571   |   25   |
|   ret_V_32_reg_1576   |   23   |
|   ret_V_37_reg_1521   |   17   |
|   ret_V_41_reg_1637   |   37   |
|    ret_V_9_reg_1591   |   25   |
| sext_ln1118_2_reg_1466|   26   |
|sext_ln1192_11_reg_1782|   85   |
|sext_ln1192_12_reg_1787|   85   |
| sext_ln700_6_reg_1687 |   76   |
| sext_ln700_7_reg_1692 |   76   |
|   sub_ln700_reg_1732  |   56   |
|  sub_ln703_1_reg_1491 |   16   |
| trunc_ln708_1_reg_1652|   16   |
| trunc_ln708_2_reg_1501|   16   |
| trunc_ln708_3_reg_1717|   16   |
| trunc_ln708_4_reg_1632|   16   |
| trunc_ln708_5_reg_1777|   16   |
| trunc_ln708_6_reg_1556|   16   |
| trunc_ln708_7_reg_1642|   16   |
| trunc_ln708_9_reg_1566|   16   |
| trunc_ln708_s_reg_1647|   16   |
|   trunc_ln_reg_1476   |   16   |
+-----------------------+--------+
|         Total         |  2281  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_operator_s_fu_296 |  p1  |   2  |  16  |   32   ||    9    |
|       grp_fu_878      |  p0  |   2  |  22  |   44   ||    9    |
|       grp_fu_878      |  p1  |   2  |  69  |   138  ||    9    |
|      grp_fu_1083      |  p0  |   2  |  18  |   36   ||    9    |
|      grp_fu_1083      |  p1  |   2  |  69  |   138  ||    9    |
|      grp_fu_1203      |  p0  |   2  |  26  |   52   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   440  ||  3.618  ||    54   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   72   |   11   |   912  |  4629  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |    -   |  2281  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   72   |   15   |  3193  |  4683  |
+-----------+--------+--------+--------+--------+--------+
