
<html><head><title>Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669034" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669034" />
<meta name="NextFile" content="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html" title="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets">SystemVerilog_Assertions_on_re ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" title="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections">Configuring_SV-AMS_Connect_Mod ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>In addition to the built-in&#160;<code>ie</code>&#160;parameter<span class="confluence-anchor-link" id="UsingCustomieParameterandConnectModuleNamesforUDNtoElectricalConnections-Custom_ie_Parameter"></span>and connect module names, you can also provide custom names for the parameters and connect modules that are defined in the UDN connect modules within an&#160;<code style="letter-spacing: 0.0px;">ie</code>&#160;card statement.</p>

<p>To enable custom parameter names and connect module names, you must use the&#160;<code>-custom_udn_cr</code>&#160;option in the&#160;<code>xrun</code>&#160;command line.</p>

<p>You must use the&#160;<code>ie</code>&#160;card statement in the amsd block to specify the parameter name of your choice. The tool automatically collects the valid parameter set. For example, in the following code, the custom parameters defined are&#160;<code>my_vtol</code>,&#160;<code>my_itol</code>, and&#160;<code>custom_vdd10</code>.</p>

<p><code>amsd {</code><br /><code>&#160;&#160;ie vsup=3.0 my_vtol=1e-5 ttol=1e-6 vdd10=15 nettype=&quot;myNT&quot;&#160;</code><br /><code>&#160;&#160;ie vsup=3.0 my_vtol=1e-1 my_itol=1e-6 custom_vdd10=10&#160;</code><br /><code>&#160;&#160; inst=top.dig_driver</code><br /><code>nettype=&quot;myNT&quot;</code><br /><code>}</code></p>

<p>Similarly, you can set any name for the connect module. The tool internally sets up the mapping between the nettype and its custom modules. For example, in the following code the custom module name defined is&#160;<code>nt2e</code>.</p>

<p><code>// nt2e.svams</code><br /><code>`include &quot;disciplines.vams&quot;</code><br /><code>import udn_package::*;</code><br /><code>connectmodule nt2e( Din, Aout);//input myNT Din, output electrical Aout);</code><br /><code>&#160; input Din;</code><br /><code>&#160; myNT Din;</code><br /><code>&#160; output Aout;</code><br /><code>&#160; electrical Aout;</code></p>

<p>The following example illustrates the usage of custom parameter names and connect module names for Electrical-to-UDN, UDN-to-Electrical, and bidirectional connections.</p>

<p><code>// udn_package</code><br /><code>package udn_package;</code><br /><code>&#160; typedef struct {</code><br /><code>&#160;&#160;&#160;&#160; real r;</code><br /><code>&#160; } myT;</code><br /><code>&#160; nettype myT myNT with RESFUNC;</code><br /><code>endpackage</code></p>

<p><code>// top.sv</code><br /><code>import udn_package::*;</code><br /><code>module top;</code><br /><code>&#160; myNT e2udn;</code><br /><code>&#160; myNT udn2e;</code></p>

<p><code>//Electrical to UDN</code><br /><code>&#160; elect_sine_driver xelect_sine_driver (e2udn);</code><br /><code>&#160; sine_mon xsine_mon1(e2udn);</code></p>

<p><code>//UDN to Electrical</code><br /><code>&#160; digital_nt_driver dig_driver (udn2e);</code><br /><code>&#160; analog_electrical_sink analog_load (udn2e);</code><br /><code>&#160; endmodule</code></p>

<p><code>//sine Monitor</code><br /><code>module sine_mon(nt1);</code><br /><code>&#160;&#160; input nt1;</code><br /><code>&#160;&#160; myNT nt1;</code><br /><code>always @(nt1.r) begin</code><br /><code>$display(&quot;electrical to sine:%0f&quot;,nt1.r);</code><br /><code>end</code><br /><code>endmodule</code></p>

<p><code>//digital driver</code><br /><code>module digital_nt_driver (out);</code><br /><code>&#160; output out;</code><br /><code>&#160; myNT out;</code><br /><code>&#160; assign out = &#39;{1.5};</code><br /><code>endmodule</code></p>

<p><code>// analog.vams</code><br /><code>`include &quot;disciplines.vams&quot;</code><br /><code>module elect_sine_driver (sigout);</code><br /><code>&#160; output sigout;</code><br /><code>&#160; electrical sigout;</code><br /><code>&#160; electrical gnd;</code><br /><code>&#160; ground gnd;</code></p>

<p><code>vsource #(.type(&quot;sine&quot;), .ampl(5.0), .dc(5.0), .freq(1.0M)) v0 (sigout, gnd);</code><br /><code>endmodule</code></p>

<p><code>module analog_electrical_sink(in);</code><br /><code>&#160; input in;</code><br /><code>&#160; electrical in, out;</code><br /><code>&#160; real Dreg_in;</code></p>

<p><code>&#160; always @ (absdelta(V(in), 0.001, 1n, 0.001/4))</code><br /><code>&#160; begin</code><br /><code>&#160;&#160;&#160; Dreg_in = V(in);</code><br /><code>&#160; end</code><br /><code>endmodule</code></p>

<p><code>//You can define the custom parameter and connect module names in the following amsd block.</code></p>

<p><code>amsd {</code><br /><code>&#160; ie vsup=3.0 my_vtol=1e-5 ttol=1e-6 vdd10=15 nettype=&quot;myNT&quot;</code><br /><code>&#160; ie vsup=3.0 my_vtol=1e-1 my_itol=1e-6 custom_vdd10=10&#160;</code><br /><code>&#160;&#160; inst=top.dig_driver</code><br /><code>nettype=&quot;myNT&quot;</code><br /><code>}</code></p>

<p><code>//Electrical-to-UDN&#160;connections. A custom parameter &quot;my_vtol&quot; and a custom connect module name &quot;e2myNT&quot; are defined in this code.</code></p>

<p><code>`include &quot;disciplines.vams&quot;</code><br /><code>import udn_package::*;</code><br /><code>connectmodule e2myNT ( Ain, Dout); // input electrical Ain, output &#160;&#160;&#160;&#160;&#160;&#160;&#160;myNT Dout</code><br /><code>&#160; input Ain;</code><br /><code>&#160; electrical Ain;</code><br /><code>&#160; output Dout;</code><br /><code>&#160; myNT Dout;</code><br /><code>&#160; parameter real vss=0 ; //from (-inf:inf); //Voltage of negative &#160;supply</code><br /><code>&#160; parameter real vsup=5.0 ;//from (0:inf); //Supply voltage based on vss</code><br /><code>&#160; parameter real vdelta=vsup/64 ; //from (0:inf); //voltage delta</code><br /><code>&#160; parameter real my_vtol=vdelta/4 ; //from (0:vdelta); //voltage tolerance</code><br /><code>&#160; parameter real vdd=vss+vsup; //internal parameter: vss+vsup</code><br /><code>&#160; parameter real vdd10=vdd+vsup*10; //internal parameter: vdd+vsup*10</code><br /><code>&#160; parameter real vss10=vss-vsup*10; //internal parameter: vss-vsup*10</code></p>

<p><code>--------</code><br /><code>--------</code><br /><code>endconnectmodule</code></p>

<p><code>//UDN-to-electrical connections. Three custom parameters &quot;my_vtol&quot;, &quot;my_itol&quot;, and &quot;custom_vdd10&quot;; and, a custom connect module name &quot;nt2e&quot; are defined in the following part.</code></p>

<p><code>import udn_package::*;</code><br /><code>connectmodule nt2e( Din, Aout);//input myNT Din, output electrical Aout);</code><br /><code>&#160; input Din;</code><br /><code>&#160; myNT Din;</code><br /><code>&#160; output Aout;</code><br /><code>&#160; electrical Aout;</code></p>

<p><code>&#160; parameter real vdelta=vsup/64;&#160; &#160;// voltage delta</code><br /><code>&#160; parameter real vx=vss; &#160;// X output voltage</code><br /><code>&#160; parameter real my_vtol=vdelta/4; // voltage tolerance</code><br /><code>&#160; parameter real my_itol=idelta/4; // current tolerance</code><br /><code>&#160; parameter real vdd=vss+vsup;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; // internal parameter: vss+vsup</code><br /><code>&#160; parameter real custom_vdd10=vdd+vsup*10; // internal parameter: vdd+vsup*10</code><br /><code>&#160; parameter real vss10=vss-vsup*10; &#160;&#160;&#160;&#160;&#160;&#160;// internal parameter: vss-vsup*10</code><br /><code>--------</code><br /><code>--------</code><br /><code>endconnectmodule</code></p>
<h5 id="UsingCustomieParameterandConnectModuleNamesforUDNtoElectricalConnections-RelatedTopics">Related Topics</h5><ul><li><a href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html">Configuring SV-AMS Connect Modules for UDN-UDN, UDN-Logic, and UDN-Real Connections</a></li><li><a href="Complex_Port_Definitions_with_User-Defined_Nettypes.html">Complex Port Definitions with User-Defined Nettypes</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html" id="prev" title="SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets">SystemVerilog_Assertions_on_re ...</a></em></b><b><em><a href="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html" id="nex" title="Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections">Configuring_SV-AMS_Connect_Mod ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>