Simulation Parameters:
Trace Prefix: test_traces/round_robin_test/rr
Set Index Bits: 2
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 4
Cache Size (KB per core): 0.25
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Priority-based with Round-Robin (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 9
Total Reads: 7
Total Writes: 2
Total Execution Cycles: 320
Idle Cycles: 1543
Cache Misses: 4
Cache Miss Rate: 44.44%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 4
Data Traffic (Bytes): 896

Core 1 Statistics:
Total Instructions: 9
Total Reads: 7
Total Writes: 2
Total Execution Cycles: 119
Idle Cycles: 1744
Cache Misses: 5
Cache Miss Rate: 55.56%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 3
Data Traffic (Bytes): 896

Core 2 Statistics:
Total Instructions: 9
Total Reads: 7
Total Writes: 2
Total Execution Cycles: 103
Idle Cycles: 1760
Cache Misses: 5
Cache Miss Rate: 55.56%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 3
Data Traffic (Bytes): 896

Core 3 Statistics:
Total Instructions: 9
Total Reads: 7
Total Writes: 2
Total Execution Cycles: 3
Idle Cycles: 1860
Cache Misses: 5
Cache Miss Rate: 55.56%
Cache Evictions: 2
Writebacks: 1
Bus Invalidations: 1
Data Traffic (Bytes): 896

Overall Bus Summary:
Total Bus Transactions: 28
Total Bus Traffic (Bytes): 896
