static int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 , T_1 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_9 T_2 * F_1 = V_7 -> V_10 . F_1 ;\r\nT_1 V_11 , V_12 , V_13 ;\r\nT_3 V_14 ;\r\nT_1 V_15 ;\r\nif ( ! F_1 )\r\nreturn - V_16 ;\r\nV_11 = ( V_3 & V_17 ) >>\r\nV_18 ;\r\nV_12 = ( V_3 & V_19 ) >>\r\nV_20 ;\r\nif ( V_11 == V_21 ) {\r\nif ( ( V_7 -> V_10 . V_22 &\r\n( 1 << V_12 ) ) == 0 )\r\nreturn - V_23 ;\r\n} else if ( V_11 == V_24 ) {\r\nif ( ( V_7 -> V_10 . V_25 &\r\n( 1 << V_12 ) ) == 0 )\r\nreturn - V_23 ;\r\n}\r\nV_15 = F_2 ( & F_1 -> V_15 ) ;\r\nif ( ! V_15 ) {\r\nV_15 = 50 ;\r\n} else if ( V_15 > V_26 ) {\r\nF_3 ( L_1\r\nL_2 , V_15 , V_26 ) ;\r\nV_15 = V_26 ;\r\n}\r\nV_13 = F_2 ( & F_1 -> V_13 ) ;\r\nif ( V_13 & V_27 ) {\r\nF_4 ( L_3 ) ;\r\nreturn - V_28 ;\r\n}\r\nV_13 = V_3 | V_27 ;\r\nF_5 ( V_4 , & F_1 -> V_4 ) ;\r\nF_5 ( V_13 , & F_1 -> V_13 ) ;\r\nF_6 ( V_2 -> V_29 , V_30 , & V_14 ) ;\r\nif ( ! ( V_14 & V_31 ) || ( V_14 & V_32 ) ) {\r\nV_14 |= V_31 ;\r\nV_14 &= ~ V_32 ;\r\nF_7 ( V_2 -> V_29 , V_30 , V_14 ) ;\r\n}\r\nV_14 |= V_32 ;\r\nF_7 ( V_2 -> V_29 , V_30 , V_14 ) ;\r\n#define F_8 (((scic = ioread32(&swsci->scic)) & SWSCI_SCIC_INDICATOR) == 0)\r\nif ( F_9 ( F_8 , V_15 ) ) {\r\nF_4 ( L_4 ) ;\r\nreturn - V_33 ;\r\n}\r\nV_13 = ( V_13 & V_34 ) >>\r\nV_35 ;\r\nif ( V_13 != V_36 ) {\r\nF_4 ( L_5 , V_13 ) ;\r\nreturn - V_37 ;\r\n}\r\nif ( V_5 )\r\n* V_5 = F_2 ( & F_1 -> V_4 ) ;\r\nreturn 0 ;\r\n#undef F_8\r\n}\r\nint F_10 ( struct V_38 * V_38 ,\r\nbool V_39 )\r\n{\r\nstruct V_1 * V_2 = V_38 -> V_40 . V_2 ;\r\nT_1 V_4 = 0 ;\r\nT_1 type = 0 ;\r\nT_1 V_41 ;\r\nif ( ! F_11 ( V_2 ) )\r\nreturn 0 ;\r\nV_41 = F_12 ( V_38 ) ;\r\nif ( V_41 == V_42 ) {\r\nV_41 = 0 ;\r\n} else {\r\nV_4 |= 1 << V_41 ;\r\nV_41 ++ ;\r\n}\r\nif ( ! V_39 )\r\nV_4 |= 4 << 8 ;\r\nswitch ( V_38 -> type ) {\r\ncase V_43 :\r\ntype = V_44 ;\r\nbreak;\r\ncase V_45 :\r\ncase V_46 :\r\ncase V_47 :\r\ncase V_48 :\r\ntype = V_49 ;\r\nbreak;\r\ncase V_50 :\r\ntype = V_51 ;\r\nbreak;\r\ndefault:\r\nF_13 ( 1 , L_6 ,\r\nV_38 -> type ) ;\r\nreturn - V_23 ;\r\n}\r\nV_4 |= type << ( 16 + V_41 * 3 ) ;\r\nreturn F_1 ( V_2 , V_52 , V_4 , NULL ) ;\r\n}\r\nint F_14 ( struct V_1 * V_2 , T_4 V_53 )\r\n{\r\nint V_54 ;\r\nif ( ! F_11 ( V_2 ) )\r\nreturn 0 ;\r\nfor ( V_54 = 0 ; V_54 < F_15 ( V_55 ) ; V_54 ++ ) {\r\nif ( V_53 == V_55 [ V_54 ] . V_56 )\r\nreturn F_1 ( V_2 , V_57 ,\r\nV_55 [ V_54 ] . V_4 , NULL ) ;\r\n}\r\nreturn - V_23 ;\r\n}\r\nstatic bool F_16 ( void )\r\n{\r\nreturn F_17 () &&\r\n! F_18 () ;\r\n}\r\nstatic T_1 F_19 ( struct V_1 * V_2 , T_1 V_58 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_59 * V_59 ;\r\nstruct V_60 T_2 * V_61 = V_7 -> V_10 . V_61 ;\r\nF_4 ( L_7 , V_58 ) ;\r\nif ( F_16 () ) {\r\nF_20 ( L_8 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! ( V_58 & V_62 ) )\r\nreturn V_63 ;\r\nV_58 &= V_64 ;\r\nif ( V_58 > 255 )\r\nreturn V_63 ;\r\nF_21 ( & V_2 -> V_65 . V_66 , NULL ) ;\r\nF_20 ( L_9 , V_58 ) ;\r\nF_22 (intel_connector, &dev->mode_config.connector_list, base.head)\r\nF_23 ( V_59 , V_58 , 255 ) ;\r\nF_5 ( F_24 ( V_58 * 100 , 255 ) | V_67 , & V_61 -> V_68 ) ;\r\nF_25 ( & V_2 -> V_65 . V_66 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_26 ( struct V_1 * V_2 , T_1 V_69 )\r\n{\r\nF_4 ( L_10 ) ;\r\nreturn V_70 ;\r\n}\r\nstatic T_1 F_27 ( struct V_1 * V_2 , T_1 V_71 )\r\n{\r\nF_4 ( L_11 ) ;\r\nreturn V_72 ;\r\n}\r\nstatic T_1 F_28 ( struct V_1 * V_2 , T_1 V_73 )\r\n{\r\nF_4 ( L_12 ) ;\r\nreturn V_74 ;\r\n}\r\nstatic T_1 F_29 ( struct V_1 * V_2 , T_1 V_75 )\r\n{\r\nF_4 ( L_13 ) ;\r\nreturn V_76 ;\r\n}\r\nstatic T_1 F_30 ( struct V_1 * V_2 , T_1 V_77 )\r\n{\r\nif ( ! V_77 )\r\nF_4 ( L_14 ) ;\r\nif ( V_77 & V_78 )\r\nF_4 ( L_15 ) ;\r\nif ( V_77 & V_79 )\r\nF_4 ( L_16 ) ;\r\nif ( V_77 & V_80 )\r\nF_4 ( L_17 ) ;\r\nif ( V_77 & V_81 )\r\nF_4 ( L_18 ) ;\r\nif ( V_77 & V_82 )\r\nF_4 ( L_19 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic T_1 F_31 ( struct V_1 * V_2 , T_1 V_77 )\r\n{\r\nif ( V_77 & V_84 )\r\nF_4 ( L_20 ) ;\r\nelse\r\nF_4 ( L_21 ) ;\r\nreturn V_85 ;\r\n}\r\nstatic T_1 F_32 ( struct V_1 * V_2 , T_1 V_77 )\r\n{\r\nif ( V_77 & V_86 )\r\nF_4 ( L_22 ) ;\r\nelse\r\nF_4 ( L_23 ) ;\r\nreturn V_87 ;\r\n}\r\nstatic T_1 F_33 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( L_24 ) ;\r\nreturn V_88 ;\r\n}\r\nstatic void F_34 ( struct V_89 * V_90 )\r\n{\r\nstruct V_91 * V_10 =\r\nF_35 ( V_90 , struct V_91 , F_34 ) ;\r\nstruct V_6 * V_7 =\r\nF_35 ( V_10 , struct V_6 , V_10 ) ;\r\nstruct V_1 * V_2 = V_7 -> V_2 ;\r\nstruct V_60 T_2 * V_61 = V_7 -> V_10 . V_61 ;\r\nT_1 V_92 = 0 ;\r\nT_1 V_93 ;\r\nif ( ! V_61 )\r\nreturn;\r\nV_93 = F_2 ( & V_61 -> V_94 ) ;\r\nif ( ! ( V_93 & V_95 ) ) {\r\nF_4 ( L_25 ,\r\nV_93 ) ;\r\nreturn;\r\n}\r\nif ( V_93 & V_96 )\r\nV_92 |= F_26 ( V_2 , F_2 ( & V_61 -> V_69 ) ) ;\r\nif ( V_93 & V_97 )\r\nV_92 |= F_19 ( V_2 , F_2 ( & V_61 -> V_58 ) ) ;\r\nif ( V_93 & V_98 )\r\nV_92 |= F_28 ( V_2 , F_2 ( & V_61 -> V_73 ) ) ;\r\nif ( V_93 & V_99 )\r\nV_92 |= F_27 ( V_2 , F_2 ( & V_61 -> V_71 ) ) ;\r\nif ( V_93 & V_100 )\r\nV_92 |= F_29 ( V_2 ,\r\nF_2 ( & V_61 -> V_75 ) ) ;\r\nif ( V_93 & V_101 )\r\nV_92 |= F_30 ( V_2 , F_2 ( & V_61 -> V_77 ) ) ;\r\nif ( V_93 & V_102 )\r\nV_92 |= F_31 ( V_2 , F_2 ( & V_61 -> V_77 ) ) ;\r\nif ( V_93 & V_103 )\r\nV_92 |= F_32 ( V_2 , F_2 ( & V_61 -> V_77 ) ) ;\r\nif ( V_93 & V_104 )\r\nV_92 |= F_33 ( V_2 ) ;\r\nF_5 ( V_92 , & V_61 -> V_94 ) ;\r\n}\r\nvoid F_36 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nif ( V_7 -> V_10 . V_61 )\r\nF_37 ( & V_7 -> V_10 . F_34 ) ;\r\n}\r\nstatic int F_38 ( struct V_105 * V_106 ,\r\nunsigned long V_107 , void * V_108 )\r\n{\r\nstruct V_109 T_2 * V_110 ;\r\nstruct V_111 * V_112 = V_108 ;\r\nint V_113 = V_114 ;\r\nif ( strcmp ( V_112 -> V_115 , V_116 ) != 0 )\r\nreturn V_117 ;\r\nif ( ! V_118 )\r\nreturn V_117 ;\r\nV_110 = V_118 -> V_110 ;\r\nif ( V_112 -> type == 0x80 &&\r\n( F_2 ( & V_110 -> V_119 ) & 1 ) == 0 )\r\nV_113 = V_120 ;\r\nF_5 ( 0 , & V_110 -> V_121 ) ;\r\nreturn V_113 ;\r\n}\r\nstatic void F_39 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_91 * V_10 = & V_7 -> V_10 ;\r\nstruct V_122 * V_123 ;\r\nT_5 V_124 ;\r\nstruct V_125 * V_126 , * V_127 , * V_128 = NULL ;\r\nunsigned long long V_129 ;\r\nT_6 V_130 ;\r\nT_1 V_131 ;\r\nint V_54 = 0 ;\r\nV_124 = F_40 ( & V_2 -> V_29 -> V_2 ) ;\r\nif ( ! V_124 || F_41 ( V_124 , & V_126 ) )\r\nreturn;\r\nif ( F_42 ( V_124 ) )\r\nV_128 = V_126 ;\r\nelse {\r\nF_22 (acpi_cdev, &acpi_dev->children, node) {\r\nif ( F_42 ( V_127 -> V_124 ) ) {\r\nV_128 = V_127 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( ! V_128 ) {\r\nF_43 ( L_26 ) ;\r\nreturn;\r\n}\r\nF_22 (acpi_cdev, &acpi_video_bus->children, node) {\r\nif ( V_54 >= 8 ) {\r\nF_44 ( & V_2 -> V_29 -> V_2 ,\r\nL_27 ) ;\r\nreturn;\r\n}\r\nV_130 =\r\nF_45 ( V_127 -> V_124 , L_28 ,\r\nNULL , & V_129 ) ;\r\nif ( F_46 ( V_130 ) ) {\r\nif ( ! V_129 )\r\ngoto V_132;\r\nF_5 ( ( T_1 ) ( V_129 & 0x0f0f ) ,\r\n& V_10 -> V_110 -> V_133 [ V_54 ] ) ;\r\nV_54 ++ ;\r\n}\r\n}\r\nV_134:\r\nif ( V_54 < 8 )\r\nF_5 ( 0 , & V_10 -> V_110 -> V_133 [ V_54 ] ) ;\r\nreturn;\r\nV_132:\r\nV_54 = 0 ;\r\nF_22 (connector, &dev->mode_config.connector_list, head) {\r\nint V_135 = V_136 ;\r\nif ( V_54 >= 8 ) {\r\nF_44 ( & V_2 -> V_29 -> V_2 ,\r\nL_29 ) ;\r\nreturn;\r\n}\r\nswitch ( V_123 -> V_137 ) {\r\ncase V_138 :\r\ncase V_139 :\r\nV_135 = V_140 ;\r\nbreak;\r\ncase V_141 :\r\ncase V_142 :\r\ncase V_143 :\r\ncase V_144 :\r\nV_135 = V_145 ;\r\nbreak;\r\ncase V_146 :\r\ncase V_147 :\r\ncase V_148 :\r\ncase V_149 :\r\ncase V_150 :\r\nV_135 = V_151 ;\r\nbreak;\r\ncase V_152 :\r\nV_135 = V_153 ;\r\nbreak;\r\n}\r\nV_131 = F_2 ( & V_10 -> V_110 -> V_133 [ V_54 ] ) ;\r\nF_5 ( V_131 | ( 1 << 31 ) | V_135 | V_54 ,\r\n& V_10 -> V_110 -> V_133 [ V_54 ] ) ;\r\nV_54 ++ ;\r\n}\r\ngoto V_134;\r\n}\r\nstatic void F_47 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_91 * V_10 = & V_7 -> V_10 ;\r\nint V_54 = 0 ;\r\nT_1 V_154 ;\r\ndo {\r\nV_154 = F_2 ( & V_10 -> V_110 -> V_133 [ V_54 ] ) ;\r\nF_5 ( V_154 , & V_10 -> V_110 -> V_155 [ V_54 ] ) ;\r\n} while ( ++ V_54 < 8 && V_154 != 0 );\r\n}\r\nvoid F_48 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_91 * V_10 = & V_7 -> V_10 ;\r\nif ( ! V_10 -> V_156 )\r\nreturn;\r\nif ( V_10 -> V_110 ) {\r\nif ( F_49 ( V_2 , V_157 ) ) {\r\nF_39 ( V_2 ) ;\r\nF_47 ( V_2 ) ;\r\n}\r\nF_5 ( 0 , & V_10 -> V_110 -> V_121 ) ;\r\nF_5 ( 1 , & V_10 -> V_110 -> V_158 ) ;\r\nV_118 = V_10 ;\r\nF_50 ( & V_159 ) ;\r\n}\r\nif ( V_10 -> V_61 ) {\r\nF_5 ( V_160 , & V_10 -> V_61 -> V_161 ) ;\r\nF_5 ( V_162 , & V_10 -> V_61 -> V_163 ) ;\r\n}\r\n}\r\nvoid F_51 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_91 * V_10 = & V_7 -> V_10 ;\r\nif ( ! V_10 -> V_156 )\r\nreturn;\r\nif ( V_10 -> V_61 )\r\nF_5 ( V_164 , & V_10 -> V_61 -> V_163 ) ;\r\nF_52 ( & V_7 -> V_10 . F_34 ) ;\r\nif ( V_10 -> V_110 ) {\r\nF_5 ( 0 , & V_10 -> V_110 -> V_158 ) ;\r\nV_118 = NULL ;\r\nF_53 ( & V_159 ) ;\r\n}\r\nF_54 ( V_10 -> V_156 ) ;\r\nV_10 -> V_156 = NULL ;\r\nV_10 -> V_110 = NULL ;\r\nV_10 -> F_1 = NULL ;\r\nV_10 -> V_61 = NULL ;\r\nV_10 -> V_165 = NULL ;\r\nV_10 -> V_166 = NULL ;\r\n}\r\nstatic void F_55 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_91 * V_10 = & V_7 -> V_10 ;\r\nbool V_167 = false ;\r\nT_1 V_168 ;\r\nV_10 -> V_25 = 1 ;\r\nV_10 -> V_22 = 1 ;\r\nif ( F_1 ( V_2 , V_169 , 0 , & V_168 ) == 0 ) {\r\nV_168 <<= 1 ;\r\nV_10 -> V_25 |= V_168 ;\r\n}\r\nif ( F_1 ( V_2 , V_170 , 0 , & V_168 ) == 0 ) {\r\nV_10 -> V_22 |= V_168 ;\r\nV_167 = true ;\r\n}\r\nif ( F_1 ( V_2 , V_171 , 0 , & V_168 ) == 0 ) {\r\nT_1 V_172 = V_168 & 0x7ff ;\r\nT_1 V_173 = V_168 & ~ 0xfff ;\r\nV_168 = ( V_173 << 4 ) | ( V_172 << 1 ) | 1 ;\r\nif ( V_167 ) {\r\nT_1 V_174 = V_10 -> V_22 ;\r\nif ( ( V_174 & V_168 ) != V_174 )\r\nF_4 ( L_30 , V_174 , V_168 ) ;\r\n} else {\r\nV_10 -> V_22 |= V_168 ;\r\n}\r\n}\r\nF_4 ( L_31 ,\r\nV_10 -> V_25 ,\r\nV_10 -> V_22 ) ;\r\n}\r\nstatic inline void F_55 ( struct V_1 * V_2 ) {}\r\nint F_56 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_91 * V_10 = & V_7 -> V_10 ;\r\nvoid T_2 * V_40 ;\r\nT_1 V_175 , V_176 ;\r\nchar V_177 [ sizeof( V_178 ) ] ;\r\nint V_179 = 0 ;\r\nF_57 ( V_2 -> V_29 , V_180 , & V_175 ) ;\r\nF_4 ( L_32 , V_175 ) ;\r\nif ( V_175 == 0 ) {\r\nF_4 ( L_33 ) ;\r\nreturn - V_181 ;\r\n}\r\n#ifdef F_58\r\nF_59 ( & V_10 -> F_34 , F_34 ) ;\r\n#endif\r\nV_40 = F_60 ( V_175 , V_182 ) ;\r\nif ( ! V_40 )\r\nreturn - V_183 ;\r\nF_61 ( V_177 , V_40 , sizeof( V_177 ) ) ;\r\nif ( memcmp ( V_177 , V_178 , 16 ) ) {\r\nF_4 ( L_34 ) ;\r\nV_179 = - V_23 ;\r\ngoto V_184;\r\n}\r\nV_10 -> V_156 = V_40 ;\r\nV_10 -> V_165 = V_40 + V_185 ;\r\nV_10 -> V_166 = V_40 + V_186 ;\r\nV_176 = F_2 ( & V_10 -> V_156 -> V_176 ) ;\r\nif ( V_176 & V_187 ) {\r\nF_4 ( L_35 ) ;\r\nV_10 -> V_110 = V_40 + V_188 ;\r\n}\r\nif ( V_176 & V_189 ) {\r\nF_4 ( L_36 ) ;\r\nV_10 -> F_1 = V_40 + V_190 ;\r\nF_55 ( V_2 ) ;\r\n}\r\nif ( V_176 & V_191 ) {\r\nF_4 ( L_37 ) ;\r\nV_10 -> V_61 = V_40 + V_192 ;\r\nF_5 ( V_164 , & V_10 -> V_61 -> V_163 ) ;\r\n}\r\nreturn 0 ;\r\nV_184:\r\nF_54 ( V_40 ) ;\r\nreturn V_179 ;\r\n}
