<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>dppsu: xdppsu_selftest.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">dppsu
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xdppsu__selftest_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">xdppsu_selftest.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>This file contains a diagnostic self-test function for the <a class="el" href="struct_x_dp_psu.html" title="The XDpPsu driver instance data.">XDpPsu</a> driver. </p>
<p>It will check many of the DisplayPort TX's register values against the default reset values as a sanity-check that the core is ready to be used.</p>
<dl class="section note"><dt>Note</dt><dd>None.</dd></dl>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who  Date     Changes
</p>
<hr/>
<p>
1.0   aad  01/17/17 Initial release.
1.1   aad  10/04/17 Removed not applicable registers
</pre> </div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a361b97262d5192f5f357fb4fb27b3ec8"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdppsu__selftest_8c.html#a361b97262d5192f5f357fb4fb27b3ec8">XDpPsu_SelfTest</a> (<a class="el" href="struct_x_dp_psu.html">XDpPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:a361b97262d5192f5f357fb4fb27b3ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function runs a self-test on the <a class="el" href="struct_x_dp_psu.html" title="The XDpPsu driver instance data.">XDpPsu</a> driver/device.  <a href="#a361b97262d5192f5f357fb4fb27b3ec8"></a><br/></td></tr>
<tr class="separator:a361b97262d5192f5f357fb4fb27b3ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a204c61fb3a78ff580955c8823fe39eba"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdppsu__selftest_8c.html#a204c61fb3a78ff580955c8823fe39eba">ResetValues</a> [XDPPSU_NUM_RESET_VALUES][2]</td></tr>
<tr class="memdesc:a204c61fb3a78ff580955c8823fe39eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains the default values for the DisplayPort TX core's general usage registers.  <a href="#a204c61fb3a78ff580955c8823fe39eba"></a><br/></td></tr>
<tr class="separator:a204c61fb3a78ff580955c8823fe39eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40e49362f5db940bb26ae591fb0bc077"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdppsu__selftest_8c.html#a40e49362f5db940bb26ae591fb0bc077">ResetValuesMsa</a> [XDPPSU_NUM_MSA_RESET_VALUES][2]</td></tr>
<tr class="memdesc:a40e49362f5db940bb26ae591fb0bc077"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains the default values for the DisplayPort TX core's main stream attribute (MSA) registers.  <a href="#a40e49362f5db940bb26ae591fb0bc077"></a><br/></td></tr>
<tr class="separator:a40e49362f5db940bb26ae591fb0bc077"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a361b97262d5192f5f357fb4fb27b3ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDpPsu_SelfTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_dp_psu.html">XDpPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function runs a self-test on the <a class="el" href="struct_x_dp_psu.html" title="The XDpPsu driver instance data.">XDpPsu</a> driver/device. </p>
<p>The sanity test checks whether or not all tested registers hold their default reset values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_dp_psu.html" title="The XDpPsu driver instance data.">XDpPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if the self-test passed - all tested registers hold their default reset values.</li>
<li>XST_FAILURE otherwise.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_dp_psu___config.html#a59991a74d33038e382665a3460a669ee">XDpPsu_Config::BaseAddr</a>, <a class="el" href="struct_x_dp_psu.html#a95a9619caa3d18b50a4562de54d57704">XDpPsu::Config</a>, <a class="el" href="xdppsu__selftest_8c.html#a204c61fb3a78ff580955c8823fe39eba">ResetValues</a>, <a class="el" href="xdppsu__selftest_8c.html#a40e49362f5db940bb26ae591fb0bc077">ResetValuesMsa</a>, and <a class="el" href="xdppsu__hw_8h.html#a236d6b24b5cf2e0e8ac65a4079ae93bc">XDpPsu_ReadReg</a>.</p>

<p>Referenced by <a class="el" href="xdppsu__selftest__example_8c.html#a10828d1ee5d6d1839041dd4cf6ff36d3">DpPsu_SelfTestExample()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a204c61fb3a78ff580955c8823fe39eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 ResetValues[XDPPSU_NUM_RESET_VALUES][2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This table contains the default values for the DisplayPort TX core's general usage registers. </p>

<p>Referenced by <a class="el" href="xdppsu__selftest_8c.html#a361b97262d5192f5f357fb4fb27b3ec8">XDpPsu_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a40e49362f5db940bb26ae591fb0bc077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 ResetValuesMsa[XDPPSU_NUM_MSA_RESET_VALUES][2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#acfae349a9726fe324642e099ebbfb356" title="Total number of clocks in the horizontal framing period.">XDPPSU_MAIN_STREAM_HTOTAL</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#aa4d7607e0a3dbca00150115881ecca65" title="Total number of lines in the video frame.">XDPPSU_MAIN_STREAM_VTOTAL</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#aa7738c02d0883e7d17f1ab000af800de" title="Polarity for the video sync signals.">XDPPSU_MAIN_STREAM_POLARITY</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a12ef125fc3c17f329374fb7082d91e81" title="Width of the horizontal sync pulse.">XDPPSU_MAIN_STREAM_HSWIDTH</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a89b4198d0838f5b13c3efc018bfff63e" title="Width of the vertical sync pulse.">XDPPSU_MAIN_STREAM_VSWIDTH</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a27ba254de82f62941d184b8962dca6a9" title="Number of active pixels per line (the horizontal resolution).">XDPPSU_MAIN_STREAM_HRES</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a9d8763c359f1036ef3af7aabd92fc61b" title="Number of active lines (the vertical resolution).">XDPPSU_MAIN_STREAM_VRES</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a6515d0120b4a6fcd2769d651f9c85335" title="Number of clocks between the leading edge of the horizontal sync and the start of active data...">XDPPSU_MAIN_STREAM_HSTART</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#adaccb873812cdd56a0a9400f525bccb0" title="Number of lines between the leading edge of the vertical sync and the first line of active data...">XDPPSU_MAIN_STREAM_VSTART</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a4c8b7aedd1df781e3ca81a9d54fd3e6a" title="Miscellaneous stream attributes.">XDPPSU_MAIN_STREAM_MISC0</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a68bdadc636b21a7130f9d6f2444b6908" title="Miscellaneous stream attributes.">XDPPSU_MAIN_STREAM_MISC1</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#ae42d697245eb12b0caae5f2cdec459ed" title="M value for the video stream as computed by the source core in asynchronous clock mode...">XDPPSU_M_VID</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a842268c74f2d73c00df473e71fb54b86" title="Size of a transfer unit in the framing logic.">XDPPSU_TU_SIZE</a>, 0x40},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a402b43e835fbfff366b961880262d3ba" title="N value for the video stream as computed by the source core in asynchronous clock mode...">XDPPSU_N_VID</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#aa9be13696d4f6db43e903d239a61dd2b" title="Selects the width of the user data input port.">XDPPSU_USER_PIXEL_WIDTH</a>, 1},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a30a942297a72b501359f4818da8e5515" title="Used to translate the number of pixels per line to the native internal 16-bit datapath.">XDPPSU_USER_DATA_COUNT_PER_LANE</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#ae809ab48c87900a9b2cd219d8385f3d5" title="The minimum number of bytes per transfer unit.">XDPPSU_MIN_BYTES_PER_TU</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#a2221a5ada815d383adda40c0badcb74d" title="The fractional component when calculated the XDPPSU_MIN_BYTES_PER_TU register value.">XDPPSU_FRAC_BYTES_PER_TU</a>, 0},</div>
<div class="line">        {<a class="code" href="xdppsu__hw_8h.html#ac1bfc95808e680c14095348df796eff3" title="Number of initial wait cycles at the start of a new line by the framing logic, allowing enough data t...">XDPPSU_INIT_WAIT</a>, 0x20}</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>This table contains the default values for the DisplayPort TX core's main stream attribute (MSA) registers. </p>

<p>Referenced by <a class="el" href="xdppsu__selftest_8c.html#a361b97262d5192f5f357fb4fb27b3ec8">XDpPsu_SelfTest()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
