Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Wed Jun 01 16:47:08 2016
| Host             : XHDCBALAKR30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file dct_power_routed.rpt -pb dct_power_summary_routed.pb -rpx dct_power_routed.rpx
| Design           : dct
| Device           : xc7k70tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.088  |
| Dynamic (W)              | 0.008  |
| Device Static (W)        | 0.080  |
| Effective TJA (C/W)      | 2.5    |
| Max Ambient (C)          | 84.8   |
| Junction Temperature (C) | 25.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      391 |       --- |             --- |
|   LUT as Logic |    <0.001 |      165 |     41000 |            0.40 |
|   Register     |    <0.001 |      168 |     82000 |            0.20 |
|   CARRY4       |    <0.001 |        5 |     10250 |            0.05 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |     0.002 |      377 |       --- |             --- |
| Block RAM      |     0.005 |      2.5 |       135 |            1.85 |
| DSPs           |     0.001 |        1 |       240 |            0.42 |
| Static Power   |     0.080 |          |           |                 |
| Total          |     0.088 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.008 |      0.022 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| dct                               |     0.008 |
|   buf_2d_in_U                     |     0.001 |
|     dct_dct_2d_row_outbuf_ram_U   |     0.001 |
|   buf_2d_out_U                    |    <0.001 |
|     dct_dct_2d_row_outbuf_ram_U   |    <0.001 |
|   grp_dct_dct_2d_fu_148           |     0.006 |
|     col_inbuf_U                   |     0.001 |
|       dct_dct_2d_row_outbuf_ram_U |     0.001 |
|     col_outbuf_U                  |    <0.001 |
|       dct_dct_2d_row_outbuf_ram_U |    <0.001 |
|     grp_dct_dct_1d2_fu_171        |     0.002 |
|     row_outbuf_U                  |    <0.001 |
|       dct_dct_2d_row_outbuf_ram_U |    <0.001 |
+-----------------------------------+-----------+


