{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1410277918978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1410277918979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 09 09:51:58 2014 " "Processing started: Tue Sep 09 09:51:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1410277918979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1410277918979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1410277918979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1410277919424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_board_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919868 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Found entity 1: DE2_Board_top_level" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_Qsys-rtl " "Found design unit 1: Nios_Qsys-rtl" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys " "Found entity 1: Nios_Qsys" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator-rtl " "Found design unit 1: nios_qsys_cpu_nios_jtag_debug_module_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919888 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator " "Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_switches_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_switches_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_switches_s1_translator-rtl " "Found design unit 1: nios_qsys_switches_s1_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919893 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_switches_s1_translator " "Found entity 1: nios_qsys_switches_s1_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_leds_s1_translator-rtl " "Found design unit 1: nios_qsys_leds_s1_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919899 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_leds_s1_translator " "Found entity 1: nios_qsys_leds_s1_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919904 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_qsys_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919909 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919915 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919920 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919925 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919930 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919935 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_width_adapter-rtl " "Found design unit 1: nios_qsys_width_adapter-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919940 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_width_adapter " "Found entity 1: nios_qsys_width_adapter" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_width_adapter_001-rtl " "Found design unit 1: nios_qsys_width_adapter_001-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919945 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_width_adapter_001 " "Found entity 1: nios_qsys_width_adapter_001" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_instruction_master_translator-rtl " "Found design unit 1: nios_qsys_cpu_nios_instruction_master_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919951 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_instruction_master_translator " "Found entity 1: nios_qsys_cpu_nios_instruction_master_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_data_master_translator-rtl " "Found design unit 1: nios_qsys_cpu_nios_data_master_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919956 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_data_master_translator " "Found entity 1: nios_qsys_cpu_nios_data_master_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_irq_mapper " "Found entity 1: Nios_Qsys_irq_mapper" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_irq_mapper.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919983 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_rsp_xbar_mux " "Found entity 1: Nios_Qsys_rsp_xbar_mux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_rsp_xbar_demux " "Found entity 1: Nios_Qsys_rsp_xbar_demux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cmd_xbar_mux " "Found entity 1: Nios_Qsys_cmd_xbar_mux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277919999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277919999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cmd_xbar_demux " "Found entity 1: Nios_Qsys_cmd_xbar_demux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Qsys_id_router_004.sv(48) " "Verilog HDL Declaration information at Nios_Qsys_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277920028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Qsys_id_router_004.sv(49) " "Verilog HDL Declaration information at Nios_Qsys_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277920028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_id_router_004_default_decode " "Found entity 1: Nios_Qsys_id_router_004_default_decode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920029 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_id_router_004 " "Found entity 2: Nios_Qsys_id_router_004" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Qsys_id_router.sv(48) " "Verilog HDL Declaration information at Nios_Qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277920033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Qsys_id_router.sv(49) " "Verilog HDL Declaration information at Nios_Qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277920033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_id_router_default_decode " "Found entity 1: Nios_Qsys_id_router_default_decode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920034 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_id_router " "Found entity 2: Nios_Qsys_id_router" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Qsys_addr_router.sv(48) " "Verilog HDL Declaration information at Nios_Qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277920038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Qsys_addr_router.sv(49) " "Verilog HDL Declaration information at Nios_Qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277920039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_addr_router_default_decode " "Found entity 1: Nios_Qsys_addr_router_default_decode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920039 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_addr_router " "Found entity 2: Nios_Qsys_addr_router" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_sdram_controller_0_input_efifo_module " "Found entity 1: Nios_Qsys_sdram_controller_0_input_efifo_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920072 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_sdram_controller_0 " "Found entity 2: Nios_Qsys_sdram_controller_0" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: Nios_Qsys_jtag_uart_0_sim_scfifo_w" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920079 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_jtag_uart_0_scfifo_w " "Found entity 2: Nios_Qsys_jtag_uart_0_scfifo_w" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920079 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_Qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: Nios_Qsys_jtag_uart_0_sim_scfifo_r" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920079 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_Qsys_jtag_uart_0_scfifo_r " "Found entity 4: Nios_Qsys_jtag_uart_0_scfifo_r" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920079 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_Qsys_jtag_uart_0 " "Found entity 5: Nios_Qsys_jtag_uart_0" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_LEDs " "Found entity 1: Nios_Qsys_LEDs" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_LEDs.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_Switches " "Found entity 1: Nios_Qsys_Switches" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_Switches.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_register_bank_a_module " "Found entity 1: Nios_Qsys_cpu_nios_register_bank_a_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_cpu_nios_register_bank_b_module " "Found entity 2: Nios_Qsys_cpu_nios_register_bank_b_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_Qsys_cpu_nios_nios2_oci_debug " "Found entity 3: Nios_Qsys_cpu_nios_nios2_oci_debug" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_Qsys_cpu_nios_ociram_sp_ram_module " "Found entity 4: Nios_Qsys_cpu_nios_ociram_sp_ram_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_Qsys_cpu_nios_nios2_ocimem " "Found entity 5: Nios_Qsys_cpu_nios_nios2_ocimem" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_Qsys_cpu_nios_nios2_avalon_reg " "Found entity 6: Nios_Qsys_cpu_nios_nios2_avalon_reg" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_Qsys_cpu_nios_nios2_oci_break " "Found entity 7: Nios_Qsys_cpu_nios_nios2_oci_break" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_Qsys_cpu_nios_nios2_oci_xbrk " "Found entity 8: Nios_Qsys_cpu_nios_nios2_oci_xbrk" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_Qsys_cpu_nios_nios2_oci_dbrk " "Found entity 9: Nios_Qsys_cpu_nios_nios2_oci_dbrk" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_Qsys_cpu_nios_nios2_oci_itrace " "Found entity 10: Nios_Qsys_cpu_nios_nios2_oci_itrace" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_Qsys_cpu_nios_nios2_oci_td_mode " "Found entity 11: Nios_Qsys_cpu_nios_nios2_oci_td_mode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_Qsys_cpu_nios_nios2_oci_dtrace " "Found entity 12: Nios_Qsys_cpu_nios_nios2_oci_dtrace" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count " "Found entity 13: Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc " "Found entity 14: Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc " "Found entity 15: Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_Qsys_cpu_nios_nios2_oci_fifo " "Found entity 16: Nios_Qsys_cpu_nios_nios2_oci_fifo" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_Qsys_cpu_nios_nios2_oci_pib " "Found entity 17: Nios_Qsys_cpu_nios_nios2_oci_pib" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_Qsys_cpu_nios_nios2_oci_im " "Found entity 18: Nios_Qsys_cpu_nios_nios2_oci_im" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_Qsys_cpu_nios_nios2_performance_monitors " "Found entity 19: Nios_Qsys_cpu_nios_nios2_performance_monitors" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_Qsys_cpu_nios_nios2_oci " "Found entity 20: Nios_Qsys_cpu_nios_nios2_oci" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_Qsys_cpu_nios " "Found entity 21: Nios_Qsys_cpu_nios" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_jtag_debug_module_sysclk " "Found entity 1: Nios_Qsys_cpu_nios_jtag_debug_module_sysclk" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_jtag_debug_module_tck " "Found entity 1: Nios_Qsys_cpu_nios_jtag_debug_module_tck" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_jtag_debug_module_wrapper " "Found entity 1: Nios_Qsys_cpu_nios_jtag_debug_module_wrapper" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_oci_test_bench " "Found entity 1: Nios_Qsys_cpu_nios_oci_test_bench" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_oci_test_bench.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_test_bench " "Found entity 1: Nios_Qsys_cpu_nios_test_bench" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_test_bench.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockpll-SYN " "Found design unit 1: clockpll-SYN" {  } { { "clockPLL.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/clockPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920141 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockPLL " "Found entity 1: clockPLL" {  } { { "clockPLL.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/clockPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277920141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277920141 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920171 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(1567) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(1567): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920175 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(1569) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(1569): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920175 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(1725) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(1725): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920176 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(2553) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(2553): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277920179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Board_top_level " "Elaborating entity \"DE2_Board_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1410277920242 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[11\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[11\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920248 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DE2_Board_top_level.vhd(421) " "Constant driver at DE2_Board_top_level.vhd(421)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 421 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1410277920248 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[10\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[10\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920248 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[9\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[9\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[8\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[8\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[7\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[7\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[6\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[6\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[5\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[5\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[4\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[4\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[3\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[3\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[2\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[2\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[1\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[1\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "DRAM_ADDR\[0\] DE2_Board_top_level.vhd(297) " "Can't resolve multiple constant drivers for net \"DRAM_ADDR\[0\]\" at DE2_Board_top_level.vhd(297)" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1410277920249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/output_files/DE2_Board_top_level.map.smsg " "Generated suppressed messages file C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/output_files/DE2_Board_top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1410277920358 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 14 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410277920503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 09 09:52:00 2014 " "Processing ended: Tue Sep 09 09:52:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410277920503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410277920503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410277920503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410277920503 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 8 s " "Quartus II Full Compilation was unsuccessful. 16 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410277921090 ""}
