<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a57e8a909ae18ad65249c656dfc0108ba"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a24795858a7f30cb7b267ff01863a91ec"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0b13918e13362ea62a79fecf2556fd18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a0b13918e13362ea62a79fecf2556fd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda5dd1cd1f402a6e07debaf08505f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:adda5dd1cd1f402a6e07debaf08505f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#adda5dd1cd1f402a6e07debaf08505f9e">More...</a><br /></td></tr>
<tr class="separator:adda5dd1cd1f402a6e07debaf08505f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaec8c697c45a5d0b00a6fe5e169d3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a7aaec8c697c45a5d0b00a6fe5e169d3c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a7aaec8c697c45a5d0b00a6fe5e169d3c">More...</a><br /></td></tr>
<tr class="separator:a7aaec8c697c45a5d0b00a6fe5e169d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c40a503b1ac0d7ca58eef0ba0d02f42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a4c40a503b1ac0d7ca58eef0ba0d02f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a4c40a503b1ac0d7ca58eef0ba0d02f42">More...</a><br /></td></tr>
<tr class="separator:a4c40a503b1ac0d7ca58eef0ba0d02f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54d593673d2bba1a2632ada8ff8e1ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ac54d593673d2bba1a2632ada8ff8e1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#ac54d593673d2bba1a2632ada8ff8e1ad">More...</a><br /></td></tr>
<tr class="separator:ac54d593673d2bba1a2632ada8ff8e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662fe1b082b03516788976941ab07920"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a662fe1b082b03516788976941ab07920"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a662fe1b082b03516788976941ab07920">More...</a><br /></td></tr>
<tr class="separator:a662fe1b082b03516788976941ab07920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a29a34c0de403c821c93a536560049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a66a29a34c0de403c821c93a536560049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a66a29a34c0de403c821c93a536560049">More...</a><br /></td></tr>
<tr class="separator:a66a29a34c0de403c821c93a536560049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aeb309c06f051ee6ce505a213b4ae22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a8aeb309c06f051ee6ce505a213b4ae22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a8aeb309c06f051ee6ce505a213b4ae22">More...</a><br /></td></tr>
<tr class="separator:a8aeb309c06f051ee6ce505a213b4ae22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfb8550a20af1fcdfdfdebeb4b57f87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a7dfb8550a20af1fcdfdfdebeb4b57f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a7dfb8550a20af1fcdfdfdebeb4b57f87">More...</a><br /></td></tr>
<tr class="separator:a7dfb8550a20af1fcdfdfdebeb4b57f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a6b0b1270b970a9ef0f83c02dcc682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:ae2a6b0b1270b970a9ef0f83c02dcc682"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#ae2a6b0b1270b970a9ef0f83c02dcc682">More...</a><br /></td></tr>
<tr class="separator:ae2a6b0b1270b970a9ef0f83c02dcc682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7ed516a846df60cd0562d269e120b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:abf7ed516a846df60cd0562d269e120b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#abf7ed516a846df60cd0562d269e120b7">More...</a><br /></td></tr>
<tr class="separator:abf7ed516a846df60cd0562d269e120b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b18fff4d56fde08911435ec0b433e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:ae4b18fff4d56fde08911435ec0b433e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#ae4b18fff4d56fde08911435ec0b433e5">More...</a><br /></td></tr>
<tr class="separator:ae4b18fff4d56fde08911435ec0b433e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900f4c1fbdf201c64485fc3eece0b168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a900f4c1fbdf201c64485fc3eece0b168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a900f4c1fbdf201c64485fc3eece0b168">More...</a><br /></td></tr>
<tr class="separator:a900f4c1fbdf201c64485fc3eece0b168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4831ac169659da49ba41f31041eff3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a4831ac169659da49ba41f31041eff3f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a4831ac169659da49ba41f31041eff3f6">More...</a><br /></td></tr>
<tr class="separator:a4831ac169659da49ba41f31041eff3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5977bb3ff69e80b37d875fb6326bbb10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a5977bb3ff69e80b37d875fb6326bbb10"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a5977bb3ff69e80b37d875fb6326bbb10">More...</a><br /></td></tr>
<tr class="separator:a5977bb3ff69e80b37d875fb6326bbb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84bd0fc75ae82087a16f136c64921de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ae84bd0fc75ae82087a16f136c64921de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#ae84bd0fc75ae82087a16f136c64921de">More...</a><br /></td></tr>
<tr class="separator:ae84bd0fc75ae82087a16f136c64921de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233e08372fc5dff2a2c5004352a91ee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a233e08372fc5dff2a2c5004352a91ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a233e08372fc5dff2a2c5004352a91ee6">More...</a><br /></td></tr>
<tr class="separator:a233e08372fc5dff2a2c5004352a91ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f49e4b6e304d0256ab4e7e115263c6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a2f49e4b6e304d0256ab4e7e115263c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a2f49e4b6e304d0256ab4e7e115263c6c">More...</a><br /></td></tr>
<tr class="separator:a2f49e4b6e304d0256ab4e7e115263c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96123d037030d50751b1de6cc8db77e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a96123d037030d50751b1de6cc8db77e3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> IFMA instructions.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a96123d037030d50751b1de6cc8db77e3">More...</a><br /></td></tr>
<tr class="separator:a96123d037030d50751b1de6cc8db77e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3a60d787a2b473a89cdf79662cd884"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:aba3a60d787a2b473a89cdf79662cd884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#aba3a60d787a2b473a89cdf79662cd884">More...</a><br /></td></tr>
<tr class="separator:aba3a60d787a2b473a89cdf79662cd884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f457ede6f8b37ccab356fe08765fb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a24f457ede6f8b37ccab356fe08765fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#a24f457ede6f8b37ccab356fe08765fb0">More...</a><br /></td></tr>
<tr class="separator:a24f457ede6f8b37ccab356fe08765fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d09be4cdca9fdf0cf1de3f0a87b96a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ad5d09be4cdca9fdf0cf1de3f0a87b96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../db/dad/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d247_1_1_0d255.html#ad5d09be4cdca9fdf0cf1de3f0a87b96a">More...</a><br /></td></tr>
<tr class="separator:ad5d09be4cdca9fdf0cf1de3f0a87b96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24795858a7f30cb7b267ff01863a91ec"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a24795858a7f30cb7b267ff01863a91ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5a0ce5c80a45929aa3278b1c6bb80e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aac5a0ce5c80a45929aa3278b1c6bb80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57e8a909ae18ad65249c656dfc0108ba"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a57e8a909ae18ad65249c656dfc0108ba">EAX</a></td></tr>
<tr class="separator:a57e8a909ae18ad65249c656dfc0108ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff40c2f515e955acded5c2b8cdc60e95"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ebc41b5b89b4f88684a3fd6b2d22a25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa8b8673bb9aa7d36a363ebae9e848c04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:aa8b8673bb9aa7d36a363ebae9e848c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d0/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d250_1_1_0d278.html#aa8b8673bb9aa7d36a363ebae9e848c04">More...</a><br /></td></tr>
<tr class="separator:aa8b8673bb9aa7d36a363ebae9e848c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1fe595474882eee07b4625346e3adf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:ace1fe595474882eee07b4625346e3adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d250_1_1_0d278.html#ace1fe595474882eee07b4625346e3adf">More...</a><br /></td></tr>
<tr class="separator:ace1fe595474882eee07b4625346e3adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebc41b5b89b4f88684a3fd6b2d22a25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7ebc41b5b89b4f88684a3fd6b2d22a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da225b5d9ee39a4973dc7ab50de6058"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a4da225b5d9ee39a4973dc7ab50de6058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff40c2f515e955acded5c2b8cdc60e95"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff40c2f515e955acded5c2b8cdc60e95">EBX</a></td></tr>
<tr class="separator:aff40c2f515e955acded5c2b8cdc60e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04024dd94cde8b89a929a43599934b76"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8b4d6d51f13490df742fed98edde2ccb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab4b7fd8b6ef498dd2438b14e5530bc59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ab4b7fd8b6ef498dd2438b14e5530bc59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d5d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d252_1_1_0d282.html#ab4b7fd8b6ef498dd2438b14e5530bc59">More...</a><br /></td></tr>
<tr class="separator:ab4b7fd8b6ef498dd2438b14e5530bc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4d6d51f13490df742fed98edde2ccb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8b4d6d51f13490df742fed98edde2ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967edda2a4a41545ed3c93bbedce3a1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a967edda2a4a41545ed3c93bbedce3a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04024dd94cde8b89a929a43599934b76"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04024dd94cde8b89a929a43599934b76">ECX</a></td></tr>
<tr class="separator:a04024dd94cde8b89a929a43599934b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8bdb5071ad5448852903eaf157f629"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7746e52b0abc71d73b4c00e43dfef35f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a98f0ceeb077caefba1cf9821b815800f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a98f0ceeb077caefba1cf9821b815800f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d253_1_1_0d286.html#a98f0ceeb077caefba1cf9821b815800f">More...</a><br /></td></tr>
<tr class="separator:a98f0ceeb077caefba1cf9821b815800f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ac59fbc02e9643ec5d49cf88806509"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:ad4ac59fbc02e9643ec5d49cf88806509"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> VNNI INT8 instructions.  <a href="../../d3/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d253_1_1_0d286.html#ad4ac59fbc02e9643ec5d49cf88806509">More...</a><br /></td></tr>
<tr class="separator:ad4ac59fbc02e9643ec5d49cf88806509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4970c7f51c72e9f7d285778dfca6f057"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a4970c7f51c72e9f7d285778dfca6f057"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d9/de6/namespaceAVX.html">AVX</a> NE CONVERT instructions.  <a href="../../d3/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d253_1_1_0d286.html#a4970c7f51c72e9f7d285778dfca6f057">More...</a><br /></td></tr>
<tr class="separator:a4970c7f51c72e9f7d285778dfca6f057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692f3c1edaa913c002924fd9e78fd86d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a692f3c1edaa913c002924fd9e78fd86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d253_1_1_0d286.html#a692f3c1edaa913c002924fd9e78fd86d">More...</a><br /></td></tr>
<tr class="separator:a692f3c1edaa913c002924fd9e78fd86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb647ef2e4d4edd8f814625ea17e7f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a1cb647ef2e4d4edd8f814625ea17e7f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d3/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d253_1_1_0d286.html#a1cb647ef2e4d4edd8f814625ea17e7f5">More...</a><br /></td></tr>
<tr class="separator:a1cb647ef2e4d4edd8f814625ea17e7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca95f373290b27b9702ea18c1ba60b1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:aca95f373290b27b9702ea18c1ba60b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d28/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d253_1_1_0d286.html#aca95f373290b27b9702ea18c1ba60b1e">More...</a><br /></td></tr>
<tr class="separator:aca95f373290b27b9702ea18c1ba60b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7746e52b0abc71d73b4c00e43dfef35f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7746e52b0abc71d73b4c00e43dfef35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcdb714443e9e69eb78b2604a54a9e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:affcdb714443e9e69eb78b2604a54a9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8bdb5071ad5448852903eaf157f629"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1e8bdb5071ad5448852903eaf157f629">EDX</a></td></tr>
<tr class="separator:a1e8bdb5071ad5448852903eaf157f629"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00710">710</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">712</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                {</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                    <a class="code" href="../../d6/de6/include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a57e8a909ae18ad65249c656dfc0108ba">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff40c2f515e955acded5c2b8cdc60e95">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04024dd94cde8b89a929a43599934b76">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1e8bdb5071ad5448852903eaf157f629">EDX</a>.raw)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                }</div>
<div class="ttc" id="ainclude_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d6/de6/include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/de6/include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a04024dd94cde8b89a929a43599934b76"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04024dd94cde8b89a929a43599934b76">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@252 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a1e8bdb5071ad5448852903eaf157f629"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1e8bdb5071ad5448852903eaf157f629">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@253 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a57e8a909ae18ad65249c656dfc0108ba"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a57e8a909ae18ad65249c656dfc0108ba">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@247 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aff40c2f515e955acded5c2b8cdc60e95"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff40c2f515e955acded5c2b8cdc60e95">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@250 EBX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d6/de6/include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a57e8a909ae18ad65249c656dfc0108ba">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff40c2f515e955acded5c2b8cdc60e95">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a04024dd94cde8b89a929a43599934b76">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1e8bdb5071ad5448852903eaf157f629">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a57e8a909ae18ad65249c656dfc0108ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e8a909ae18ad65249c656dfc0108ba">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="aff40c2f515e955acded5c2b8cdc60e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff40c2f515e955acded5c2b8cdc60e95">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a04024dd94cde8b89a929a43599934b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04024dd94cde8b89a929a43599934b76">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<a id="a1e8bdb5071ad5448852903eaf157f629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8bdb5071ad5448852903eaf157f629">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00712">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
