
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1568.145 ; gain = 98.875 ; free physical = 4075 ; free virtual = 16835
Command: read_checkpoint -auto_incremental -incremental /home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/utils_1/imports/synth_1/register_file.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/utils_1/imports/synth_1/register_file.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41019
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1993.672 ; gain = 409.684 ; free physical = 3360 ; free virtual = 16121
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:13]
INFO: [Synth 8-11241] undeclared symbol 'nRst', assumed default net type 'wire' [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:13]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:4]
INFO: [Synth 8-6157] synthesizing module 'register_file_if' [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/register_file_if.vh:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file_if' (0#1) [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/register_file_if.vh:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/register_file.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/register_file.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:4]
WARNING: [Synth 8-3848] Net clk in module/entity system does not have driver. [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:13]
WARNING: [Synth 8-3848] Net nRst in module/entity system does not have driver. [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:13]
WARNING: [Synth 8-3848] Net clk in module/entity system does not have driver. [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/system.sv:13]
WARNING: [Synth 8-3848] Net rfif\.rsel1 in module/entity system does not have driver. [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/register_file_if.vh:7]
WARNING: [Synth 8-3848] Net rfif\.rsel2 in module/entity system does not have driver. [/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.srcs/sources_1/new/register_file_if.vh:7]
WARNING: [Synth 8-7129] Port CLK in module system is either unconnected or has no load
WARNING: [Synth 8-7129] Port nRST in module system is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.641 ; gain = 486.652 ; free physical = 3263 ; free virtual = 16024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.453 ; gain = 504.465 ; free physical = 3254 ; free virtual = 16016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.457 ; gain = 512.469 ; free physical = 3254 ; free virtual = 16016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   SHIFT |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.379 ; gain = 537.391 ; free physical = 3223 ; free virtual = 15985
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   7 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 33    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CLK in module system is either unconnected or has no load
WARNING: [Synth 8-7129] Port nRST in module system is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module system.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module system.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3073 ; free virtual = 15839
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.754 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2244.762 ; gain = 660.766 ; free physical = 3068 ; free virtual = 15834
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.898 ; gain = 0.000 ; free physical = 3349 ; free virtual = 16115
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.492 ; gain = 0.000 ; free physical = 3268 ; free virtual = 16033
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d280d9d3
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2346.527 ; gain = 772.445 ; free physical = 3267 ; free virtual = 16032
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1566.961; main = 1461.666; forked = 388.699
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3747.926; main = 2346.496; forked = 1626.543
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.504 ; gain = 0.000 ; free physical = 3267 ; free virtual = 16032
INFO: [Common 17-1381] The checkpoint '/home/shay/a/kadakia0/ECE49022/zedboard/bistatic_radar/bistatic_radar.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 10:14:42 2025...
