============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  08:01:06 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-242 ps) Late External Delay Assertion at pin PROD_RESULT[26]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     876                  
             Slack:=    -242                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_104_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9847/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1306    (-,-) 
  cla_g9555/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1322    (-,-) 
  cla_g9536/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1345    (-,-) 
  cla_g9524/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1361    (-,-) 
  cla_g9516/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1380    (-,-) 
  cla_g9872/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1396    (-,-) 
  cla_g9496/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1409    (-,-) 
  PROD_RESULT[26] -       -       R     (port)                 -    -     -     0    1409    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-242 ps) Late External Delay Assertion at pin PROD_RESULT[27]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     876                  
             Slack:=    -242                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_103_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9847/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1306    (-,-) 
  cla_g9555/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1322    (-,-) 
  cla_g9536/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1345    (-,-) 
  cla_g9534/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1361    (-,-) 
  cla_g9868/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1380    (-,-) 
  cla_g9505/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1396    (-,-) 
  cla_g9506/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1409    (-,-) 
  PROD_RESULT[27] -       -       R     (port)                 -    -     -     0    1409    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-226 ps) Late External Delay Assertion at pin PROD_RESULT[30]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     859                  
             Slack:=    -226                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_100_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9550/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1302    (-,-) 
  cla_g9850/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1324    (-,-) 
  cla_g9855/z     (u)     in_1->z F     unmapped_complex2      3  3.0     0    21    1345    (-,-) 
  cla_g9508/z     (u)     in_1->z R     unmapped_complex2      2  2.2     0    19    1364    (-,-) 
  cla_g9867/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1380    (-,-) 
  cla_g9499/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1392    (-,-) 
  PROD_RESULT[30] -       -       R     (port)                 -    -     -     0    1392    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-223 ps) Late External Delay Assertion at pin PROD_RESULT[31]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     857                  
             Slack:=    -223                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1 
  output_delay             133             counter.sdc_line_14_99_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9550/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1302    (-,-) 
  cla_g9850/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1324    (-,-) 
  cla_g9855/z     (u)     in_1->z F     unmapped_complex2      3  3.0     0    21    1345    (-,-) 
  cla_g9517/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1361    (-,-) 
  cla_g9863/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1378    (-,-) 
  cla_g9490/z     (u)     in_1->z R     unmapped_complex2      1  0.0     0    12    1390    (-,-) 
  PROD_RESULT[31] -       -       R     (port)                 -    -     -     0    1390    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-222 ps) Late External Delay Assertion at pin PROD_RESULT[29]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     855                  
             Slack:=    -222                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_101_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9550/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1302    (-,-) 
  cla_g9850/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1324    (-,-) 
  cla_g9525/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1340    (-,-) 
  cla_g9519/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1359    (-,-) 
  cla_g9865/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1376    (-,-) 
  cla_g9493/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1388    (-,-) 
  PROD_RESULT[29] -       -       R     (port)                 -    -     -     0    1388    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-207 ps) Late External Delay Assertion at pin PROD_RESULT[25]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     840                  
             Slack:=    -207                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_105_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9847/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1306    (-,-) 
  cla_g9555/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1322    (-,-) 
  cla_g9536/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1345    (-,-) 
  cla_g9862/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1361    (-,-) 
  cla_g9530/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1373    (-,-) 
  PROD_RESULT[25] -       -       R     (port)                 -    -     -     0    1373    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-186 ps) Late External Delay Assertion at pin PROD_RESULT[28]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     820                  
             Slack:=    -186                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_102_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9550/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1302    (-,-) 
  cla_g9850/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1324    (-,-) 
  cla_g9532/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1340    (-,-) 
  cla_g9533/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1353    (-,-) 
  PROD_RESULT[28] -       -       R     (port)                 -    -     -     0    1353    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-168 ps) Late External Delay Assertion at pin PROD_RESULT[24]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     802                  
             Slack:=    -168                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_106_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9835/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1250    (-,-) 
  cla_g9596/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9569/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9847/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1306    (-,-) 
  cla_g9557/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1322    (-,-) 
  cla_g9558/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1335    (-,-) 
  PROD_RESULT[24] -       -       R     (port)                 -    -     -     0    1335    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-168 ps) Late External Delay Assertion at pin PROD_RESULT[20]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     801                  
             Slack:=    -168                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_110_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[3]            (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z        (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z        (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11493/z        (u)     in_0->z R     unmapped_or2           5  5.5     0    24     610    (-,-) 
  g11328/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     631    (-,-) 
  g11262/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     647    (-,-) 
  g11263/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     681    (-,-) 
  g11166/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g10909/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     714    (-,-) 
  g10859/z        (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     736    (-,-) 
  g10640/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     753    (-,-) 
  g10641/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     775    (-,-) 
  g10605/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     794    (-,-) 
  g10359/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     810    (-,-) 
  g10231/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     827    (-,-) 
  g10165/z        (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     843    (-,-) 
  g10020/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     867    (-,-) 
  g9982/z         (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     886    (-,-) 
  g9865/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     902    (-,-) 
  g9782/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     919    (-,-) 
  g9709/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     935    (-,-) 
  g9617/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     957    (-,-) 
  g9538/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     974    (-,-) 
  g9539/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     993    (-,-) 
  g9445/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1009    (-,-) 
  g9446/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1030    (-,-) 
  cla_g9764/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1046    (-,-) 
  cla_g9765/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1070    (-,-) 
  cla_g9679/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1086    (-,-) 
  cla_g9667/z     (u)     in_0->z R     unmapped_nand2         2  2.2     0    19    1105    (-,-) 
  cla_g9646/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1122    (-,-) 
  cla_g9627/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1138    (-,-) 
  cla_g9611/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1155    (-,-) 
  cla_g9588/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1174    (-,-) 
  cla_g9843/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1194    (-,-) 
  cla_g9575/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1211    (-,-) 
  cla_g9567/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1233    (-,-) 
  cla_g9551/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1249    (-,-) 
  cla_g9546/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1270    (-,-) 
  cla_g9520/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1286    (-,-) 
  cla_g9518/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1305    (-,-) 
  cla_g9874/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1322    (-,-) 
  cla_g9503/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1334    (-,-) 
  PROD_RESULT[20] -       -       R     (port)                 -    -     -     0    1334    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-152 ps) Late External Delay Assertion at pin PROD_RESULT[23]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     785                  
             Slack:=    -152                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_107_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9852/z     (u)     in_1->z R     unmapped_complex2      3  3.3     0    21    1254    (-,-) 
  cla_g9545/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1271    (-,-) 
  cla_g9526/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1290    (-,-) 
  cla_g9870/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1306    (-,-) 
  cla_g9515/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1318    (-,-) 
  PROD_RESULT[23] -       -       R     (port)                 -    -     -     0    1318    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-147 ps) Late External Delay Assertion at pin PROD_RESULT[21]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     780                  
             Slack:=    -147                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_109_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[3]            (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z        (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z        (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11493/z        (u)     in_0->z R     unmapped_or2           5  5.5     0    24     610    (-,-) 
  g11328/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     631    (-,-) 
  g11262/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     647    (-,-) 
  g11263/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     681    (-,-) 
  g11166/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g10909/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     714    (-,-) 
  g10859/z        (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     736    (-,-) 
  g10640/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     753    (-,-) 
  g10641/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     775    (-,-) 
  g10605/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     794    (-,-) 
  g10359/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     810    (-,-) 
  g10231/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     827    (-,-) 
  g10165/z        (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     843    (-,-) 
  g10020/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     867    (-,-) 
  g9982/z         (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     886    (-,-) 
  g9865/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     902    (-,-) 
  g9782/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     919    (-,-) 
  g9709/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     935    (-,-) 
  g9617/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     957    (-,-) 
  g9538/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     974    (-,-) 
  g9539/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     993    (-,-) 
  g9445/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1009    (-,-) 
  g9446/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1030    (-,-) 
  cla_g9764/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1046    (-,-) 
  cla_g9765/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1070    (-,-) 
  cla_g9679/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1086    (-,-) 
  cla_g9667/z     (u)     in_0->z R     unmapped_nand2         2  2.2     0    19    1105    (-,-) 
  cla_g9646/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1122    (-,-) 
  cla_g9627/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1138    (-,-) 
  cla_g9611/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1155    (-,-) 
  cla_g9588/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1174    (-,-) 
  cla_g9843/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1194    (-,-) 
  cla_g9575/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1211    (-,-) 
  cla_g9567/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1233    (-,-) 
  cla_g9851/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1249    (-,-) 
  cla_g9537/z     (u)     in_1->z R     unmapped_complex2      1  1.1     0    16    1266    (-,-) 
  cla_g9858/z     (u)     in_0->z R     unmapped_complex2      2  2.2     0    19    1285    (-,-) 
  cla_g9510/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1301    (-,-) 
  cla_g9511/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1314    (-,-) 
  PROD_RESULT[21] -       -       R     (port)                 -    -     -     0    1314    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-132 ps) Late External Delay Assertion at pin PROD_RESULT[19]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     766                  
             Slack:=    -132                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_111_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[3]            (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z        (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z        (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11493/z        (u)     in_0->z R     unmapped_or2           5  5.5     0    24     610    (-,-) 
  g11328/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     631    (-,-) 
  g11262/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     647    (-,-) 
  g11263/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     681    (-,-) 
  g11166/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g10909/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     714    (-,-) 
  g10859/z        (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     736    (-,-) 
  g10640/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     753    (-,-) 
  g10641/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     775    (-,-) 
  g10605/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     794    (-,-) 
  g10359/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     810    (-,-) 
  g10231/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     827    (-,-) 
  g10165/z        (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     843    (-,-) 
  g10020/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     867    (-,-) 
  g9982/z         (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     886    (-,-) 
  g9865/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     902    (-,-) 
  g9782/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     919    (-,-) 
  g9709/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     935    (-,-) 
  g9617/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     957    (-,-) 
  g9538/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     974    (-,-) 
  g9539/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     993    (-,-) 
  g9445/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1009    (-,-) 
  g9446/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1030    (-,-) 
  cla_g9764/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1046    (-,-) 
  cla_g9765/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1070    (-,-) 
  cla_g9679/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1086    (-,-) 
  cla_g9667/z     (u)     in_0->z R     unmapped_nand2         2  2.2     0    19    1105    (-,-) 
  cla_g9646/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1122    (-,-) 
  cla_g9627/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1138    (-,-) 
  cla_g9611/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1155    (-,-) 
  cla_g9588/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1174    (-,-) 
  cla_g9843/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1194    (-,-) 
  cla_g9575/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1211    (-,-) 
  cla_g9567/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1233    (-,-) 
  cla_g9551/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1249    (-,-) 
  cla_g9546/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1270    (-,-) 
  cla_g9860/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1286    (-,-) 
  cla_g9523/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1299    (-,-) 
  PROD_RESULT[19] -       -       R     (port)                 -    -     -     0    1299    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-116 ps) Late External Delay Assertion at pin PROD_RESULT[22]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     750                  
             Slack:=    -116                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_108_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g11894/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     552    (-,-) 
  g11845/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     573    (-,-) 
  g11705/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     593    (-,-) 
  g11394/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     614    (-,-) 
  g5520/z         (u)     in_0->z F     unmapped_or2           3  3.0     0    21     634    (-,-) 
  g11256/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     655    (-,-) 
  g11067/z        (u)     in_1->z F     unmapped_or2           2  2.0     0    19     674    (-,-) 
  g10933/z        (u)     in_0->z R     unmapped_complex2     17 18.7     0    34     708    (-,-) 
  g10828/z        (u)     in_0->z F     unmapped_nand2        16 16.0     0    34     742    (-,-) 
  g10665/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     759    (-,-) 
  g10491/z        (u)     in_1->z F     unmapped_complex2      3  3.0     0    21     779    (-,-) 
  g10348/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     796    (-,-) 
  g10349/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     818    (-,-) 
  g10218/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     837    (-,-) 
  g10148/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     853    (-,-) 
  g10063/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     870    (-,-) 
  g9907/z         (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     886    (-,-) 
  g9842/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     908    (-,-) 
  g9779/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     925    (-,-) 
  g9780/z         (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     947    (-,-) 
  g9685/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     964    (-,-) 
  g9686/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     982    (-,-) 
  g6311/z         (u)     in_0->z F     unmapped_or2           1  1.0     0    16     999    (-,-) 
  g9515/z         (u)     in_0->z R     unmapped_nand2         1  1.1     0    16    1016    (-,-) 
  g9483/z         (u)     in_0->z F     unmapped_nand2         3  3.0     0    21    1036    (-,-) 
  g9417/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1053    (-,-) 
  g9418/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1072    (-,-) 
  g9352/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1088    (-,-) 
  g9353/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1109    (-,-) 
  cla_g9716/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1125    (-,-) 
  cla_g9717/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1149    (-,-) 
  cla_g9815/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1165    (-,-) 
  cla_g9659/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1182    (-,-) 
  cla_g9645/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1198    (-,-) 
  cla_g9625/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1215    (-,-) 
  cla_g9619/z     (u)     in_1->z R     unmapped_or2           2  2.2     0    19    1234    (-,-) 
  cla_g9852/z     (u)     in_1->z R     unmapped_complex2      3  3.3     0    21    1254    (-,-) 
  cla_g9543/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1271    (-,-) 
  cla_g9544/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1283    (-,-) 
  PROD_RESULT[22] -       -       R     (port)                 -    -     -     0    1283    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-95 ps) Late External Delay Assertion at pin PROD_RESULT[18]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     728                  
             Slack:=     -95                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_112_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[3]            (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z        (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z        (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11493/z        (u)     in_0->z R     unmapped_or2           5  5.5     0    24     610    (-,-) 
  g11328/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     631    (-,-) 
  g11262/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     647    (-,-) 
  g11263/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     681    (-,-) 
  g11166/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g10909/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     714    (-,-) 
  g10859/z        (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     736    (-,-) 
  g10640/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     753    (-,-) 
  g10641/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     775    (-,-) 
  g10605/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     794    (-,-) 
  g10359/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     810    (-,-) 
  g10231/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     827    (-,-) 
  g10165/z        (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     843    (-,-) 
  g10020/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     867    (-,-) 
  g9982/z         (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     886    (-,-) 
  g9865/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     902    (-,-) 
  g9782/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     919    (-,-) 
  g9709/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     935    (-,-) 
  g9617/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     957    (-,-) 
  g9538/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     974    (-,-) 
  g9539/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     993    (-,-) 
  g9445/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1009    (-,-) 
  g9446/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1030    (-,-) 
  cla_g9764/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1046    (-,-) 
  cla_g9765/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1070    (-,-) 
  cla_g9679/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1086    (-,-) 
  cla_g9667/z     (u)     in_0->z R     unmapped_nand2         2  2.2     0    19    1105    (-,-) 
  cla_g9646/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1122    (-,-) 
  cla_g9627/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1138    (-,-) 
  cla_g9611/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1155    (-,-) 
  cla_g9588/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1174    (-,-) 
  cla_g9843/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1194    (-,-) 
  cla_g9575/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1211    (-,-) 
  cla_g9567/z     (u)     in_0->z R     unmapped_complex2      4  4.4     0    22    1233    (-,-) 
  cla_g9854/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1249    (-,-) 
  cla_g9554/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1262    (-,-) 
  PROD_RESULT[18] -       -       R     (port)                 -    -     -     0    1262    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-79 ps) Late External Delay Assertion at pin PROD_RESULT[15]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     713                  
             Slack:=     -79                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_115_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z         (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z         (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11644/z        (u)     in_0->z R     unmapped_or2           2  2.2     0    19     593    (-,-) 
  g11488/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     610    (-,-) 
  g11489/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     644    (-,-) 
  g11354/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     660    (-,-) 
  g11238/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     677    (-,-) 
  g11122/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     697    (-,-) 
  g10974/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     714    (-,-) 
  g10975/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     736    (-,-) 
  g10759/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     752    (-,-) 
  g10760/z        (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     771    (-,-) 
  g10589/z        (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     788    (-,-) 
  g10590/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     811    (-,-) 
  g10361/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     828    (-,-) 
  g10287/z        (u)     in_1->z F     unmapped_or2           1  1.0     0    16     844    (-,-) 
  g10153/z        (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     863    (-,-) 
  g12077/z        (u)     in_1->z R     unmapped_complex2      2  2.2     0    19     882    (-,-) 
  g9973/z         (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g9974/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     919    (-,-) 
  cla_g9807/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9808/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     956    (-,-) 
  cla_g9817/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     973    (-,-) 
  cla_g9666/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     993    (-,-) 
  cla_g9639/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1010    (-,-) 
  cla_g9623/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1030    (-,-) 
  cla_g9612/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1047    (-,-) 
  cla_g9607/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1069    (-,-) 
  cla_g9606/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1086    (-,-) 
  cla_g9599/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1108    (-,-) 
  cla_g9597/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1124    (-,-) 
  cla_g9590/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1145    (-,-) 
  cla_g9581/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1161    (-,-) 
  cla_g9580/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1182    (-,-) 
  cla_g9565/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1198    (-,-) 
  cla_g9547/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1217    (-,-) 
  cla_g9857/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1234    (-,-) 
  cla_g9541/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1246    (-,-) 
  PROD_RESULT[15] -       -       R     (port)                 -    -     -     0    1246    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-58 ps) Late External Delay Assertion at pin PROD_RESULT[17]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     691                  
             Slack:=     -58                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_113_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[3]            (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z        (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z        (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11493/z        (u)     in_0->z R     unmapped_or2           5  5.5     0    24     610    (-,-) 
  g11328/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     631    (-,-) 
  g5511/z         (u)     in_0->z R     unmapped_or2           3  3.3     0    21     652    (-,-) 
  g11160/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     668    (-,-) 
  g11161/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     702    (-,-) 
  g11003/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     718    (-,-) 
  g10755/z        (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     740    (-,-) 
  g10654/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     757    (-,-) 
  g10655/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     779    (-,-) 
  g10576/z        (u)     in_0->z R     unmapped_complex2      2  2.2     0    19     798    (-,-) 
  g10415/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     814    (-,-) 
  g10283/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     831    (-,-) 
  g10134/z        (u)     in_0->z R     unmapped_nand2         1  1.1     0    16     848    (-,-) 
  g10048/z        (u)     in_1->z F     unmapped_nand2         5  5.0     0    24     871    (-,-) 
  g9921/z         (u)     in_0->z R     unmapped_complex2      2  2.2     0    19     890    (-,-) 
  g9866/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     906    (-,-) 
  g9814/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     923    (-,-) 
  g9710/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     939    (-,-) 
  g9628/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     960    (-,-) 
  g9531/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     976    (-,-) 
  g9532/z         (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     995    (-,-) 
  g9466/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1012    (-,-) 
  g9467/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1032    (-,-) 
  cla_g9753/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1049    (-,-) 
  cla_g9754/z     (u)     in_1->z R     unmapped_nand2         8  8.8     0    27    1076    (-,-) 
  cla_g9696/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1093    (-,-) 
  cla_g9652/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1109    (-,-) 
  cla_g9828/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1126    (-,-) 
  cla_g9600/z     (u)     in_1->z F     unmapped_or2           1  1.0     0    16    1142    (-,-) 
  cla_g9839/z     (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1159    (-,-) 
  cla_g9589/z     (u)     in_1->z R     unmapped_or2           1  1.1     0    16    1175    (-,-) 
  cla_g9844/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1196    (-,-) 
  cla_g9578/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1212    (-,-) 
  cla_g9579/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1224    (-,-) 
  PROD_RESULT[17] -       -       R     (port)                 -    -     -     0    1224    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: VIOLATED (-56 ps) Late External Delay Assertion at pin PROD_RESULT[16]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     690                  
             Slack:=     -56                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_114_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[3]            (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z        (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z        (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11493/z        (u)     in_0->z R     unmapped_or2           5  5.5     0    24     610    (-,-) 
  g11328/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     631    (-,-) 
  g11262/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     647    (-,-) 
  g11263/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     681    (-,-) 
  g11166/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g10909/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     714    (-,-) 
  g10859/z        (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     736    (-,-) 
  g10640/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     753    (-,-) 
  g10641/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     775    (-,-) 
  g10605/z        (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     794    (-,-) 
  g10359/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     810    (-,-) 
  g10231/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     827    (-,-) 
  g10165/z        (u)     in_0->z F     unmapped_nand2         1  1.0     0    16     843    (-,-) 
  g10020/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     867    (-,-) 
  g9982/z         (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     886    (-,-) 
  g9865/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     902    (-,-) 
  g9782/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     919    (-,-) 
  g9709/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     935    (-,-) 
  g9617/z         (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     957    (-,-) 
  g9538/z         (u)     in_1->z R     unmapped_or2           1  1.1     0    16     974    (-,-) 
  g9539/z         (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     993    (-,-) 
  g9445/z         (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1009    (-,-) 
  g9446/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21    1030    (-,-) 
  cla_g9764/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1046    (-,-) 
  cla_g9765/z     (u)     in_1->z R     unmapped_nand2         5  5.5     0    24    1070    (-,-) 
  cla_g9679/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1086    (-,-) 
  cla_g9667/z     (u)     in_0->z R     unmapped_nand2         2  2.2     0    19    1105    (-,-) 
  cla_g9646/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1122    (-,-) 
  cla_g9627/z     (u)     in_1->z R     unmapped_nand2         1  1.1     0    16    1138    (-,-) 
  cla_g9611/z     (u)     in_0->z F     unmapped_nand2         1  1.0     0    16    1155    (-,-) 
  cla_g9588/z     (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1174    (-,-) 
  cla_g9843/z     (u)     in_0->z R     unmapped_complex2      3  3.3     0    21    1194    (-,-) 
  cla_g9572/z     (u)     in_1->z F     unmapped_complex2      1  1.0     0    16    1211    (-,-) 
  cla_g9573/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1223    (-,-) 
  PROD_RESULT[16] -       -       R     (port)                 -    -     -     0    1223    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: VIOLATED (-44 ps) Late External Delay Assertion at pin PROD_RESULT[14]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     678                  
             Slack:=     -44                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_116_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z         (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z         (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11644/z        (u)     in_0->z R     unmapped_or2           2  2.2     0    19     593    (-,-) 
  g11488/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     610    (-,-) 
  g11489/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     644    (-,-) 
  g11354/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     660    (-,-) 
  g11238/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     677    (-,-) 
  g11122/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     697    (-,-) 
  g10974/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     714    (-,-) 
  g10975/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     736    (-,-) 
  g10759/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     752    (-,-) 
  g10760/z        (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     771    (-,-) 
  g10589/z        (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     788    (-,-) 
  g10590/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     811    (-,-) 
  g10361/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     828    (-,-) 
  g10287/z        (u)     in_1->z F     unmapped_or2           1  1.0     0    16     844    (-,-) 
  g10153/z        (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     863    (-,-) 
  g12077/z        (u)     in_1->z R     unmapped_complex2      2  2.2     0    19     882    (-,-) 
  g9973/z         (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g9974/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     919    (-,-) 
  cla_g9807/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9808/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     956    (-,-) 
  cla_g9817/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     973    (-,-) 
  cla_g9666/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     993    (-,-) 
  cla_g9639/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1010    (-,-) 
  cla_g9623/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1030    (-,-) 
  cla_g9612/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1047    (-,-) 
  cla_g9607/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1069    (-,-) 
  cla_g9606/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1086    (-,-) 
  cla_g9599/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1108    (-,-) 
  cla_g9597/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1124    (-,-) 
  cla_g9590/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1145    (-,-) 
  cla_g9581/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1161    (-,-) 
  cla_g9580/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1182    (-,-) 
  cla_g9849/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1198    (-,-) 
  cla_g9564/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1211    (-,-) 
  PROD_RESULT[14] -       -       R     (port)                 -    -     -     0    1211    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: VIOLATED (-7 ps) Late External Delay Assertion at pin PROD_RESULT[13]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     640                  
             Slack:=      -7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_117_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z         (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z         (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11644/z        (u)     in_0->z R     unmapped_or2           2  2.2     0    19     593    (-,-) 
  g11488/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     610    (-,-) 
  g11489/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     644    (-,-) 
  g11354/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     660    (-,-) 
  g11238/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     677    (-,-) 
  g11122/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     697    (-,-) 
  g10974/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     714    (-,-) 
  g10975/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     736    (-,-) 
  g10759/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     752    (-,-) 
  g10760/z        (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     771    (-,-) 
  g10589/z        (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     788    (-,-) 
  g10590/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     811    (-,-) 
  g10361/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     828    (-,-) 
  g10287/z        (u)     in_1->z F     unmapped_or2           1  1.0     0    16     844    (-,-) 
  g10153/z        (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     863    (-,-) 
  g12077/z        (u)     in_1->z R     unmapped_complex2      2  2.2     0    19     882    (-,-) 
  g9973/z         (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g9974/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     919    (-,-) 
  cla_g9807/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9808/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     956    (-,-) 
  cla_g9817/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     973    (-,-) 
  cla_g9666/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     993    (-,-) 
  cla_g9639/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1010    (-,-) 
  cla_g9623/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1030    (-,-) 
  cla_g9612/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1047    (-,-) 
  cla_g9607/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1069    (-,-) 
  cla_g9606/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1086    (-,-) 
  cla_g9599/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1108    (-,-) 
  cla_g9597/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1124    (-,-) 
  cla_g9590/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1145    (-,-) 
  cla_g9846/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1161    (-,-) 
  cla_g9587/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1174    (-,-) 
  PROD_RESULT[13] -       -       R     (port)                 -    -     -     0    1174    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (30 ps) Late External Delay Assertion at pin PROD_RESULT[12]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     603                  
             Slack:=      30                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_118_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z         (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z         (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11644/z        (u)     in_0->z R     unmapped_or2           2  2.2     0    19     593    (-,-) 
  g11488/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     610    (-,-) 
  g11489/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     644    (-,-) 
  g11354/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     660    (-,-) 
  g11238/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     677    (-,-) 
  g11122/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     697    (-,-) 
  g10974/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     714    (-,-) 
  g10975/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     736    (-,-) 
  g10759/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     752    (-,-) 
  g10760/z        (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     771    (-,-) 
  g10589/z        (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     788    (-,-) 
  g10590/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     811    (-,-) 
  g10361/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     828    (-,-) 
  g10287/z        (u)     in_1->z F     unmapped_or2           1  1.0     0    16     844    (-,-) 
  g10153/z        (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     863    (-,-) 
  g12077/z        (u)     in_1->z R     unmapped_complex2      2  2.2     0    19     882    (-,-) 
  g9973/z         (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g9974/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     919    (-,-) 
  cla_g9807/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9808/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     956    (-,-) 
  cla_g9817/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     973    (-,-) 
  cla_g9666/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     993    (-,-) 
  cla_g9639/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1010    (-,-) 
  cla_g9623/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1030    (-,-) 
  cla_g9612/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1047    (-,-) 
  cla_g9607/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1069    (-,-) 
  cla_g9606/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1086    (-,-) 
  cla_g9599/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1108    (-,-) 
  cla_g9841/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1124    (-,-) 
  cla_g9595/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1136    (-,-) 
  PROD_RESULT[12] -       -       R     (port)                 -    -     -     0    1136    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (69 ps) Late External Delay Assertion at pin PROD_RESULT[11]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     565                  
             Slack:=      69                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_119_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z         (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z         (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11644/z        (u)     in_0->z R     unmapped_or2           2  2.2     0    19     593    (-,-) 
  g11488/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     610    (-,-) 
  g11489/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     644    (-,-) 
  g11354/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     660    (-,-) 
  g11238/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     677    (-,-) 
  g11122/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     697    (-,-) 
  g10974/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     714    (-,-) 
  g10975/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     736    (-,-) 
  g10759/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     752    (-,-) 
  g10760/z        (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     771    (-,-) 
  g10589/z        (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     788    (-,-) 
  g10590/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     811    (-,-) 
  g10361/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     828    (-,-) 
  g10287/z        (u)     in_1->z F     unmapped_or2           1  1.0     0    16     844    (-,-) 
  g10153/z        (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     863    (-,-) 
  g12077/z        (u)     in_1->z R     unmapped_complex2      2  2.2     0    19     882    (-,-) 
  g9973/z         (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g9974/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     919    (-,-) 
  cla_g9807/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9808/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     956    (-,-) 
  cla_g9817/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     973    (-,-) 
  cla_g9666/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     993    (-,-) 
  cla_g9639/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1010    (-,-) 
  cla_g9623/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1030    (-,-) 
  cla_g9612/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1047    (-,-) 
  cla_g9607/z     (u)     in_1->z R     unmapped_nand2         4  4.4     0    22    1069    (-,-) 
  cla_g9838/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1086    (-,-) 
  cla_g9603/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1098    (-,-) 
  PROD_RESULT[11] -       -       R     (port)                 -    -     -     0    1098    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (107 ps) Late External Delay Assertion at pin PROD_RESULT[10]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     526                  
             Slack:=     107                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_120_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  A[1]            (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z         (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z         (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11644/z        (u)     in_0->z R     unmapped_or2           2  2.2     0    19     593    (-,-) 
  g11488/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     610    (-,-) 
  g11489/z        (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     644    (-,-) 
  g11354/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     660    (-,-) 
  g11238/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     677    (-,-) 
  g11122/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     697    (-,-) 
  g10974/z        (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     714    (-,-) 
  g10975/z        (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     736    (-,-) 
  g10759/z        (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     752    (-,-) 
  g10760/z        (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     771    (-,-) 
  g10589/z        (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     788    (-,-) 
  g10590/z        (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     811    (-,-) 
  g10361/z        (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     828    (-,-) 
  g10287/z        (u)     in_1->z F     unmapped_or2           1  1.0     0    16     844    (-,-) 
  g10153/z        (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     863    (-,-) 
  g12077/z        (u)     in_1->z R     unmapped_complex2      2  2.2     0    19     882    (-,-) 
  g9973/z         (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g9974/z         (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     919    (-,-) 
  cla_g9807/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9808/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     956    (-,-) 
  cla_g9817/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     973    (-,-) 
  cla_g9666/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     993    (-,-) 
  cla_g9639/z     (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1010    (-,-) 
  cla_g9623/z     (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1030    (-,-) 
  cla_g9834/z     (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1047    (-,-) 
  cla_g9618/z     (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1059    (-,-) 
  PROD_RESULT[10] -       -       R     (port)                 -    -     -     0    1059    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (144 ps) Late External Delay Assertion at pin PROD_RESULT[9]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     489                  
             Slack:=     144                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_121_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[1]           (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z        (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11644/z       (u)     in_0->z R     unmapped_or2           2  2.2     0    19     593    (-,-) 
  g11488/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     610    (-,-) 
  g11489/z       (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     644    (-,-) 
  g11354/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     660    (-,-) 
  g11238/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     677    (-,-) 
  g11122/z       (u)     in_1->z F     unmapped_or2           3  3.0     0    21     697    (-,-) 
  g10974/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     714    (-,-) 
  g10975/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     736    (-,-) 
  g10759/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     752    (-,-) 
  g10760/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     771    (-,-) 
  g10589/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     788    (-,-) 
  g10590/z       (u)     in_1->z R     unmapped_nand2         5  5.5     0    24     811    (-,-) 
  g10361/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     828    (-,-) 
  g10287/z       (u)     in_1->z F     unmapped_or2           1  1.0     0    16     844    (-,-) 
  g10153/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     863    (-,-) 
  g12077/z       (u)     in_1->z R     unmapped_complex2      2  2.2     0    19     882    (-,-) 
  g9973/z        (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g9974/z        (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     919    (-,-) 
  cla_g9807/z    (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9808/z    (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     956    (-,-) 
  cla_g9817/z    (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     973    (-,-) 
  cla_g9666/z    (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     993    (-,-) 
  cla_g9830/z    (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1010    (-,-) 
  cla_g9642/z    (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1022    (-,-) 
  PROD_RESULT[9] -       -       R     (port)                 -    -     -     0    1022    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (182 ps) Late External Delay Assertion at pin PROD_RESULT[8]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     452                  
             Slack:=     182                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_122_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[1]           (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g8320/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     554    (-,-) 
  g5759/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     574    (-,-) 
  g11644/z       (u)     in_0->z F     unmapped_or2           2  2.0     0    19     593    (-,-) 
  g11488/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     610    (-,-) 
  g11489/z       (u)     in_1->z R     unmapped_nand2        16 17.6     0    34     644    (-,-) 
  g11354/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     660    (-,-) 
  g11238/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     677    (-,-) 
  g11122/z       (u)     in_1->z R     unmapped_or2           3  3.3     0    21     697    (-,-) 
  g10974/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     714    (-,-) 
  g10975/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     736    (-,-) 
  g10759/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     752    (-,-) 
  g10760/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     771    (-,-) 
  g10589/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     788    (-,-) 
  g10590/z       (u)     in_1->z F     unmapped_nand2         5  5.0     0    24     811    (-,-) 
  g10361/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     828    (-,-) 
  g10287/z       (u)     in_1->z R     unmapped_or2           1  1.1     0    16     844    (-,-) 
  g10153/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12077/z       (u)     in_1->z F     unmapped_complex2      2  2.0     0    19     882    (-,-) 
  g9973/z        (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     899    (-,-) 
  g9974/z        (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     919    (-,-) 
  cla_g9807/z    (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     936    (-,-) 
  cla_g9808/z    (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     956    (-,-) 
  cla_g9687/z    (u)     in_0->z F     unmapped_or2           1  1.0     0    16     973    (-,-) 
  cla_g9688/z    (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     985    (-,-) 
  PROD_RESULT[8] -       -       R     (port)                 -    -     -     0     985    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (218 ps) Late External Delay Assertion at pin PROD_RESULT[7]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     415                  
             Slack:=     218                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_123_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[3]           (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z       (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z       (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11533/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     603    (-,-) 
  g11482/z       (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     637    (-,-) 
  g11272/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     654    (-,-) 
  g11255/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     670    (-,-) 
  g11105/z       (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     692    (-,-) 
  g10901/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     709    (-,-) 
  g10902/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     731    (-,-) 
  g10873/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     747    (-,-) 
  g10874/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     766    (-,-) 
  g10673/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     783    (-,-) 
  g10674/z       (u)     in_1->z F     unmapped_nand2         5  5.0     0    24     806    (-,-) 
  g10584/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     823    (-,-) 
  g10585/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     845    (-,-) 
  g10397/z       (u)     in_0->z R     unmapped_complex2      2  2.2     0    19     864    (-,-) 
  g10261/z       (u)     in_0->z F     unmapped_nand2         2  2.0     0    19     883    (-,-) 
  g10105/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     899    (-,-) 
  g10106/z       (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     920    (-,-) 
  cla_g9796/z    (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     936    (-,-) 
  cla_g9797/z    (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     949    (-,-) 
  PROD_RESULT[7] -       -       R     (port)                 -    -     -     0     949    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (293 ps) Late External Delay Assertion at pin PROD_RESULT[6]
          Group: I2O
     Startpoint: (R) A[3]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     340                  
             Slack:=     293                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_12_1  
  output_delay             133             counter.sdc_line_14_124_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[3]           (u)     -       R     (arrival)             21 23.1     0     0     533    (-,-) 
  g11889/z       (u)     in_1->z R     unmapped_or2           1  1.1     0    16     550    (-,-) 
  g11874/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     566    (-,-) 
  g11594/z       (u)     in_1->z R     unmapped_or2           3  3.3     0    21     587    (-,-) 
  g11533/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     603    (-,-) 
  g11482/z       (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     637    (-,-) 
  g11272/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     654    (-,-) 
  g11255/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     670    (-,-) 
  g11105/z       (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     692    (-,-) 
  g10901/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     709    (-,-) 
  g10902/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     731    (-,-) 
  g10873/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     747    (-,-) 
  g10874/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     766    (-,-) 
  g10673/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     783    (-,-) 
  g10674/z       (u)     in_1->z F     unmapped_nand2         5  5.0     0    24     806    (-,-) 
  g10584/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     823    (-,-) 
  g10585/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     845    (-,-) 
  g10211/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     861    (-,-) 
  g10212/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     874    (-,-) 
  PROD_RESULT[6] -       -       R     (port)                 -    -     -     0     874    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (346 ps) Late External Delay Assertion at pin PROD_RESULT[5]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     287                  
             Slack:=     346                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_125_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[1]           (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g5759/z        (u)     in_0->z R     unmapped_or2           3  3.3     0    21     574    (-,-) 
  g11712/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     591    (-,-) 
  g11713/z       (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     625    (-,-) 
  g11527/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     641    (-,-) 
  g11325/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    16     658    (-,-) 
  g11193/z       (u)     in_0->z F     unmapped_complex2      4  4.0     0    22     680    (-,-) 
  g11052/z       (u)     in_0->z F     unmapped_or2           1  1.0     0    16     696    (-,-) 
  g11053/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     715    (-,-) 
  g11006/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     732    (-,-) 
  g11007/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     754    (-,-) 
  g10811/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    19     773    (-,-) 
  g10700/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     792    (-,-) 
  g10493/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     808    (-,-) 
  g10494/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     820    (-,-) 
  PROD_RESULT[5] -       -       R     (port)                 -    -     -     0     820    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (384 ps) Late External Delay Assertion at pin PROD_RESULT[4]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     250                  
             Slack:=     384                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_126_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[1]           (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g8320/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     554    (-,-) 
  g5759/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     574    (-,-) 
  g11712/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     591    (-,-) 
  g11713/z       (u)     in_1->z R     unmapped_nand2        16 17.6     0    34     625    (-,-) 
  g11527/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     641    (-,-) 
  g11325/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     658    (-,-) 
  g11193/z       (u)     in_0->z R     unmapped_complex2      4  4.4     0    22     680    (-,-) 
  g11052/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     696    (-,-) 
  g11053/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     715    (-,-) 
  g11006/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     732    (-,-) 
  g11007/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     754    (-,-) 
  g10748/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     770    (-,-) 
  g10749/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     783    (-,-) 
  PROD_RESULT[4] -       -       R     (port)                 -    -     -     0     783    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (439 ps) Late External Delay Assertion at pin PROD_RESULT[3]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     195                  
             Slack:=     439                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_127_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[1]           (u)     -       F     (arrival)             20 20.0     0     0     533    (-,-) 
  g8320/z        (u)     in_1->z F     unmapped_or2           3  3.0     0    21     554    (-,-) 
  g5759/z        (u)     in_0->z F     unmapped_or2           3  3.0     0    21     574    (-,-) 
  g11712/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     591    (-,-) 
  g11713/z       (u)     in_1->z R     unmapped_nand2        16 17.6     0    34     625    (-,-) 
  g11416/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     641    (-,-) 
  g11292/z       (u)     in_1->z R     unmapped_complex2      3  3.3     0    21     662    (-,-) 
  g11219/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     678    (-,-) 
  g11220/z       (u)     in_1->z F     unmapped_nand2         3  3.0     0    21     699    (-,-) 
  g11164/z       (u)     in_1->z F     unmapped_or2           1  1.0     0    16     716    (-,-) 
  g11165/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     728    (-,-) 
  PROD_RESULT[3] -       -       R     (port)                 -    -     -     0     728    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (480 ps) Late External Delay Assertion at pin zero_flag
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) zero_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     153                  
             Slack:=     480                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1 
  output_delay             133             counter.sdc_line_14_98_1 

#---------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge     Cell       Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  A[1]           (u)     -       F     (arrival)         20 20.0     0     0     533    (-,-) 
  g11894/z       (u)     in_1->z F     unmapped_or2       2  2.0     0    19     552    (-,-) 
  g11845/z       (u)     in_1->z F     unmapped_or2       3  3.0     0    21     573    (-,-) 
  g11705/z       (u)     in_1->z F     unmapped_or2       3  3.0     0    21     593    (-,-) 
  g11394/z       (u)     in_0->z F     unmapped_or2       3  3.0     0    21     614    (-,-) 
  g5520/z        (u)     in_0->z F     unmapped_or2       3  3.0     0    21     634    (-,-) 
  g11256/z       (u)     in_0->z F     unmapped_or2       3  3.0     0    21     655    (-,-) 
  g11067/z       (u)     in_1->z F     unmapped_or2       2  2.0     0    19     674    (-,-) 
  g11946/z       (u)     in_0->z R     unmapped_nor2      1  0.0     0    12     686    (-,-) 
  zero_flag      -       -       R     (port)             -    -     -     0     686    (-,-) 
#---------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (497 ps) Late External Delay Assertion at pin PROD_RESULT[2]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     137                  
             Slack:=     497                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1  
  output_delay             133             counter.sdc_line_14_128_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  A[1]           (u)     -       R     (arrival)             20 22.0     0     0     533    (-,-) 
  g8320/z        (u)     in_1->z R     unmapped_or2           3  3.3     0    21     554    (-,-) 
  g11883/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     570    (-,-) 
  g11884/z       (u)     in_1->z F     unmapped_nand2        16 16.0     0    34     604    (-,-) 
  g11621/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     621    (-,-) 
  g11513/z       (u)     in_0->z F     unmapped_complex2      3  3.0     0    21     641    (-,-) 
  g11352/z       (u)     in_0->z F     unmapped_or2           1  1.0     0    16     658    (-,-) 
  g11353/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     670    (-,-) 
  PROD_RESULT[2] -       -       R     (port)                 -    -     -     0     670    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (554 ps) Late External Delay Assertion at pin PROD_RESULT[1]
          Group: I2O
     Startpoint: (F) B[0]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-      80                  
             Slack:=     554                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_31_1  
  output_delay             133             counter.sdc_line_14_129_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  B[0]           (u)     -       F     (arrival)              5  5.0     0     0     533    (-,-) 
  g11932/z       (u)     in_1->z F     unmapped_complex2     17 17.0     0    34     568    (-,-) 
  g11876/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     584    (-,-) 
  g11791/z       (u)     in_1->z R     unmapped_nand2         1  1.1     0    16     601    (-,-) 
  g11536/z       (u)     in_0->z R     unmapped_complex2      1  0.0     0    12     613    (-,-) 
  PROD_RESULT[1] -       -       R     (port)                 -    -     -     0     613    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (621 ps) Late External Delay Assertion at pin PROD_RESULT[0]
          Group: I2O
     Startpoint: (R) A[0]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-      12                  
             Slack:=     621                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_15_1  
  output_delay             133             counter.sdc_line_14_130_1 

#---------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge     Cell       Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  A[0]           (u)     -       R     (arrival)         22 24.2     0     0     533    (-,-) 
  g11945/z       (u)     in_1->z R     unmapped_and2      1  0.0     0    12     546    (-,-) 
  PROD_RESULT[0] -       -       R     (port)             -    -     -     0     546    (-,-) 
#---------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

