

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sat Nov 12 22:08:15 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524625|   524625|  5.246 ms|  5.246 ms|  524626|  524626|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2_fu_62  |dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2  |   524364|   524364|  5.244 ms|  5.244 ms|  524364|  524364|       no|
        |grp_dft_Pipeline_VITIS_LOOP_39_3_fu_86                  |dft_Pipeline_VITIS_LOOP_39_3                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|   68|   10240|   9648|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|   68|   10246|   9821|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   30|       9|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                         |control_s_axi                                 |        8|   0|    196|   180|    0|
    |grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2_fu_62  |dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2  |        8|  68|  10023|  9405|    0|
    |grp_dft_Pipeline_VITIS_LOOP_39_3_fu_86                  |dft_Pipeline_VITIS_LOOP_39_3                  |        0|   0|     21|    63|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+
    |Total                                                   |                                              |       16|  68|  10240|  9648|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_U  |temp_real_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   64|     1|        16384|
    |temp_imag_U  |temp_real_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   64|     1|        16384|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        4|  0|   0|    0|   512|  128|     2|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |sample_imag_address0  |  14|          3|    8|         24|
    |sample_imag_ce0       |  14|          3|    1|          3|
    |sample_imag_we0       |   9|          2|    1|          2|
    |sample_real_address0  |  14|          3|    8|         24|
    |sample_real_ce0       |  14|          3|    1|          3|
    |sample_real_we0       |   9|          2|    1|          2|
    |temp_imag_address0    |  14|          3|    8|         24|
    |temp_imag_ce0         |  14|          3|    1|          3|
    |temp_imag_we0         |   9|          2|    1|          2|
    |temp_real_address0    |  14|          3|    8|         24|
    |temp_real_ce0         |  14|          3|    1|          3|
    |temp_real_we0         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 173|         37|   41|        121|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  4|   0|    4|          0|
    |grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2_fu_62_ap_start_reg  |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_39_3_fu_86_ap_start_reg                  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   13|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   13|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           dft|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

