/**
 * Edward ZHANG, Terry ZENG, 20180304
 * @file    dbus.c
 * @brief   Dbus driver and decoder with keyboard and mouse support and safe lock
 */

#include "ch.h"
#include "hal.h"
#include "dbus.h"
//#include "chprintf.h"
//static BaseSequentialStream* chp = (BaseSequentialStream*)SERIAL_CMD;

static uint8_t rxbuf[DBUS_BUFFER_SIZE];
static RC_Ctl_t RC_Ctl;
static thread_reference_t uart_dbus_thread_handler = NULL;
static uint8_t rx_start_flag = 1;

#if defined (RM_INFANTRY) || defined (RM_HERO) || defined(RM_ENGIN)
  static bool rc_can_flag = false;
#endif

static rc_state_t rc_state = RC_UNCONNECTED;;

#ifdef RC_SAFE_LOCK
  systime_t update_time;
#endif

/**
 * @brief   Decode the received DBUS sequence and store it in RC_Ctl struct
 */
static void decryptDBUS(void)
{
  #ifdef RC_SAFE_LOCK
    uint8_t prev_s1 = RC_Ctl.rc.s1,
            prev_s2 = RC_Ctl.rc.s2;
  #endif

  RC_Ctl.rc.channel0 = ((rxbuf[0]) | (rxbuf[1]<<8)) & 0x07FF;
  RC_Ctl.rc.channel1 = ((rxbuf[1]>>3) | (rxbuf[2]<<5)) & 0x07FF;
  RC_Ctl.rc.channel2 = ((rxbuf[2]>>6) | (rxbuf[3]<<2) | ((uint32_t)rxbuf[4]<<10)) & 0x07FF;
  RC_Ctl.rc.channel3 = ((rxbuf[4]>>1) | (rxbuf[5]<<7)) & 0x07FF;
  RC_Ctl.rc.s1  = ((rxbuf[5] >> 4)& 0x000C) >> 2;                         //!< Switch left
  RC_Ctl.rc.s2  = ((rxbuf[5] >> 4)& 0x0003);


  RC_Ctl.mouse.x = rxbuf[6] | (rxbuf[7] << 8);                   //!< Mouse X axis
  RC_Ctl.mouse.y = rxbuf[8] | (rxbuf[9] << 8);                   //!< Mouse RC_LOCKEDY axis
  RC_Ctl.mouse.z = rxbuf[10] | (rxbuf[11] << 8);               //!< Mouse Z axis
  RC_Ctl.mouse.LEFT = rxbuf[12];                                       //!< Mouse Left Is Press ?
  RC_Ctl.mouse.RIGHT = rxbuf[13];                                       //!< Mouse Right Is Press ?
  RC_Ctl.keyboard.key_code = rxbuf[14] | (rxbuf[15] << 8);                   //!< KeyBoard value

  #ifdef RC_SAFE_LOCK
    if(rc_state == RC_UNLOCKED &&
        (RC_Ctl.rc.channel0 != RC_CH_VALUE_OFFSET ||
         RC_Ctl.rc.channel1 != RC_CH_VALUE_OFFSET ||
         RC_Ctl.rc.channel2 != RC_CH_VALUE_OFFSET ||
         RC_Ctl.rc.channel3 != RC_CH_VALUE_OFFSET ||
         RC_Ctl.rc.s1 != prev_s1 ||
         RC_Ctl.rc.s2 != prev_s2)
      )
      update_time = chVTGetSystemTimeX();
    else if(rc_state == RC_LOCKED
      && RC_Ctl.rc.channel0 > RC_CH_VALUE_MAX - 5
      && RC_Ctl.rc.channel1 < RC_CH_VALUE_MIN + 5
      && RC_Ctl.rc.channel2 < RC_CH_VALUE_MIN + 5
      && RC_Ctl.rc.channel3 < RC_CH_VALUE_MIN + 5)
      rc_state = RC_UNLOCKING;

    else if(rc_state == RC_UNLOCKING
      && RC_Ctl.rc.channel0 > RC_CH_VALUE_OFFSET - 5 && RC_Ctl.rc.channel0 < RC_CH_VALUE_OFFSET + 5
      && RC_Ctl.rc.channel1 > RC_CH_VALUE_OFFSET - 5 && RC_Ctl.rc.channel1 < RC_CH_VALUE_OFFSET + 5
      && RC_Ctl.rc.channel2 > RC_CH_VALUE_OFFSET - 5 && RC_Ctl.rc.channel2 < RC_CH_VALUE_OFFSET + 5
      && RC_Ctl.rc.channel3 > RC_CH_VALUE_OFFSET - 5 && RC_Ctl.rc.channel3 < RC_CH_VALUE_OFFSET + 5)
    {
      update_time = chVTGetSystemTimeX();
      rc_state = RC_UNLOCKED;
    }
  #else
    rc_state = RC_UNLOCKED;
  #endif
}

/*
 * This callback is invoked when a receive buffer has been completely written.
 */
static void rxend(UARTDriver *uartp) {

  if(rx_start_flag)
  {
    chSysLockFromISR();
    chThdResumeI(&uart_dbus_thread_handler, MSG_OK);
    chSysUnlockFromISR();
  }
  else
    rx_start_flag = 1;
}

/*
 * UART driver configuration structure.
 */
static UARTConfig uart_cfg = {
  NULL,NULL,rxend,NULL,NULL,
  100000,
  USART_CR1_PCE,
  0,
  0
};

/**
 * @brief   Return the RC_Ctl struct
 */
RC_Ctl_t* RC_get(void)
{
  return &RC_Ctl;
}

/**
 * @brief   Return the RC_Ctl struct
 */
rc_state_t RC_getState(void)
{
  return rc_state;
}

/**
 * @brief Reset RC controller
 * @NOTE  This function is also used as safe lock mechanism for RC controller
 *        S2 is not flushed because it is used to unlock the RC controller
 */
static void RC_RCreset(void)
{
  RC_Ctl.rc.channel0 = 1024;
  RC_Ctl.rc.channel1 = 1024;
  RC_Ctl.rc.channel2 = 1024;
  RC_Ctl.rc.channel3 = 1024;

}

static void RC_reset(void)
{
  RC_RCreset();

  RC_Ctl.rc.s1 =0;
  RC_Ctl.rc.s2 = 0;
  RC_Ctl.mouse.LEFT=0;
  RC_Ctl.mouse.RIGHT =0;
  RC_Ctl.mouse.x=0;
  RC_Ctl.mouse.y=0;
  RC_Ctl.mouse.z=0;
  RC_Ctl.keyboard.key_code=0;
}

#if defined (RM_INFANTRY) || defined (RM_HERO) || defined(RM_ENGIN)
static inline void RC_txCan(CANDriver *const CANx, const uint16_t SID)
{
  CANTxFrame txmsg;
  dbus_tx_canStruct txCan;

  txmsg.IDE = CAN_IDE_STD;
  txmsg.SID = CAN_DBUS_ID;
  txmsg.RTR = CAN_RTR_DATA;
  txmsg.DLC = 0x08;

  chSysLock();
  txCan.channel0 = RC_Ctl.rc.channel0;
  txCan.channel1 = RC_Ctl.rc.channel1;
  txCan.s1 = RC_Ctl.rc.s1;
  txCan.s2 = RC_Ctl.rc.s2;
  txCan.key_code = RC_Ctl.keyboard.key_code;

  memcpy(&(txmsg.data8), &txCan ,8);

  chSysUnlock();

  canTransmit(CANx, CAN_ANY_MAILBOX, &txmsg, MS2ST(100));
}
#endif

#if defined (RM_INFANTRY) || defined (RM_HERO) || defined (RM_ENGIN)
void RC_canTxCmd(const uint8_t cmd)
{
  rc_can_flag = (cmd == DISABLE ? false : true);
}
#endif

#define  DBUS_INIT_WAIT_TIME_MS      4U
#define  DBUS_WAIT_TIME_MS         100U
static THD_WORKING_AREA(uart_dbus_thread_wa, 512);
static THD_FUNCTION(uart_dbus_thread, p)
{
  (void)p;
  chRegSetThreadName("uart dbus receiver");

  uartStart(UART_DBUS, &uart_cfg);
  dmaStreamRelease(*UART_DBUS.dmatx);

  msg_t rxmsg;
  systime_t timeout = MS2ST(DBUS_INIT_WAIT_TIME_MS);
  uint32_t count = 0;

  while(!chThdShouldTerminateX())
  {
    uartStopReceive(UART_DBUS);
    uartStartReceive(UART_DBUS, DBUS_BUFFER_SIZE, rxbuf);

    chSysLock();
    rxmsg = chThdSuspendTimeoutS(&uart_dbus_thread_handler, timeout);
    chSysUnlock();

    if(rxmsg == MSG_OK)
    {
      if(!rc_state)
      {
        timeout = MS2ST(DBUS_WAIT_TIME_MS);
        #ifdef RC_SAFE_LOCK
          rc_state = RC_LOCKED;
        #else
          rc_state = RC_UNLOCKED;
        #endif
      }
      else
      {
        chSysLock();
        decryptDBUS();

        #ifdef RC_SAFE_LOCK
          if(rc_state != RC_UNLOCKED)
            RC_RCreset();
          else if(chVTGetSystemTimeX() > update_time + S2ST(RC_LOCK_TIME_S))
            rc_state = RC_LOCKED;
        #endif

        chSysUnlock();
      }
    }
    else
    {
      rc_state = RC_UNCONNECTED;
      RC_reset();
      timeout = MS2ST(DBUS_INIT_WAIT_TIME_MS);
    }

    #if defined (RM_INFANTRY) || defined (RM_HERO) || defined(RM_ENGIN)
      if(rc_can_flag)
        RC_txCan(DBUS_CAN, CAN_DBUS_ID);
    #endif

  }
}

/**
 * @brief   Initialize the RC receiver
 */
void RC_init(void)
{
  RC_reset();

  chThdCreateStatic(uart_dbus_thread_wa, sizeof(uart_dbus_thread_wa),
                    NORMALPRIO + 7,
                    uart_dbus_thread, NULL);
}
