<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\ul\impl\gwsynthesis\ul.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Radar_VHDL\gowin\ul\src\ul.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 13 09:54:43 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>280</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>233</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>68</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>eh/n98_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>90.931(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n98_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-34.977</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_0_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>52.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-32.763</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_1_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>49.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-27.792</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_2_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>44.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-22.211</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_3_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>39.284</td>
</tr>
<tr>
<td>5</td>
<td>9.003</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_20_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.701</td>
</tr>
<tr>
<td>6</td>
<td>9.644</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.059</td>
</tr>
<tr>
<td>7</td>
<td>9.644</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.059</td>
</tr>
<tr>
<td>8</td>
<td>10.421</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_18_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.282</td>
</tr>
<tr>
<td>9</td>
<td>10.421</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_19_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.282</td>
</tr>
<tr>
<td>10</td>
<td>11.038</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_4_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.665</td>
</tr>
<tr>
<td>11</td>
<td>11.038</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_2_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.665</td>
</tr>
<tr>
<td>12</td>
<td>11.128</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_11_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.576</td>
</tr>
<tr>
<td>13</td>
<td>11.264</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_8_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.439</td>
</tr>
<tr>
<td>14</td>
<td>11.293</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_17_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.411</td>
</tr>
<tr>
<td>15</td>
<td>11.307</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-3.610</td>
<td>1.976</td>
</tr>
<tr>
<td>16</td>
<td>11.375</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_3_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.328</td>
</tr>
<tr>
<td>17</td>
<td>11.375</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_5_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.328</td>
</tr>
<tr>
<td>18</td>
<td>11.380</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/clk2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.323</td>
</tr>
<tr>
<td>19</td>
<td>11.421</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_14_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.283</td>
</tr>
<tr>
<td>20</td>
<td>11.421</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_16_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.283</td>
</tr>
<tr>
<td>21</td>
<td>11.430</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_1_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.273</td>
</tr>
<tr>
<td>22</td>
<td>11.447</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_12_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.257</td>
</tr>
<tr>
<td>23</td>
<td>11.447</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_15_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.257</td>
</tr>
<tr>
<td>24</td>
<td>11.589</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_7_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.114</td>
</tr>
<tr>
<td>25</td>
<td>11.602</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_6_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.101</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.441</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.638</td>
<td>1.228</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>servo/cnt_0_s0/Q</td>
<td>servo/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>eh/count_17_s1/Q</td>
<td>eh/count_17_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>cv/cnt1_0_s1/Q</td>
<td>cv/cnt1_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>eh/count_16_s3/Q</td>
<td>eh/count_16_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>eh/count_12_s1/Q</td>
<td>eh/count_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>eh/count_14_s1/Q</td>
<td>eh/count_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>eh/count_15_s1/Q</td>
<td>eh/count_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>cv/cnt2_14_s3/Q</td>
<td>cv/cnt2_14_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>cv/cnt2_2_s1/Q</td>
<td>cv/cnt2_2_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.526</td>
<td>cv/cnt2_0_s3/Q</td>
<td>cv/cnt2_0_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>12</td>
<td>0.526</td>
<td>cv/cnt2_7_s3/Q</td>
<td>cv/cnt2_7_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>13</td>
<td>0.526</td>
<td>cv/cnt2_21_s1/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>14</td>
<td>0.526</td>
<td>eh/count_0_s3/Q</td>
<td>eh/count_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>15</td>
<td>0.526</td>
<td>eh/count_7_s3/Q</td>
<td>eh/count_7_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>16</td>
<td>0.526</td>
<td>eh/count_10_s3/Q</td>
<td>eh/count_10_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>17</td>
<td>0.541</td>
<td>servo/cnt_3_s0/Q</td>
<td>servo/cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>18</td>
<td>0.541</td>
<td>servo/cnt_7_s0/Q</td>
<td>servo/cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>19</td>
<td>0.541</td>
<td>servo/cnt_9_s0/Q</td>
<td>servo/cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>20</td>
<td>0.541</td>
<td>servo/cnt_19_s0/Q</td>
<td>servo/cnt_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>21</td>
<td>0.541</td>
<td>cv/cnt1_2_s0/Q</td>
<td>cv/cnt1_2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>22</td>
<td>0.541</td>
<td>cv/cnt1_6_s0/Q</td>
<td>cv/cnt1_6_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>23</td>
<td>0.541</td>
<td>cv/cnt1_8_s0/Q</td>
<td>cv/cnt1_8_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>24</td>
<td>0.542</td>
<td>servo/cnt_13_s0/Q</td>
<td>servo/cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>25</td>
<td>0.542</td>
<td>servo/cnt_15_s0/Q</td>
<td>servo/cnt_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_15_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_8_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_9_s3</td>
</tr>
<tr>
<td>5</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/b_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/clk2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.441</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>dis/n117_s361/I2</td>
</tr>
<tr>
<td>6.255</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s361/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>dis/n117_s335/I0</td>
</tr>
<tr>
<td>7.669</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s335/F</td>
</tr>
<tr>
<td>7.926</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>dis/n117_s280/I1</td>
</tr>
<tr>
<td>8.686</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>9.462</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>10.085</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s288/I1</td>
</tr>
<tr>
<td>10.900</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s288/F</td>
</tr>
<tr>
<td>11.867</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>12.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s265/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>13.706</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>14.528</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>15.511</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>16.120</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>17.448</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.263</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>18.867</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>dis/n117_s227/I0</td>
</tr>
<tr>
<td>19.681</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s227/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dis/n117_s176/I3</td>
</tr>
<tr>
<td>21.001</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s176/F</td>
</tr>
<tr>
<td>21.316</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>dis/n117_s208/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s208/F</td>
</tr>
<tr>
<td>23.577</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>dis/n117_s160/I0</td>
</tr>
<tr>
<td>24.342</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>24.942</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.756</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.480</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>27.796</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>28.610</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.222</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s90/I0</td>
</tr>
<tr>
<td>30.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s90/F</td>
</tr>
<tr>
<td>30.636</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>dis/n117_s102/I2</td>
</tr>
<tr>
<td>31.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.057</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>32.822</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>33.594</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>34.354</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>34.670</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>35.279</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>36.249</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>36.858</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>37.817</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>38.427</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>39.879</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>40.343</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>41.216</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.030</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>43.152</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>dis/n118_s28/I2</td>
</tr>
<tr>
<td>43.616</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>44.223</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>dis/n118_s66/I3</td>
</tr>
<tr>
<td>44.988</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">dis/n118_s66/F</td>
</tr>
<tr>
<td>46.073</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>dis/n118_s16/I0</td>
</tr>
<tr>
<td>46.859</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s16/F</td>
</tr>
<tr>
<td>47.175</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dis/n118_s63/I2</td>
</tr>
<tr>
<td>47.990</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s63/F</td>
</tr>
<tr>
<td>49.337</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>dis/n119_s32/I3</td>
</tr>
<tr>
<td>50.151</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">dis/n119_s32/F</td>
</tr>
<tr>
<td>50.518</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>dis/n119_s25/I2</td>
</tr>
<tr>
<td>50.982</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">dis/n119_s25/F</td>
</tr>
<tr>
<td>51.594</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>dis/n120_s101/I0</td>
</tr>
<tr>
<td>52.057</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td style=" background: #97FFFF;">dis/n120_s101/F</td>
</tr>
<tr>
<td>52.367</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>dis/n120_s87/I0</td>
</tr>
<tr>
<td>52.976</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">dis/n120_s87/F</td>
</tr>
<tr>
<td>53.940</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>dis/n120_s78/I3</td>
</tr>
<tr>
<td>54.534</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">dis/n120_s78/F</td>
</tr>
<tr>
<td>54.845</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>dis/n120_s75/I2</td>
</tr>
<tr>
<td>55.659</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">dis/n120_s75/F</td>
</tr>
<tr>
<td>55.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">dis/distance_m_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>dis/distance_m_0_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>dis/distance_m_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 25.347, 48.699%; route: 26.462, 50.841%; tC2Q: 0.240, 0.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-32.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.441</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>dis/n117_s361/I2</td>
</tr>
<tr>
<td>6.255</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s361/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>dis/n117_s335/I0</td>
</tr>
<tr>
<td>7.669</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s335/F</td>
</tr>
<tr>
<td>7.926</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>dis/n117_s280/I1</td>
</tr>
<tr>
<td>8.686</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>9.462</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>10.085</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s288/I1</td>
</tr>
<tr>
<td>10.900</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s288/F</td>
</tr>
<tr>
<td>11.867</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>12.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s265/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>13.706</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>14.528</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>15.511</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>16.120</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>17.448</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.263</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>18.867</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>dis/n117_s227/I0</td>
</tr>
<tr>
<td>19.681</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s227/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dis/n117_s176/I3</td>
</tr>
<tr>
<td>21.001</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s176/F</td>
</tr>
<tr>
<td>21.316</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>dis/n117_s208/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s208/F</td>
</tr>
<tr>
<td>23.577</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>dis/n117_s160/I0</td>
</tr>
<tr>
<td>24.342</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>24.942</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.756</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.480</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>27.796</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>28.610</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.222</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s90/I0</td>
</tr>
<tr>
<td>30.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s90/F</td>
</tr>
<tr>
<td>30.636</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>dis/n117_s102/I2</td>
</tr>
<tr>
<td>31.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.057</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>32.822</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>33.594</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>34.354</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>34.670</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>35.279</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>36.249</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>36.858</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>37.817</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>38.427</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>39.879</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>40.343</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>41.216</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.030</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>43.152</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>dis/n118_s28/I2</td>
</tr>
<tr>
<td>43.616</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>44.223</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>dis/n118_s66/I3</td>
</tr>
<tr>
<td>44.988</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">dis/n118_s66/F</td>
</tr>
<tr>
<td>46.076</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>dis/n119_s89/I2</td>
</tr>
<tr>
<td>46.841</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">dis/n119_s89/F</td>
</tr>
<tr>
<td>47.816</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>dis/n119_s40/I0</td>
</tr>
<tr>
<td>48.630</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">dis/n119_s40/F</td>
</tr>
<tr>
<td>48.997</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>dis/n119_s29/I1</td>
</tr>
<tr>
<td>49.758</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n119_s29/F</td>
</tr>
<tr>
<td>50.072</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>dis/n119_s24/I2</td>
</tr>
<tr>
<td>50.887</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C27[2][A]</td>
<td style=" background: #97FFFF;">dis/n119_s24/F</td>
</tr>
<tr>
<td>51.612</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>dis/n119_s23/I0</td>
</tr>
<tr>
<td>52.377</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">dis/n119_s23/F</td>
</tr>
<tr>
<td>53.445</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">dis/distance_m_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>dis/distance_m_1_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>dis/distance_m_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.906, 47.970%; route: 25.690, 51.549%; tC2Q: 0.240, 0.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.441</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>dis/n117_s361/I2</td>
</tr>
<tr>
<td>6.255</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s361/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>dis/n117_s335/I0</td>
</tr>
<tr>
<td>7.669</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s335/F</td>
</tr>
<tr>
<td>7.926</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>dis/n117_s280/I1</td>
</tr>
<tr>
<td>8.686</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>9.462</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>10.085</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s288/I1</td>
</tr>
<tr>
<td>10.900</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s288/F</td>
</tr>
<tr>
<td>11.867</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>12.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s265/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>13.706</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>14.528</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>15.511</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>16.120</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>17.448</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.263</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>18.867</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>dis/n117_s227/I0</td>
</tr>
<tr>
<td>19.681</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s227/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dis/n117_s176/I3</td>
</tr>
<tr>
<td>21.001</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s176/F</td>
</tr>
<tr>
<td>21.316</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>dis/n117_s208/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s208/F</td>
</tr>
<tr>
<td>23.577</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>dis/n117_s160/I0</td>
</tr>
<tr>
<td>24.342</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>24.942</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.756</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.480</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>27.796</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>28.610</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.222</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s90/I0</td>
</tr>
<tr>
<td>30.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s90/F</td>
</tr>
<tr>
<td>30.636</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>dis/n117_s102/I2</td>
</tr>
<tr>
<td>31.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.057</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>32.822</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>33.594</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>34.354</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>34.670</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>35.279</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>36.249</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>36.858</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>37.817</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>38.427</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>39.879</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>40.343</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>41.216</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.030</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>43.152</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>dis/n118_s28/I2</td>
</tr>
<tr>
<td>43.616</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C27[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>44.223</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>dis/n118_s66/I3</td>
</tr>
<tr>
<td>44.988</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">dis/n118_s66/F</td>
</tr>
<tr>
<td>46.073</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>dis/n118_s16/I0</td>
</tr>
<tr>
<td>46.859</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s16/F</td>
</tr>
<tr>
<td>47.175</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>dis/n118_s63/I2</td>
</tr>
<tr>
<td>47.990</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s63/F</td>
</tr>
<tr>
<td>48.474</td>
<td>0.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">dis/distance_m_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>dis/distance_m_2_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>dis/distance_m_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.588, 48.119%; route: 23.036, 51.347%; tC2Q: 0.240, 0.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.441</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>dis/n117_s361/I2</td>
</tr>
<tr>
<td>6.255</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s361/F</td>
</tr>
<tr>
<td>6.855</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>dis/n117_s335/I0</td>
</tr>
<tr>
<td>7.669</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s335/F</td>
</tr>
<tr>
<td>7.926</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>dis/n117_s280/I1</td>
</tr>
<tr>
<td>8.686</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>8.998</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>9.462</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>10.085</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s288/I1</td>
</tr>
<tr>
<td>10.900</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s288/F</td>
</tr>
<tr>
<td>11.867</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>dis/n117_s265/I0</td>
</tr>
<tr>
<td>12.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s265/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>dis/n117_s311/I0</td>
</tr>
<tr>
<td>13.706</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>14.528</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>15.511</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>16.120</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>17.448</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.263</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>18.867</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>dis/n117_s227/I0</td>
</tr>
<tr>
<td>19.681</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s227/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dis/n117_s176/I3</td>
</tr>
<tr>
<td>21.001</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s176/F</td>
</tr>
<tr>
<td>21.316</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>dis/n117_s208/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s208/F</td>
</tr>
<tr>
<td>23.577</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>dis/n117_s160/I0</td>
</tr>
<tr>
<td>24.342</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>24.942</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.756</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.719</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.480</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>27.796</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>28.610</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.222</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s90/I0</td>
</tr>
<tr>
<td>30.036</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s90/F</td>
</tr>
<tr>
<td>30.636</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>dis/n117_s102/I2</td>
</tr>
<tr>
<td>31.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.057</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>32.822</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>33.594</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>34.354</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>34.670</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>35.279</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>36.249</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>36.858</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>37.817</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>38.427</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>39.879</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>40.343</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>41.216</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.030</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>42.893</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">dis/distance_m_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>dis/distance_m_3_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>dis/distance_m_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.759, 47.753%; route: 20.285, 51.637%; tC2Q: 0.240, 0.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.856</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.937</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>17.671</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>18.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.883</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.982</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.747</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>21.366</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>22.126</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>22.442</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>cv/n64_s4/I3</td>
</tr>
<tr>
<td>23.051</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n64_s4/F</td>
</tr>
<tr>
<td>23.656</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/n66_s3/I2</td>
</tr>
<tr>
<td>24.470</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n66_s3/F</td>
</tr>
<tr>
<td>24.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/cnt2_20_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/cnt2_20_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.869, 54.843%; route: 4.493, 41.983%; tC2Q: 0.340, 3.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.856</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.937</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>17.671</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>18.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.883</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.982</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.747</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>21.366</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>22.126</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>22.442</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>cv/n64_s4/I3</td>
</tr>
<tr>
<td>23.051</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n64_s4/F</td>
</tr>
<tr>
<td>23.064</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/n65_s1/I1</td>
</tr>
<tr>
<td>23.828</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>23.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.819, 57.848%; route: 3.901, 38.776%; tC2Q: 0.340, 3.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.856</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.937</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>17.671</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>18.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.883</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.982</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.747</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>21.366</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>22.126</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>22.442</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>cv/n64_s4/I3</td>
</tr>
<tr>
<td>23.051</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n64_s4/F</td>
</tr>
<tr>
<td>23.064</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/n64_s1/I0</td>
</tr>
<tr>
<td>23.828</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>23.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.819, 57.848%; route: 3.901, 38.776%; tC2Q: 0.340, 3.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.856</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.937</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>17.671</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>18.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.883</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.982</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.747</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>21.366</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>22.126</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>22.442</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>cv/n68_s1/I1</td>
</tr>
<tr>
<td>23.051</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n68_s1/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>cv/cnt2_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.054, 54.451%; route: 3.888, 41.890%; tC2Q: 0.340, 3.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.856</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.937</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>17.671</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>18.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.883</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.982</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.747</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>21.366</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>22.126</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>22.442</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>cv/n67_s1/I1</td>
</tr>
<tr>
<td>23.051</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s1/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>cv/cnt2_19_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>cv/cnt2_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.054, 54.451%; route: 3.888, 41.890%; tC2Q: 0.340, 3.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.620</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>cv/n82_s3/I0</td>
</tr>
<tr>
<td>22.435</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n82_s3/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>cv/cnt2_4_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>cv/cnt2_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.107, 47.399%; route: 4.218, 48.681%; tC2Q: 0.340, 3.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.620</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/n84_s2/I0</td>
</tr>
<tr>
<td>22.435</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n84_s2/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.107, 47.399%; route: 4.218, 48.681%; tC2Q: 0.340, 3.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.530</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>cv/n75_s3/I0</td>
</tr>
<tr>
<td>22.345</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">cv/n75_s3/F</td>
</tr>
<tr>
<td>22.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>cv/cnt2_11_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>cv/cnt2_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.107, 47.896%; route: 4.129, 48.143%; tC2Q: 0.340, 3.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.394</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>cv/n78_s2/I0</td>
</tr>
<tr>
<td>22.208</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>22.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>cv/cnt2_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.107, 48.670%; route: 3.992, 47.306%; tC2Q: 0.340, 4.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.856</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R8C31[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.937</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>17.671</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>18.280</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.883</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.669</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.982</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.747</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>21.366</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>cv/n69_s2/I3</td>
</tr>
<tr>
<td>22.180</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n69_s2/F</td>
</tr>
<tr>
<td>22.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>cv/cnt2_17_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>cv/cnt2_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.499, 53.493%; route: 3.572, 42.469%; tC2Q: 0.340, 4.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R14C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>11.976</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>23.283</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.976, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.634</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/n83_s1/I2</td>
</tr>
<tr>
<td>22.098</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n83_s1/F</td>
</tr>
<tr>
<td>22.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.757, 45.109%; route: 4.232, 50.813%; tC2Q: 0.340, 4.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.634</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/n81_s1/I2</td>
</tr>
<tr>
<td>22.098</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">cv/n81_s1/F</td>
</tr>
<tr>
<td>22.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>cv/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.757, 45.109%; route: 4.232, 50.813%; tC2Q: 0.340, 4.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.278</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>cv/n115_s0/I2</td>
</tr>
<tr>
<td>22.092</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n115_s0/F</td>
</tr>
<tr>
<td>22.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" font-weight:bold;">cv/clk2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>cv/clk2_s0/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>cv/clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.107, 49.349%; route: 3.876, 46.571%; tC2Q: 0.340, 4.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.287</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/n72_s3/I0</td>
</tr>
<tr>
<td>22.052</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n72_s3/F</td>
</tr>
<tr>
<td>22.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.058, 48.989%; route: 3.886, 46.911%; tC2Q: 0.340, 4.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.287</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/n70_s4/I0</td>
</tr>
<tr>
<td>22.052</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s4/F</td>
</tr>
<tr>
<td>22.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/cnt2_16_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/cnt2_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.058, 48.989%; route: 3.886, 46.911%; tC2Q: 0.340, 4.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.278</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/n85_s3/I0</td>
</tr>
<tr>
<td>22.043</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n85_s3/F</td>
</tr>
<tr>
<td>22.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.058, 49.045%; route: 3.876, 46.850%; tC2Q: 0.340, 4.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.261</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>cv/n74_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n74_s1/F</td>
</tr>
<tr>
<td>22.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>cv/cnt2_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.058, 49.144%; route: 3.859, 46.742%; tC2Q: 0.340, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.261</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>cv/n71_s1/I2</td>
</tr>
<tr>
<td>22.026</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n71_s1/F</td>
</tr>
<tr>
<td>22.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>cv/cnt2_15_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>cv/cnt2_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.058, 49.144%; route: 3.859, 46.742%; tC2Q: 0.340, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.274</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cv/n79_s5/I0</td>
</tr>
<tr>
<td>21.884</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n79_s5/F</td>
</tr>
<tr>
<td>21.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cv/cnt2_7_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cv/cnt2_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.902, 48.088%; route: 3.873, 47.726%; tC2Q: 0.340, 4.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>15.096</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.882</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.020</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.784</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>18.856</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.823</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>20.637</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.261</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/n80_s1/I2</td>
</tr>
<tr>
<td>21.870</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n80_s1/F</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/cnt2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.902, 48.168%; route: 3.859, 47.640%; tC2Q: 0.340, 4.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>1.228</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>2.668</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2.668</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.228, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>servo/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>servo/n28_s2/I0</td>
</tr>
<tr>
<td>3.163</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">servo/n28_s2/F</td>
</tr>
<tr>
<td>3.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>servo/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>servo/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>eh/count_17_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">eh/count_17_s1/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>eh/n80_s1/I2</td>
</tr>
<tr>
<td>3.163</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">eh/n80_s1/F</td>
</tr>
<tr>
<td>3.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">eh/count_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>eh/count_17_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>eh/count_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_0_s1/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/n49_s3/I0</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n49_s3/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_16_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>eh/count_16_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">eh/count_16_s3/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>eh/n81_s5/I0</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">eh/n81_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">eh/count_16_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>eh/count_16_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>eh/count_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>eh/count_12_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_12_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>eh/n85_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">eh/n85_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>eh/count_12_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>eh/count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>eh/count_14_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_14_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>eh/n83_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">eh/n83_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>eh/count_14_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>eh/count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_15_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_15_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/n82_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">eh/n82_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_15_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_14_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s3/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/n72_s3/I2</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n72_s3/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/n84_s2/I1</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n84_s2/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>cv/n86_s4/I2</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n86_s4/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>cv/cnt2_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cv/cnt2_7_s3/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s3/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cv/n79_s5/I2</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n79_s5/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cv/cnt2_7_s3/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>cv/cnt2_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/n65_s1/I3</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_0_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/n97_s3/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">eh/n97_s3/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/count_7_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_7_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/n90_s5/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">eh/n90_s5/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/count_7_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/count_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>eh/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_10_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>eh/n87_s4/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">eh/n87_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>eh/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>eh/count_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>servo/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>servo/n25_s/I1</td>
</tr>
<tr>
<td>3.179</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">servo/n25_s/SUM</td>
</tr>
<tr>
<td>3.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>servo/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>servo/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>servo/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[0][A]</td>
<td>servo/n21_s/I1</td>
</tr>
<tr>
<td>3.179</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">servo/n21_s/SUM</td>
</tr>
<tr>
<td>3.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>servo/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>servo/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>servo/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>servo/n19_s/I1</td>
</tr>
<tr>
<td>3.179</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">servo/n19_s/SUM</td>
</tr>
<tr>
<td>3.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>servo/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>servo/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>servo/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_19_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>servo/n9_s/I1</td>
</tr>
<tr>
<td>3.179</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">servo/n9_s/SUM</td>
</tr>
<tr>
<td>3.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>servo/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>servo/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][A]</td>
<td>cv/n47_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n47_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>cv/n43_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n43_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_8_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>cv/n41_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n41_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/cnt1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>servo/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_13_s0/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>servo/n15_s/I1</td>
</tr>
<tr>
<td>3.180</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">servo/n15_s/SUM</td>
</tr>
<tr>
<td>3.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>servo/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>servo/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>servo/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_15_s0/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>servo/n13_s/I1</td>
</tr>
<tr>
<td>3.180</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">servo/n13_s/SUM</td>
</tr>
<tr>
<td>3.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>servo/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>servo/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_15_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_8_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_9_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_9_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_9_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/b_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/clk2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/clk2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/clk2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>94</td>
<td>clk_d</td>
<td>-34.977</td>
<td>1.280</td>
</tr>
<tr>
<td>38</td>
<td>n31_96</td>
<td>12.751</td>
<td>1.124</td>
</tr>
<tr>
<td>36</td>
<td>n19_3</td>
<td>-34.192</td>
<td>1.484</td>
</tr>
<tr>
<td>34</td>
<td>b_19</td>
<td>11.038</td>
<td>1.012</td>
</tr>
<tr>
<td>32</td>
<td>n117_190</td>
<td>-34.267</td>
<td>1.354</td>
</tr>
<tr>
<td>23</td>
<td>n117_30</td>
<td>-34.977</td>
<td>1.121</td>
</tr>
<tr>
<td>22</td>
<td>n117_95</td>
<td>-34.977</td>
<td>1.484</td>
</tr>
<tr>
<td>18</td>
<td>n117_191</td>
<td>-34.283</td>
<td>1.111</td>
</tr>
<tr>
<td>17</td>
<td>direction</td>
<td>15.886</td>
<td>1.693</td>
</tr>
<tr>
<td>16</td>
<td>n58_3</td>
<td>-9.572</td>
<td>2.072</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C14</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R9C31</td>
<td>73.61%</td>
</tr>
<tr>
<td>R9C30</td>
<td>70.83%</td>
</tr>
<tr>
<td>R11C15</td>
<td>70.83%</td>
</tr>
<tr>
<td>R9C32</td>
<td>70.83%</td>
</tr>
<tr>
<td>R8C13</td>
<td>69.44%</td>
</tr>
<tr>
<td>R8C31</td>
<td>63.89%</td>
</tr>
<tr>
<td>R7C31</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
