.ALIASES
D_D1            D1(1=N00101 2=N00108 ) CN @PROJECT 1.SCHEMATIC1(sch_1):INS26@DIODE.D1N4148.Normal(chips)
V_V1            V1(+=N00101 -=0 ) CN @PROJECT 1.SCHEMATIC1(sch_1):INS73@SOURCE.VSIN.Normal(chips)
C_C1            C1(1=0 2=N00108 ) CN @PROJECT 1.SCHEMATIC1(sch_1):INS130@ANALOG.C.Normal(chips)
R_R1            R1(1=0 2=N00108 ) CN @PROJECT 1.SCHEMATIC1(sch_1):INS278@ANALOG.R.Normal(chips)
D_D2            D2(1=N00512 2=N00108 ) CN @PROJECT 1.SCHEMATIC1(sch_1):INS369@DIODE.D1N4148.Normal(chips)
V_V2            V2(+=N00512 -=0 ) CN @PROJECT 1.SCHEMATIC1(sch_1):INS484@SOURCE.VSIN.Normal(chips)
.ENDALIASES
