<!-- HTML header for doxygen 1.8.17-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>IOTA2-HUB: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="iota2_100x100.png"/>
  <a href="https://github.com/iota2/iota2-hub"></a>
  </td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">IOTA2-HUB
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Making Imaginations, Real</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('modules.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d7/d7d/group__i2__FreeRTOS__config.html" target="_self">FreeRTOS Configurations.</a></td><td class="desc">Generic configurations for FreeRTOS integration </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="da/db9/group__i2__FreeRTOS__Co__Routines.html" target="_self">FreeRTOS co-routine definitions.</a></td><td class="desc">Generic configurations for FreeRTOS Co-Routines </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="dd/de6/group__i2__FreeRTOS__Timers.html" target="_self">FreeRTOS software timer definitions.</a></td><td class="desc">Generic configurations for FreeRTOS Timers </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="dd/d6f/group__i2__FreeRTOS__Tasks.html" target="_self">FreeRTOS additional APIs.</a></td><td class="desc">Set the following definitions to 1 to include the API function, or zero to exclude the API function </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/daa/group__i2__FreeRTOS__CortexM.html" target="_self">FreeRTOS Cortex-M specific definitions.</a></td><td class="desc">Definitions related to Cortex M core </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d2/d0b/group__i2__FreeRTOS__IRQn.html" target="_self">FreeRTOS interrupt Handler.</a></td><td class="desc">Mapping for FreeRTOS port interrupt handlers to their CMSIS standard names </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/dc4/group__I2__HUB__VERSION.html" target="_self">iota2 Firmware version.</a></td><td class="desc">This is the IOTA2-HUB SW version in format MAJOR.MINOR.HOTFIX Note that Hotfix is 16 bit and Minor and Major is 8 bit </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="dd/df7/group__HAL__ENABLED__MODULES.html" target="_self">HAL drivers enabling.</a></td><td class="desc">This is the list of modules to be used in the HAL driver </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d1/dfb/group__HAL__SYSTEM__CONFIG.html" target="_self">HAL system configuration section.</a></td><td class="desc">Different configurations definition for configuring system HAL support </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_9_" class="arrow" onclick="toggleFolder('9_')">&#9660;</span><a class="el" href="de/d8b/group__HAL__ETH__CONFIG.html" target="_self">Ethernet peripheral configuration.</a></td><td class="desc">Configurations for using Ethernet peripheral </td></tr>
<tr id="row_9_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_0_" class="arrow" onclick="toggleFolder('9_0_')">&#9658;</span><a class="el" href="d4/d89/group__HAL__ETH__CONFIG__PERIPH.html" target="_self">Section 1 : Ethernet peripheral configuration.</a></td><td class="desc">HAL Ethernet configurations related to peripheral settings </td></tr>
<tr id="row_9_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d7/d4f/group__HAL__ETH__CONFIG__PERIPH__MAC.html" target="_self">MAC address.</a></td><td class="desc">MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 </td></tr>
<tr id="row_9_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d2/d24/group__HAL__ETH__CONFIG__PERIPH__BUF.html" target="_self">Ethernet buffer configurations.</a></td><td class="desc">Definition of the Ethernet driver buffers size and count </td></tr>
<tr id="row_9_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_1_" class="arrow" onclick="toggleFolder('9_1_')">&#9658;</span><a class="el" href="da/d34/group__HAL__ETH__CONFIG__PHY.html" target="_self">Section 2: PHY configuration section.</a></td><td class="desc">HAL Ethernet configurations related to PHY </td></tr>
<tr id="row_9_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d6/dc3/group__HAL__ETH__CONFIG__PHY__SETUP.html" target="_self">Ethernet PHY set up.</a></td><td class="desc">Set up configuration for Ethernet PHY </td></tr>
<tr id="row_9_1_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d0/dfe/group__HAL__ETH__CONFIG__PHY__BUF.html" target="_self">PHY buffer configurations.</a></td><td class="desc">Defining read / write addresses for PHY </td></tr>
<tr id="row_9_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_2_" class="arrow" onclick="toggleFolder('9_2_')">&#9658;</span><a class="el" href="d9/d33/group__HAL__ETH__CONFIG__REG.html" target="_self">Section 3: Common PHY Registers.</a></td><td class="desc">Registes definitions for controlling Ethernet PHY </td></tr>
<tr id="row_9_2_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="db/d76/group__HAL__ETH__CONFIG__REG__BASIC.html" target="_self">Basic PHY registers.</a></td><td class="desc">Basic registers for PHY integrations (SR and CR) </td></tr>
<tr id="row_9_2_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d3/dfb/group__HAL__ETH__CONFIG__REG__CONFIG.html" target="_self">PHY configuration registers.</a></td><td class="desc">Registers for configuring PHY settings </td></tr>
<tr id="row_9_2_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="dc/d55/group__HAL__ETH__CONFIG__REG__CONTROL.html" target="_self">PHY control registers.</a></td><td class="desc">Registers for controlling PHY behavior </td></tr>
<tr id="row_9_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_3_" class="arrow" onclick="toggleFolder('9_3_')">&#9658;</span><a class="el" href="dd/d41/group__HAL__ETH__CONFIG__EXTN__REG.html" target="_self">Section 4: Extended PHY Registers.</a></td><td class="desc">Registes definitions for controlling Ethernet PHY </td></tr>
<tr id="row_9_3_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d9/dec/group__HAL__ETH__CONFIG__EXTN__REG__CONTROL.html" target="_self">PHY extended control registers.</a></td><td class="desc">Additional control registers for PHY </td></tr>
<tr id="row_9_3_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d3/d78/group__HAL__ETH__CONFIG__EXTN__REG__MASK.html" target="_self">PHY masking Registers.</a></td><td class="desc">Link, speed and duplex status masking registers </td></tr>
<tr id="row_9_3_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d6/d04/group__HAL__ETH__CONFIG__EXTN__REG__ISR.html" target="_self">PHY interrupt config Registers.</a></td><td class="desc">PHY registers for interrupt configurations </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/df8/group__I2__ASSERT.html" target="_self">Assert definition.</a></td><td class="desc">Call for assert function </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/d8c/group__I2__ERROR.html" target="_self">iota2 unified Error Codes.</a></td><td class="desc">Error codes to be used for uniform API maintenance </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="dd/dde/group__i2__fifo__t.html" target="_self">FIFO context.</a></td><td class="desc">Definitions for FIFO context </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d5/df3/group__i2__font5x7__custom__char.html" target="_self">Font indexing for user defined characters.</a></td><td class="desc">Indexing for custom characters in 5x7 Font list </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d3/dd9/group__i2__led__t.html" target="_self">LED used in system.</a></td><td class="desc">Defines the LED's to use </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="dd/d95/group__SSD1306__DISPLAY__SPEC.html" target="_self">SSD1306 display parameter specification.</a></td><td class="desc">Specifications for SSD1306 display used </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d2/d25/group__SSD1306__COLOR__SPEC.html" target="_self">Display color specifications.</a></td><td class="desc">Specifications for available colors to display </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/d6a/group__SSD1306__MULTI__LAYER__SPEC.html" target="_self">SSD1306 display multi-layer support.</a></td><td class="desc">Enable displaying interlacing multiple layers </td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d8/d4f/group__SSD1306__TEXT__SPEC.html" target="_self">SSD1306 text display specifications.</a></td><td class="desc">Specifications for displaying text over screen </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d2/de2/group__SSD1306__CMD__SPEC.html" target="_self">SSD1306 command set.</a></td><td class="desc">Specifications for command set to initialize and control SSD1306 </td></tr>
<tr id="row_20_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/dd6/group__SSD1306__CONFIG__SPEC.html" target="_self">SSD1306 configurations.</a></td><td class="desc">Specifications for options to configure SSD1306 in various modes </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="df/db6/group__SSD1306__SCROLL__SPEC.html" target="_self">SSD1306 scrolling options.</a></td><td class="desc">Specifications for controlling display scrolling </td></tr>
<tr id="row_22_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d0/d50/group__SSD1306__POINT__SPEC.html" target="_self">SSD1306 display point specification.</a></td><td class="desc">Specifications for defining a point </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/dc5/group__SSD1306__POLYGON__SPEC.html" target="_self">SSD1306 polygon specification.</a></td><td class="desc">Specifications for defining a polygon </td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d0/d1e/group__i2__font5x7.html" target="_self">iota2 standard ASCII 5x7 font.</a></td><td class="desc">Defined Character set is 8514oem </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d9/d43/group__I2__LED.html" target="_self">LED pin specification.</a></td><td class="desc">LED mapping to GPIOs </td></tr>
<tr id="row_26_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d5/d1e/group__SSD1306__HW__SPEC.html" target="_self">SSD1306 Hardware Pins Definition.</a></td><td class="desc">Pin configurations of SSD1306 LCD module </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/d79/group__SSD1306__SPI__SPEC.html" target="_self">SSD1306 SPI instance.</a></td><td class="desc">SPI interface and Chip Select definition </td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d4/dce/group__SSD1306__PIN__SPEC.html" target="_self">SSD1306 GPIO pins definition.</a></td><td class="desc">DC and RST Pins Definitions for SSD1306 Interface </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/d36/group__SSD1306__LAYER__BUFFER__SPEC.html" target="_self">SSD1306  display buffers.</a></td><td class="desc">This will act as LAYER1 and LAYER2 for display </td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d1/d7f/group__i2__hal__mode__t.html" target="_self">HAL core operational mode.</a></td><td class="desc">Configurations for different operations modes </td></tr>
<tr id="row_31_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d4/d90/group__i2__handler__t.html" target="_self">iota2 generic callback Handlers.</a></td><td class="desc">Context to configure callback instances </td></tr>
<tr id="row_32_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d7/de1/group__I2__TRANSFER__STATE.html" target="_self">HAL core driver transfer status.</a></td><td class="desc">State after core driver execution </td></tr>
<tr id="row_33_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="de/d69/group__I2__DISABLE__ENABLE.html" target="_self">iota2 Enabling options.</a></td><td class="desc">Definitions For Enabling / Disabling Functionalities </td></tr>
<tr id="row_34_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="dd/d6b/group__I2__LOW__HIGH.html" target="_self">iota2 pin control settings.</a></td><td class="desc">Definitions For Pin HIGH / LOW Functionalities </td></tr>
<tr id="row_35_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d0/dd7/group__i2__gpio__inst__t.html" target="_self">GPIO interface instance.</a></td><td class="desc">Instance defining all parameters for GPIO interfacing </td></tr>
<tr id="row_36_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="df/d78/group__rtc__alarm__t.html" target="_self">RTC Alarm instances.</a></td><td class="desc">Two alarm instance IDs </td></tr>
<tr id="row_37_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/d30/group__rtc__alarm__type__t.html" target="_self">RTC Alarm type.</a></td><td class="desc">An RTC alarm can either trigger off date of each month or weekday of each week. The alarm can't be set with year or month fields </td></tr>
<tr id="row_38_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/d36/group__i2__spi__mode__t.html" target="_self">SPI Operation Modes.</a></td><td class="desc">Defines the available operation modes for SPI peripheral </td></tr>
<tr id="row_39_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d5/dbb/group__i2__spi__data__width__t.html" target="_self">SPI data width.</a></td><td class="desc">Defines the width of one SPI data packet </td></tr>
<tr id="row_40_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d4/d6b/group__i2__spi__clock__speed__t.html" target="_self">SPI clock speed.</a></td><td class="desc">Defines the available operational clock speed for SPI peripheral </td></tr>
<tr id="row_41_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/d81/group__i2__spi__first__bit__t.html" target="_self">SPI First bit to send / receive.</a></td><td class="desc">Defines Which bit to send first MSBit or LSBit </td></tr>
<tr id="row_42_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d2/d95/group__i2__spi__inst__t.html" target="_self">SPI peripheral instance.</a></td><td class="desc">Defines instance details for SPI. including used Chip Select Pin definition </td></tr>
<tr id="row_43_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d2/d1f/group__i2__uart__inst__t.html" target="_self">UART peripheral instance.</a></td><td class="desc">Defines the operational instance for UART peripheral </td></tr>
<tr id="row_44_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/dfe/group__i2__error__t.html" target="_self">iota2 and HAL errors mapping context.</a></td><td class="desc">Maps a HAL error with corresponding iota2 error code </td></tr>
<tr id="row_45_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="da/d0c/group__HAL__ERROR__MAPPING.html" target="_self">iota2 and HAL errors mapping table.</a></td><td class="desc">Maps a HAL error with corresponding iota2 error code </td></tr>
<tr id="row_46_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d9/dd5/group__i2__gpio__ctx__t.html" target="_self">GPIO port context.</a></td><td class="desc">Information on each GPIO port </td></tr>
<tr id="row_47_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="df/dd1/group__GPIO__PORTS.html" target="_self">GPIO ports list.</a></td><td class="desc">GPIO Context <br  />
 </td></tr>
<tr id="row_48_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d7/dfd/group__GPIO__PINS.html" target="_self">GPIO pins list.</a></td><td class="desc">List of all available pins in each port </td></tr>
<tr id="row_49_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/de5/group__rtc__ctx.html" target="_self">RTC peripheral context.</a></td><td class="desc">This defines the attributes of RTC hardware context </td></tr>
<tr id="row_50_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d5/da8/group__I2__SPI__CONFIG.html" target="_self">SPI configurations.</a></td><td class="desc">Defines available configurations for SPI peripheral including GPIO and DMA </td></tr>
<tr id="row_51_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="db/df3/group__I2__ENABLE__SPI__CONTEXT.html" target="_self">SPI peripherals enabling.</a></td><td class="desc">Enables any number of SPI context among all available SPI peripherals </td></tr>
<tr id="row_52_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_52_" class="arrow" onclick="toggleFolder('52_')">&#9660;</span><a class="el" href="d8/d08/group__I2__SPI1__CONFIG.html" target="_self">SPI1 configurations.</a></td><td class="desc">Configuration settings for SPI1 </td></tr>
<tr id="row_52_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="dd/d90/group__I2__SPI1__GPIO.html" target="_self">SPI1 pin configurations.</a></td><td class="desc">Definition for SPI1 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_52_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d1/d31/group__I2__SPI1__DMA.html" target="_self">SPI1 DMA configurations.</a></td><td class="desc">Definition for SPI1 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_52_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="da/d6f/group__I2__SPI1__DMA__IRQn.html" target="_self">SPI1 interrupt configurations.</a></td><td class="desc">Definition for SPI1 DMA interrupt handlers </td></tr>
<tr id="row_53_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_53_" class="arrow" onclick="toggleFolder('53_')">&#9660;</span><a class="el" href="d1/d03/group__I2__SPI2__CONFIG.html" target="_self">SPI2 configurations.</a></td><td class="desc">Configuration settings for SPI2 </td></tr>
<tr id="row_53_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d3/d2c/group__I2__SPI2__GPIO.html" target="_self">SPI2 pin configurations.</a></td><td class="desc">Definition for SPI2 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_53_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="dc/dd8/group__I2__SPI2__DMA.html" target="_self">SPI2 DMA configurations.</a></td><td class="desc">Definition for SPI2 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_53_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d6/d46/group__I2__SPI2__DMA__IRQn.html" target="_self">SPI2 interrupt configurations.</a></td><td class="desc">Definition for SPI2 DMA interrupt handlers </td></tr>
<tr id="row_54_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_54_" class="arrow" onclick="toggleFolder('54_')">&#9660;</span><a class="el" href="d7/d7f/group__I2__SPI3__CONFIG.html" target="_self">SPI3 configurations.</a></td><td class="desc">Configuration settings for SPI3 </td></tr>
<tr id="row_54_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d3/d82/group__I2__SPI3__GPIO.html" target="_self">SPI3 pin configurations.</a></td><td class="desc">Definition for SPI3 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_54_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d4/db5/group__I2__SPI3__DMA.html" target="_self">SPI3 DMA configurations.</a></td><td class="desc">Definition for SPI3 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_54_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d9/d1e/group__I2__SPI3__DMA__IRQn.html" target="_self">SPI3 interrupt configurations.</a></td><td class="desc">Definition for SPI3 DMA interrupt handlers </td></tr>
<tr id="row_55_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="dc/d80/group__i2__spi__ctx__t.html" target="_self">SPI peripheral context.</a></td><td class="desc">This defines the attributes of SPI hardware controller. Note that a SPI hardware controller can be shared by many SPI device instances with different chip select GPIO. The details of the controller attributes are statically defined in the spi.c. We do not have any need to dynamically configure them yet nor do we want to do that as they might be shared </td></tr>
<tr id="row_56_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="da/d91/group__I2__UART__CONFIG.html" target="_self">UART configurations.</a></td><td class="desc">Defines available configurations for UART peripheral including GPIO and DMA </td></tr>
<tr id="row_57_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d8/dd5/group__I2__ENABLE__UART__CONTEXT.html" target="_self">UART peripheral enabling.</a></td><td class="desc">Enables any number of UART context among all available UART modules </td></tr>
<tr id="row_58_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_58_" class="arrow" onclick="toggleFolder('58_')">&#9660;</span><a class="el" href="d0/d3e/group__I2__UART1__CONFIG.html" target="_self">UART1 configurations.</a></td><td class="desc">Configuration settings for UART1 </td></tr>
<tr id="row_58_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d2/dc5/group__I2__UART1__GPIO.html" target="_self">UART1 pin configurations.</a></td><td class="desc">Definition for UART1 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_58_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d6/d66/group__I2__UART1__DMA.html" target="_self">UART1 DMA configurations.</a></td><td class="desc">Definition for UART1 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_58_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d2/daf/group__I2__UART1__DMA__IRQn.html" target="_self">UART1 interrupt configurations.</a></td><td class="desc">Definition for UART1 DMA interrupt handlers </td></tr>
<tr id="row_59_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_59_" class="arrow" onclick="toggleFolder('59_')">&#9660;</span><a class="el" href="d6/db0/group__I2__UART2__CONFIG.html" target="_self">UART2 configurations.</a></td><td class="desc">Configuration settings for UART2 </td></tr>
<tr id="row_59_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d2/d5c/group__I2__UART2__GPIO.html" target="_self">UART2 pin configurations.</a></td><td class="desc">Definition for UART2 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_59_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="df/d9e/group__I2__UART2__DMA.html" target="_self">UART2 DMA configurations.</a></td><td class="desc">Definition for UART2 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_59_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="dc/daa/group__I2__UART2__DMA__IRQn.html" target="_self">UART2 interrupt configurations.</a></td><td class="desc">Definition for UART2 DMA interrupt handlers </td></tr>
<tr id="row_60_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_60_" class="arrow" onclick="toggleFolder('60_')">&#9660;</span><a class="el" href="de/d1c/group__I2__UART3__CONFIG.html" target="_self">UART3 configurations.</a></td><td class="desc">Configuration settings for UART3 </td></tr>
<tr id="row_60_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="db/d81/group__I2__UART3__GPIO.html" target="_self">UART3 pin configurations.</a></td><td class="desc">Definition for UART3 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_60_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d3/db0/group__I2__UART3__DMA.html" target="_self">UART3 DMA configurations.</a></td><td class="desc">Definition for UART3 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_60_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d9/d1a/group__I2__UART3__DMA__IRQn.html" target="_self">UART3 interrupt configurations.</a></td><td class="desc">Definition for UART3 DMA interrupt handlers </td></tr>
<tr id="row_61_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_61_" class="arrow" onclick="toggleFolder('61_')">&#9660;</span><a class="el" href="d3/d40/group__I2__UART4__CONFIG.html" target="_self">UART4 configurations.</a></td><td class="desc">Configuration settings for UART4 </td></tr>
<tr id="row_61_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="dc/de1/group__I2__UART4__GPIO.html" target="_self">UART4 pin configurations.</a></td><td class="desc">Definition for UART4 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_61_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="df/dec/group__I2__UART4__DMA.html" target="_self">UART4 DMA configurations.</a></td><td class="desc">Definition for UART4 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_61_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d8/da2/group__I2__UART4__DMA__IRQn.html" target="_self">UART4 interrupt configurations.</a></td><td class="desc">Definition for UART4 DMA interrupt handlers </td></tr>
<tr id="row_62_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_62_" class="arrow" onclick="toggleFolder('62_')">&#9660;</span><a class="el" href="d1/d27/group__I2__UART5__CONFIG.html" target="_self">UART5 configurations.</a></td><td class="desc">Configuration settings for UART5 </td></tr>
<tr id="row_62_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d7/d36/group__I2__UART5__GPIO.html" target="_self">UART5 pin configurations.</a></td><td class="desc">Definition for UART5 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_62_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d7/d78/group__I2__UART5__DMA.html" target="_self">UART5 DMA configurations.</a></td><td class="desc">Definition for UART5 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_62_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d4/d2f/group__I2__UART5__DMA__IRQn.html" target="_self">UART5 interrupt configurations.</a></td><td class="desc">Definition for UART5 DMA interrupt handlers </td></tr>
<tr id="row_63_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_63_" class="arrow" onclick="toggleFolder('63_')">&#9660;</span><a class="el" href="d9/d94/group__I2__UART6__CONFIG.html" target="_self">UART6 configurations.</a></td><td class="desc">Configuration settings for UART6 </td></tr>
<tr id="row_63_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="db/dfa/group__I2__UART6__GPIO.html" target="_self">UART6 pin configurations.</a></td><td class="desc">Definition for UART6 Pins, to be defined as &lt; PORT, PIN &gt; </td></tr>
<tr id="row_63_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="de/d12/group__I2__UART6__DMA.html" target="_self">UART6 DMA configurations.</a></td><td class="desc">Definition for UART6 DMA, to be defined as &lt; CHANNEL, STREAM &gt; </td></tr>
<tr id="row_63_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d8/d4c/group__I2__UART6__DMA__IRQn.html" target="_self">UART6 interrupt configurations.</a></td><td class="desc">Definition for UART6 DMA interrupt handlers </td></tr>
<tr id="row_64_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="d6/d8f/group__i2__uart__ctx__t.html" target="_self">UART peripheral context.</a></td><td class="desc">This defines the attributes of UART hardware controller </td></tr>
<tr id="row_65_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_65_" class="arrow" onclick="toggleFolder('65_')">&#9660;</span><a class="el" href="de/d9f/group__STM32F4xx__StdPeriph__Examples.html" target="_self">STM32F4xx_StdPeriph_Examples</a></td><td class="desc"></td></tr>
<tr id="row_65_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="d4/ddd/group__GPIO__IOToggle.html" target="_self">GPIO_IOToggle</a></td><td class="desc"></td></tr>
<tr id="row_66_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_66_" class="arrow" onclick="toggleFolder('66_')">&#9660;</span><a class="el" href="dd/d3b/group__CMSIS.html" target="_self">CMSIS</a></td><td class="desc"></td></tr>
<tr id="row_66_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_66_0_" class="arrow" onclick="toggleFolder('66_0_')">&#9658;</span><a class="el" href="db/dfe/group__stm32f4xx__system.html" target="_self">Stm32f4xx_system</a></td><td class="desc"></td></tr>
<tr id="row_66_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="df/d93/group__STM32F4xx__System__Private__Includes.html" target="_self">STM32F4xx_System_Private_Includes</a></td><td class="desc"></td></tr>
<tr id="row_66_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d6/d70/group__STM32F4xx__System__Private__TypesDefinitions.html" target="_self">STM32F4xx_System_Private_TypesDefinitions</a></td><td class="desc"></td></tr>
<tr id="row_66_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d1/d24/group__STM32F4xx__System__Private__Defines.html" target="_self">STM32F4xx_System_Private_Defines</a></td><td class="desc"></td></tr>
<tr id="row_66_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="dd/d42/group__STM32F4xx__System__Private__Macros.html" target="_self">STM32F4xx_System_Private_Macros</a></td><td class="desc"></td></tr>
<tr id="row_66_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d7/dae/group__STM32F4xx__System__Private__Variables.html" target="_self">STM32F4xx_System_Private_Variables</a></td><td class="desc"></td></tr>
<tr id="row_66_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="dc/d7d/group__STM32F4xx__System__Private__FunctionPrototypes.html" target="_self">STM32F4xx_System_Private_FunctionPrototypes</a></td><td class="desc"></td></tr>
<tr id="row_66_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="d5/dec/group__STM32F4xx__System__Private__Functions.html" target="_self">STM32F4xx_System_Private_Functions</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.17-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Nov 6 2019 22:59:08 for IOTA2-HUB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
