<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral___access___layer.html">SPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9acdb4074b33ce4f5dffacbb4cc9f2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a7e9acdb4074b33ce4f5dffacbb4cc9f2">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a7e9acdb4074b33ce4f5dffacbb4cc9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:ae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8283f250ec0acdbf5b78877d8fc5d4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:a90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8283f250ec0acdbf5b78877d8fc5d4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5f8283f250ec0acdbf5b78877d8fc5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b4b47fc906636777ee746c3af485a5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a46b4b47fc906636777ee746c3af485a5">RESERVED_1</a> [24]</td></tr>
<tr class="separator:a46b4b47fc906636777ee746c3af485a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10ae0d821edec8a6cf1bf982a307b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ad10ae0d821edec8a6cf1bf982a307b91">RSER</a></td></tr>
<tr class="separator:ad10ae0d821edec8a6cf1bf982a307b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9876a790ec0edcf69e240c5163cfcbfa"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#ad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:ad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:a8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9876a790ec0edcf69e240c5163cfcbfa"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9876a790ec0edcf69e240c5163cfcbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7adaf881f37145caba5861609765d994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a7adaf881f37145caba5861609765d994">POPR</a></td></tr>
<tr class="separator:a7adaf881f37145caba5861609765d994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32896f14fd2897523a91974664932241"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a32896f14fd2897523a91974664932241">TXFR0</a></td></tr>
<tr class="separator:a32896f14fd2897523a91974664932241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27755ff1a835bbd95f58ecdba1f2795b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a27755ff1a835bbd95f58ecdba1f2795b">TXFR1</a></td></tr>
<tr class="separator:a27755ff1a835bbd95f58ecdba1f2795b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331a5555b34b49975fd14f52d0989790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a331a5555b34b49975fd14f52d0989790">TXFR2</a></td></tr>
<tr class="separator:a331a5555b34b49975fd14f52d0989790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7709e9633e66598f149c96d12e2640"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#abb7709e9633e66598f149c96d12e2640">TXFR3</a></td></tr>
<tr class="separator:abb7709e9633e66598f149c96d12e2640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706c2d15baae148e27937613d7a3e73d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a706c2d15baae148e27937613d7a3e73d">RESERVED_2</a> [48]</td></tr>
<tr class="separator:a706c2d15baae148e27937613d7a3e73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ac60db58d1ff9c9bae1ff1460dd6972ab">RXFR0</a></td></tr>
<tr class="separator:ac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#afdbe91d4e8ea80ec8bcc8c89551429e1">RXFR1</a></td></tr>
<tr class="separator:afdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4caeaac62400fb5d871f11574557a22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ac4caeaac62400fb5d871f11574557a22">RXFR2</a></td></tr>
<tr class="separator:ac4caeaac62400fb5d871f11574557a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa997d3f01aca2c5e21a526b29e466f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#aa997d3f01aca2c5e21a526b29e466f27">RXFR3</a></td></tr>
<tr class="separator:aa997d3f01aca2c5e21a526b29e466f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d5489d004ca52877ec030a3fad9340"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:a90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d5489d004ca52877ec030a3fad9340"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a72d5489d004ca52877ec030a3fad9340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44860a10b3991372f34b8ba0ec09d92"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#ad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:ad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:a8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44860a10b3991372f34b8ba0ec09d92"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa44860a10b3991372f34b8ba0ec09d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638e86e429ffac7ce40fba96dc813263"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:a90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638e86e429ffac7ce40fba96dc813263"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a638e86e429ffac7ce40fba96dc813263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac272c71e0057bed78f3acb0db8b609ec"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#ad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:ad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:a8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac272c71e0057bed78f3acb0db8b609ec"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac272c71e0057bed78f3acb0db8b609ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698666a8ed93ad5b39d4f185e21ccb7f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:a90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:a8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698666a8ed93ad5b39d4f185e21ccb7f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a698666a8ed93ad5b39d4f185e21ccb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76304558a8b60dc6a68975f8301e5a5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#ad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:ad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___type.html#a8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:a8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76304558a8b60dc6a68975f8301e5a5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae76304558a8b60dc6a68975f8301e5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI - Register Layout Typedef </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12221">12221</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5f8283f250ec0acdbf5b78877d8fc5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8283f250ec0acdbf5b78877d8fc5d4">&#9670;&nbsp;</a></span>@144</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9876a790ec0edcf69e240c5163cfcbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9876a790ec0edcf69e240c5163cfcbfa">&#9670;&nbsp;</a></span>@146</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72d5489d004ca52877ec030a3fad9340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d5489d004ca52877ec030a3fad9340">&#9670;&nbsp;</a></span>@180</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa44860a10b3991372f34b8ba0ec09d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44860a10b3991372f34b8ba0ec09d92">&#9670;&nbsp;</a></span>@182</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a638e86e429ffac7ce40fba96dc813263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638e86e429ffac7ce40fba96dc813263">&#9670;&nbsp;</a></span>@216</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac272c71e0057bed78f3acb0db8b609ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac272c71e0057bed78f3acb0db8b609ec">&#9670;&nbsp;</a></span>@218</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698666a8ed93ad5b39d4f185e21ccb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698666a8ed93ad5b39d4f185e21ccb7f">&#9670;&nbsp;</a></span>@252</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae76304558a8b60dc6a68975f8301e5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76304558a8b60dc6a68975f8301e5a5">&#9670;&nbsp;</a></span>@254</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90305b1c98db19c193acfe3f454523bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90305b1c98db19c193acfe3f454523bd">&#9670;&nbsp;</a></span>CTAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4</p>
<p>Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12226">12226</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a8203e168b85b6c31c5b2bbda76d37e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8203e168b85b6c31c5b2bbda76d37e75">&#9670;&nbsp;</a></span>CTAR_SLAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4</p>
<p>DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12227">12227</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module Configuration Register, offset: 0x0</p>
<p>DSPI Module Configuration Register, offset: 0x0 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12222">12222</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a7adaf881f37145caba5861609765d994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7adaf881f37145caba5861609765d994">&#9670;&nbsp;</a></span>POPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t POPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POP RX FIFO Register, offset: 0x38</p>
<p>DSPI POP RX FIFO Register, offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12236">12236</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ad84d20ccbf12eca9317af4e4511033a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84d20ccbf12eca9317af4e4511033a8">&#9670;&nbsp;</a></span>PUSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUSH TX FIFO Register In Master Mode, offset: 0x34</p>
<p>DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12233">12233</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a8588010724781cfb5aa384b100ca9d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8588010724781cfb5aa384b100ca9d7e">&#9670;&nbsp;</a></span>PUSHR_SLAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUSH TX FIFO Register In Slave Mode, offset: 0x34</p>
<p>DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12234">12234</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a7e9acdb4074b33ce4f5dffacbb4cc9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9acdb4074b33ce4f5dffacbb4cc9f2">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12223">12223</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a46b4b47fc906636777ee746c3af485a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b4b47fc906636777ee746c3af485a5">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12229">12229</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a706c2d15baae148e27937613d7a3e73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706c2d15baae148e27937613d7a3e73d">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12241">12241</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ad10ae0d821edec8a6cf1bf982a307b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10ae0d821edec8a6cf1bf982a307b91">&#9670;&nbsp;</a></span>RSER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA/Interrupt Request Select and Enable Register, offset: 0x30</p>
<p>DSPI DMA/Interrupt Request Select and Enable Register, offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12231">12231</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ac60db58d1ff9c9bae1ff1460dd6972ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60db58d1ff9c9bae1ff1460dd6972ab">&#9670;&nbsp;</a></span>RXFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x7C</p>
<p>Receive FIFO Registers, offset: 0x7C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12242">12242</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="afdbe91d4e8ea80ec8bcc8c89551429e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbe91d4e8ea80ec8bcc8c89551429e1">&#9670;&nbsp;</a></span>RXFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x80</p>
<p>Receive FIFO Registers, offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12243">12243</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ac4caeaac62400fb5d871f11574557a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4caeaac62400fb5d871f11574557a22">&#9670;&nbsp;</a></span>RXFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x84</p>
<p>Receive FIFO Registers, offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12244">12244</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="aa997d3f01aca2c5e21a526b29e466f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa997d3f01aca2c5e21a526b29e466f27">&#9670;&nbsp;</a></span>RXFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x88</p>
<p>Receive FIFO Registers, offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12245">12245</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Status Register, offset: 0x2C</p>
<p>Status Register, offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12230">12230</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ae9dd9282fab299d0cd6e119564688e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9dd9282fab299d0cd6e119564688e53">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer Count Register, offset: 0x8</p>
<p>DSPI Transfer Count Register, offset: 0x8 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12224">12224</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a32896f14fd2897523a91974664932241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32896f14fd2897523a91974664932241">&#9670;&nbsp;</a></span>TXFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x3C</p>
<p>Transmit FIFO Registers, offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12237">12237</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a27755ff1a835bbd95f58ecdba1f2795b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27755ff1a835bbd95f58ecdba1f2795b">&#9670;&nbsp;</a></span>TXFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x40</p>
<p>Transmit FIFO Registers, offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12238">12238</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="a331a5555b34b49975fd14f52d0989790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331a5555b34b49975fd14f52d0989790">&#9670;&nbsp;</a></span>TXFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x44</p>
<p>Transmit FIFO Registers, offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12239">12239</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="abb7709e9633e66598f149c96d12e2640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7709e9633e66598f149c96d12e2640">&#9670;&nbsp;</a></span>TXFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x48</p>
<p>Transmit FIFO Registers, offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12240">12240</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/k60/include/<a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a></li>
<li>cpu/k60/include/<a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a></li>
<li>cpu/k64f/include/<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a></li>
<li>cpu/kw2x/include/<a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
