<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2409325-B1" country="EP" doc-number="2409325" kind="B1" date="20140101" family-id="41138794" file-reference-id="315047" date-produced="20180823" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146552522" ucid="EP-2409325-B1"><document-id><country>EP</country><doc-number>2409325</doc-number><kind>B1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-10709010-A" is-representative="NO"><document-id mxw-id="PAPP154826445" load-source="docdb" format="epo"><country>EP</country><doc-number>10709010</doc-number><kind>A</kind><date>20100317</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140446875" ucid="EP-2010053460-W" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>2010053460</doc-number><kind>W</kind><date>20100317</date></document-id></priority-claim><priority-claim mxw-id="PPC140450943" ucid="FR-0951709-A" load-source="docdb"><document-id format="epo"><country>FR</country><doc-number>0951709</doc-number><kind>A</kind><date>20090318</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20131114</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988100268" load-source="docdb">H01L  21/316       20060101ALI20130611BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988106645" load-source="docdb">H01L  21/762       20060101ALI20130611BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988116877" load-source="docdb">H01L  21/02        20060101AFI20130611BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988119567" load-source="docdb">H01L  21/306       20060101ALI20130611BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1988100400" load-source="docdb" scheme="CPC">H01L  21/31662     20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988100704" load-source="docdb" scheme="CPC">H01L  21/30604     20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988103197" load-source="docdb" scheme="CPC">H01L  21/76254     20130101 FI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988105178" load-source="docdb" scheme="CPC">H01L  21/02238     20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988112842" load-source="docdb" scheme="CPC">H01L  21/02312     20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988113779" load-source="docdb" scheme="CPC">H01L  21/02255     20130101 LI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132190050" lang="DE" load-source="patent-office">ABSCHLUSSVERFAHREN FÜR EIN SOI-ARTIGES SUBSTRAT</invention-title><invention-title mxw-id="PT132190051" lang="EN" load-source="patent-office">FINISHING METHOD FOR A SUBSTRATE OF "SILICON-ON-INSULATOR" SOI TYPE</invention-title><invention-title mxw-id="PT132190052" lang="FR" load-source="patent-office">PROCÉDÉ DE FINITION POUR SUBSTRAT DE TYPE « SILICIUM-SUR-ISOLANT » (SOI)</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1021243129" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SOITEC SILICON ON INSULATOR</last-name><address><country>FR</country></address></addressbook></applicant><applicant mxw-id="PPAR918155006" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SOITEC</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918147505" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SCHWARZENBACH WALTER</last-name><address><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918155776" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SCHWARZENBACH, WALTER</last-name></addressbook></inventor><inventor mxw-id="PPAR918995171" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SCHWARZENBACH, WALTER</last-name><address><street>19 Chemin du Mollard</street><city>F-38330 Saint Nazaire Les Eymes</city><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918162945" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>KERDILES SEBASTIEN</last-name><address><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918155986" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>KERDILES, SEBASTIEN</last-name></addressbook></inventor><inventor mxw-id="PPAR918995175" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Kerdiles, Sébastien</last-name><address><street>304 Allée des Jardins de Buttit</street><city>F-38330 Saint-Ismier</city><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918162519" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>REYNAUD PATRICK</last-name><address><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918133003" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>REYNAUD, PATRICK</last-name></addressbook></inventor><inventor mxw-id="PPAR918995173" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>REYNAUD, PATRICK</last-name><address><street>Chemain de la Birot</street><city>F-38420 Murianette</city><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918165547" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>ECARNOT LUDOVIC</last-name><address><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918161901" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>ECARNOT, LUDOVIC</last-name></addressbook></inventor><inventor mxw-id="PPAR918995172" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>ECARNOT, LUDOVIC</last-name><address><street>14 rue Jean-Pierre Guingat</street><city>F-38450 VIF</city><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918135942" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>NEYRET ERIC</last-name><address><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918144090" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>NEYRET, ERIC</last-name></addressbook></inventor><inventor mxw-id="PPAR918995174" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>NEYRET, ERIC</last-name><address><street>11 La Cigalière</street><city>F-38330 Gaujac</city><country>FR</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR918995176" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Soitec</last-name><iid>101305574</iid><address><street>Parc Technologique des Fontaines Chemin Des Franques</street><city>38190 Bernin</city><country>FR</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR918995177" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Regimbeau</last-name><iid>101343485</iid><address><street>Espace Performance Bâtiment K</street><city>35769 St-Grégoire Cedex</city><country>FR</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="EP-2010053460-W"><document-id><country>EP</country><doc-number>2010053460</doc-number><kind>W</kind><date>20100317</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2010106101-A1"><document-id><country>WO</country><doc-number>2010106101</doc-number><kind>A1</kind><date>20100923</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548823083" load-source="docdb">AT</country><country mxw-id="DS548951082" load-source="docdb">BE</country><country mxw-id="DS548960894" load-source="docdb">BG</country><country mxw-id="DS548876742" load-source="docdb">CH</country><country mxw-id="DS548951083" load-source="docdb">CY</country><country mxw-id="DS548956331" load-source="docdb">CZ</country><country mxw-id="DS548848291" load-source="docdb">DE</country><country mxw-id="DS548951084" load-source="docdb">DK</country><country mxw-id="DS548951085" load-source="docdb">EE</country><country mxw-id="DS548962052" load-source="docdb">ES</country><country mxw-id="DS548960895" load-source="docdb">FI</country><country mxw-id="DS548960896" load-source="docdb">FR</country><country mxw-id="DS548848292" load-source="docdb">GB</country><country mxw-id="DS548951086" load-source="docdb">GR</country><country mxw-id="DS548848293" load-source="docdb">HR</country><country mxw-id="DS548956332" load-source="docdb">HU</country><country mxw-id="DS548876743" load-source="docdb">IE</country><country mxw-id="DS548951087" load-source="docdb">IS</country><country mxw-id="DS548960897" load-source="docdb">IT</country><country mxw-id="DS548951088" load-source="docdb">LI</country><country mxw-id="DS548848294" load-source="docdb">LT</country><country mxw-id="DS548823084" load-source="docdb">LU</country><country mxw-id="DS548960898" load-source="docdb">LV</country><country mxw-id="DS548960899" load-source="docdb">MC</country><country mxw-id="DS548823085" load-source="docdb">MK</country><country mxw-id="DS548823086" load-source="docdb">MT</country><country mxw-id="DS548951089" load-source="docdb">NL</country><country mxw-id="DS548848295" load-source="docdb">NO</country><country mxw-id="DS548951090" load-source="docdb">PL</country><country mxw-id="DS548960900" load-source="docdb">PT</country><country mxw-id="DS548956333" load-source="docdb">RO</country><country mxw-id="DS548951091" load-source="docdb">SE</country><country mxw-id="DS548876744" load-source="docdb">SI</country><country mxw-id="DS548848296" load-source="docdb">SK</country><country mxw-id="DS548848297" load-source="docdb">SM</country><country mxw-id="DS548823087" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><description mxw-id="PDES63956857" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">The invention lies in the area of the fabrication of silicon-on-insulator substrates known to the man skilled in the art under the abbreviation SOI.</p><p id="p0002" num="0002">A SOI substrate comprises an oxide layer buried between a support substrate in silicon and a thin layer of silicon called the « active layer » since it is on or in this layer that components are to be fabricated notably for electronics, optics and/or opto-electronics.</p><p id="p0003" num="0003">A SOI substrate is generally obtained by a layer transfer process using the following main steps:
<ul><li>forming an oxide layer on a donor substrate and/or receiver substrate, these two substrates being in silicon;</li><li>forming an area of embrittlement in the donor substrate, the area of embrittlement delimiting said above-mentioned active layer to be transferred;</li><li>bonding together the donor and receiver substrates, so that the oxide layer lies at their bonding interface;</li><li>splitting the donor substrate along the area of embrittlement and transferring the active silicon layer onto the receiver substrate.</li></ul></p><p id="p0004" num="0004">One example of said transfer process is the SMARTCUT® process of which a description can be found in: "<nplcit id="ncit0001" npl-type="b"><text>Silicon-On-Insulator Technology: Materials to VLSI, 2nd Edition", by Jean-Pierre Colinge, "Kluwer Academic Publishers", pages 50-51</text></nplcit>. In this case, the forming of the area of embrittlement is made by implanting atom and/or ion species.</p><p id="p0005" num="0005">This weakened region may also consist of a porous region.</p><p id="p0006" num="0006">It is also possible to use a method consisting of bonding a donor substrate onto the receiver substrate, either one of these substrates being coated with an oxide layer, then of reducing the thickness of the donor substrate via its back face so as only to maintain on the receiver substrate a thin semiconductor layer corresponding to said above-mentioned active layer..</p><p id="p0007" num="0007">Irrespective of the method in which the SOI substrate is obtained, the structure that is obtained after these transfer and bonding steps is subjected to<!-- EPO <DP n="2"> --> finishing treatments which may for example comprise: polishing, planarization, cleaning, smoothing and thinning steps.</p><p id="p0008" num="0008">The purpose of these different finishing steps is notably to improve the roughness of the active silicon layer, to bring it to its desired final thickness and to stabilize the bonding interface.</p><p id="p0009" num="0009">Amongst these finishing steps for a substrate of SOI type, frequent use is made of a smoothing step conducted by rapid thermal annealing - «RTA».</p><p id="p0010" num="0010">RTA is conducted at high temperature for a short time, in a neutral or reducing atmosphere, for example hydrogen and/or argon. As an example, for a SOI substrate it may be conducted at a temperature in the order of 1200° C, for a time of less than three minutes.</p><p id="p0011" num="0011">This annealing of RTA type carried out to improve the high frequency roughness of the active silicon layer, is also known to have an encapsulating effect of the edge of the substrate, thereby protecting the buried oxide. In this respect, reference may be made to applicant's patent <patcit id="pcit0001" dnum="FR2852143"><text>FR 2 852 143</text></patcit>.</p><p id="p0012" num="0012">RTA is often coupled with one or more sacrificial oxidation steps.</p><p id="p0013" num="0013">A sacrificial oxidation step consists of an oxidation step followed by a de-oxidation step of the previously formed oxide.</p><p id="p0014" num="0014">The oxidation step is generally performed using thermal treatment, by wet or dry process. The result is the formation of an oxide layer on the free surface of the active silicon layer of the SOI substrate..</p><p id="p0015" num="0015">The de-oxidation step is generally performed by immersing the oxidized SOI substrate into an acid bath, to remove the previously formed surface oxide and thereby to bring the active silicon layer to the desired final thickness, by reducing its thickness.</p><p id="p0016" num="0016">From document <patcit id="pcit0002" dnum="FR2797714A"><text>FR 2 797 714</text></patcit> a method for improving the quality of a layer of a multilayer wafer is known. This is achieved by virtue of a process for the treatment of a working layer at least partially composed of an oxidizable material on at least one of their faces, this process comprises:
<ul><li>a first sacrificial oxidation stage for removing material constituting the working layer over a certain surface thickness of each substrate,</li><li>a stage of polishing the face which has been subjected to the first sacrificial oxidation stage, and</li><li>a second sacrificial oxidation stage for again removing material constituting the working layer on the polished face.</li></ul></p><p id="p0017" num="0017">From document <patcit id="pcit0003" dnum="WO2006070220A"><text>WO 2006/070220</text></patcit> a treatment method is known for a substrate e.g. of SOI type whose finishing steps comprise at least one cycle of a rapid thermal annealing RTA/sacrificial oxidation sequence.</p><p id="p0018" num="0018">However, the chief objective of the method used in this document is to reduce the density of the holes opening into the surface of the active layer of said substrate, since these holes amount to major defects. The solution put forward in this document consists solely of increasing the thickness of the transferred layer before subjecting it to finishing steps. This document does not approach the problem of particle contamination of the substrate surface.<!-- EPO <DP n="3"> --><!-- EPO <DP n="4"> --></p><p id="p0019" num="0019">Yet, it would also be desirable to limit defectiveness related to particle contamination which deteriorates the quality of the final SOI substrate obtained.</p><p id="p0020" num="0020">This particle contamination is related to a phenomenon known to those skilled in the art as "flaking".</p><p id="p0021" num="0021">This defect typically results from delamination of the edge of the surface of the SOI substrate during cleaning and/or chemical etching processes. It generates flakes with a size in the order of a few tenths of a micrometer which, once re-deposited on the surface of the SOI substrate, can practically no longer be eliminated.</p><p id="p0022" num="0022">This flake contamination is even more sensitive when RTA is conducted in a cold wall oven, and in some cases it may reach a redhibitory level with respect to low-defect requirements for a substrate of SOI type intended to be subsequently used for the fabrication of components, notably in the electronics sector. With a cold wall oven, contaminant flakes of less than 0,1 µm are observed.</p><p id="p0023" num="0023">As a result, the objective of the invention is to provide a finishing method for a substrate of silicon-on-insulator type SOI which notably comprises the implementing of two successive cycles: rapid thermal annealing RTA/sacrificial oxidation and which allows the above-cited advantageous properties of these steps to be maintained in terms of smoothing and thinning, whilst considerably reducing the flake contamination of said substrate.</p><p id="p0024" num="0024">For this purpose, the invention concerns a finishing method for a substrate of silicon-on-insulator type SOI comprising an oxide layer buried between an active silicon layer and a support layer in silicon, this method comprising the application of the finishing steps as defined in claim 1.<!-- EPO <DP n="5"> --></p><p id="p0025" num="0025">According to other characteristics:
<ul><li>the sacrificial oxidation step d) of said active silicon layer is the last sacrificial oxidation step among the finishing steps to which the SOI substrate is subjected;</li><li>said first removed oxide thickness is more than 150 nm and said second removed oxide thickness is less than 150 nm;</li><li>said first removed oxide thickness is more than 200 nm;</li><li>said first removed oxide thickness is more than 300 nm;</li><li>said second removed oxide thickness is less than 130 nm;</li><li>said second removed oxide thickness is close to 120 nm;</li><li>said sacrificial oxidation steps comprise thermal oxidation conducted at a temperature of between 700°C and 1100°C ;</li><li>said sacrificial oxidation steps comprise de-oxidation with acid.</li></ul></p><p id="p0026" num="0026">Other characteristics and advantages of the invention will become apparent from the following description given with reference to the appended drawings which give a non-limiting illustration of one possible embodiment thereof.</p><p id="p0027" num="0027">In these drawings:
<ul><li><figref idrefs="f0001">figures 1A to 1G</figref> are schematic views illustrating the different steps of the method conforming to the invention;</li><li><figref idrefs="f0002">figures 2</figref> and <figref idrefs="f0004">4</figref> show the results of flake defect measurement, obtained using surface defect inspection equipment marketed under the name «Surfscan SP2» by KLA Tencor, (detection threshold 0.09 µm), these results being those accumulated over 25 superimposed wafers of SOI substrates having undergone finishing steps of RTA/sacrificial oxidation/RTA/sacrificial oxidation, in accordance with parameters respectively corresponding to a comparative example and to the invention;</li><li><figref idrefs="f0003">figures 3A to 3C</figref> are representations of photos of observations, under scanning electron microscope, of a cross-section of the edge of a SOI substrate treated according to the method allowing the result in <figref idrefs="f0002">figure 2</figref> to be obtained, taken at the different stages of this method;</li><li><figref idrefs="f0005">figures 5A to 5C</figref> are representations of photos of observations, under scanning electron microscope, of the edge of a SOI substrate treated according to the method allowing the result in <figref idrefs="f0004">figure 4</figref> to be obtained, at the different stages of this method;<!-- EPO <DP n="6"> --></li><li><figref idrefs="f0006">figure 6</figref> is a graph indicating the results of measurements of flake defects, obtained using surface inspection equipment set at a defect detection threshold of 0.094 µm, for SOI substrates obtained with different raw materials and previously subjected to the finishing steps: RTA/sacrificial oxidation/RTA/sacrificial oxidation, according to parameters respectively corresponding to a comparative example and to the invention;</li><li><figref idrefs="f0006">figures 7 and 8</figref> show the results of flake defect measurement conducted using surface defect inspection equipment marketed under the name « Surfscan SP2 » by KLA Tencor, (detection threshold 0.087 µm), on thin SOI substrates previously subjected to the finishing steps: RTA/sacrificial oxidation/RTA/sacrificial oxidation according to parameters corresponding respectively to two comparative examples; and</li><li><figref idrefs="f0006">figure 9</figref> shows a similar result to the one in <figref idrefs="f0006">figures 7 and 8</figref>, but for a thin SOI substrate which has undergone the finishing steps : RTA/sacrificial oxidation/RTA/sacrificial oxidation according to parameters corresponding to the invention.</li></ul></p><p id="p0028" num="0028">The finishing method according to the invention, for a substrate of SOI type, will now be described.</p><p id="p0029" num="0029">It typically, but not necessarily, applies to a substrate of SOI type known as a <i>« post splitting»</i> substrate i.e. as after annealing to split the substrate. This <i>« post splitting»</i> substrate is notably characterized by particularly high roughness of its front face.</p><p id="p0030" num="0030">In <figref idrefs="f0001">figure 1A</figref>, a SOI substrate 1 can be seen, comprising a silicon oxide layer SiO<sub>2</sub> denoted 3, buried between a support substrate 2 in silicon and a thin surface layer 4 in silicon, hereinafter called « active layer». The free surface of the active layer called the « front face » carries reference number 40.</p><p id="p0031" num="0031">This substrate 1 is placed in an oven F inside which it is subjected to rapid thermal annealing RTA, (see <figref idrefs="f0001">figure 1B</figref>).</p><p id="p0032" num="0032">This RTA is typically conducted at 1200° C, more generally within a global temperature range of 900° C to 1300° C, for 30 seconds (more generally for an overall time of less than 3 minutes) and in a non-oxidizing atmosphere, typically an argon or hydrogen atmosphere.</p><p id="p0033" num="0033">Its effect is to smooth the front face 40, i.e. to reduce its roughness.</p><p id="p0034" num="0034">As shown <figref idrefs="f0001">figure 1C</figref>, the SOI substrate 1 is then subjected to an oxidation step, during which a layer of silicon oxide 5 is formed on the surface and in the upper part of the active layer 4.<!-- EPO <DP n="7"> --></p><p id="p0035" num="0035">This oxide layer 5 consists of oxygen brought by this step and by consumption of the silicon in that part of the active layer 4 close to the surface. There is a physical ratio of 0.444 between the thickness of the created SiO2 layer 5 and the thickness of the silicon consumed in layer 4.</p><p id="p0036" num="0036">This oxidation step is preferably conducted by thermal oxidation, at a temperature of between 700° C and 1100° C, preferably at a temperature of 950° C.</p><p id="p0037" num="0037">This oxidation step can be conducted by wet or dry process.</p><p id="p0038" num="0038">By dry process, the oxidation step is conducted for example by heating the SOI substrate in a gaseous oxygen atmosphere. By wet process, it is conducted for example by heating the SOI substrate in a water vapour atmosphere.</p><p id="p0039" num="0039">Irrespective of the process chosen (wet or dry) the oxidation atmosphere can also contain hydrochloric acid.</p><p id="p0040" num="0040">As shown <figref idrefs="f0001">figure 1D</figref>, the previously formed oxide layer 5 is then deoxidized.</p><p id="p0041" num="0041">This de-oxidation is performed for example by immersing the SOI substrate 1 in an acid bath, such as diluted hydrofluoric acid HF, for example hydrofluoric acid HF diluted to between 10 and 20 % by volume in water, even diluted to 7 % by volume in water.</p><p id="p0042" num="0042">This gives a SOI substrate 1' whose active layer referenced 4' has a thickness that is less than the thickness of the original substrate SOI. The front face of the substrate thus obtained carries reference 40'. The surface of the active layer 4' is also characterized by substantially reduced high frequency roughness compared with the « post splitting » surface of layer 4, due to the effect of the RTA step.</p><p id="p0043" num="0043">The SOI substrate 1' is then again subjected to rapid thermal annealing RTA following identical or similar conditions to those described with reference to <figref idrefs="f0001">figure 1B</figref>. This step is illustrated in <figref idrefs="f0001">figure 1E</figref>.</p><p id="p0044" num="0044">The effect of this treatment is again to smooth the front face 40'.</p><p id="p0045" num="0045">The substrate 1' is then subjected to a sacrificial oxidation step as described previously. This effect of this step, illustrated <figref idrefs="f0001">figure 1F</figref>, is to lead to the formation of a silicon oxide layer 6. As previously, the silicon oxide layer 6 is formed by consuming part of the active layer 4' and through the supply of oxygen, and the thickness ratio between the created oxide and the consumed silicon is 0.444.</p><p id="p0046" num="0046">Finally, a de-oxidation step is carried out according to any of the above-described methods, to obtain a SOI substrate 1" whose active layer<!-- EPO <DP n="8"> --> referenced 4" is thinned compared with that of the SOI substrate 1'. The front face of this substrate is referenced 40".</p><p id="p0047" num="0047">Tests conducted by the applicant led to finding that the thicknesses of the formed then removed oxide layers during the successive steps of sacrificial oxidation could have an effect on the quality of the final substrate obtained, notably with respect to flake defects.</p><p id="p0048" num="0048"><figref idrefs="f0002">Figure 2</figref> shows the results of flake defects on a SOI substrate which has undergone the steps of the method described above with reference to <figref idrefs="f0001">figures 1</figref> A to 1G, the first oxidation step having been conducted to form an oxide thickness of 120 nm, and the second oxidation step so as to form an oxide of 200 nm.</p><p id="p0049" num="0049">As can be ascertained, the number of contaminant flakes is particularly high.</p><p id="p0050" num="0050">This observation is confirmed by the electron microscope views shown <figref idrefs="f0003">figures 3A to 3C</figref>.</p><p id="p0051" num="0051"><figref idrefs="f0003">Figure 3A</figref> illustrates a cross-section of the SOI substrate successively subjected to RTA treatment, then a first oxidation in the order of 120 nm (layer 5).</p><p id="p0052" num="0052"><figref idrefs="f0003">Figure 3B</figref> shows a cross-section obtained on a SOI substrate which has successively undergone RTA treatment, sacrificial oxidation of 120 nm, RTA treatment, then a second oxidation of 200 nm (layer 6).</p><p id="p0053" num="0053">In each case, it can be seen that silicon encapsulation of the buried oxide layer 3 is fully consumed at its thinnest point. This encapsulation is due to the RTA treatment conducted before sacrificial oxidation, as described in document <patcit id="pcit0004" dnum="WO2004079801A"><text>WO 2004/079801</text></patcit>.</p><p id="p0054" num="0054">As can be seen on <figref idrefs="f0003">figure 3C</figref>, the result is that, during etching of the sacrificial oxide 6 with hydrofluoric acid HF (deoxidation), this acid is able to enter into the buried oxide layer 3 creating a cavity 30 therein. The cavity 30 will generate the formation of a tongue of silicon 41 whose breaking can be the cause of contaminating flakes and of the major defectiveness seen in <figref idrefs="f0002">figure 2</figref>.</p><p id="p0055" num="0055">The applicant has found that, by acting on the choice of removed oxide thicknesses during the different sacrificial oxidations, it is possible to reduce flake contamination.</p><p id="p0056" num="0056">More precisely, the different tests showed that this is possible, provided that among the different finishing steps which may be applied to a SOI substrate, the cycle: RTA/sacrificial de-oxidation is repeated whilst taking care, during the second sacrificial oxidation, to remove an oxide thickness that is less than the one of the oxide removed during the preceding sacrificial oxidation.<!-- EPO <DP n="9"> --></p><p id="p0057" num="0057">Due to the physical ratio existing between the thickness of the created SiO<sub>2</sub> layer and the thickness of the silicon consumed by the oxidation, the above-mentioned condition is equivalent to say that the silicon thickness removed during the second sacrificial oxidation is less than the silicon thickness removed during the preceding sacrificial oxidation.</p><p id="p0058" num="0058"><figref idrefs="f0004">Figure 4</figref> illustrates the results of flake defects obtained by conducting a first sacrificial oxidation on a SOI substrate allowing 200 nm of oxide to be removed, and by only removing 120 nm of oxide during the second sacrificial oxidation step. Between this method and the one in <figref idrefs="f0002">figure 2</figref>, the thicknesses of the sacrificial oxidations have been reversed.</p><p id="p0059" num="0059">A marked reduction in flake contamination is observed, by comparing these results with those of <figref idrefs="f0002">figure 2</figref>.</p><p id="p0060" num="0060">Quantitatively, the flake defects measured at a threshold of 0,09 µm is reduced by a factor in the order of 5 on the wafer shown <figref idrefs="f0004">figure 4</figref>, compared with the wafer shown <figref idrefs="f0002">figure 2</figref>.</p><p id="p0061" num="0061"><figref idrefs="f0005">Figure 5A</figref> shows a cross-section of a SOI substrate which has successively undergone RTA treatment followed by oxidation of 200 nm (oxide layer 5).</p><p id="p0062" num="0062"><figref idrefs="f0005">Figure 5B</figref> shows a cross-section obtained on a SOI substrate which has successively undergone RTA treatment, followed by a first sacrificial oxidation during which 200 nm of oxide were removed, an RTA step, then a second oxidation during which an oxide layer 6 of 120 nm was formed.</p><p id="p0063" num="0063">In <figref idrefs="f0005">figure 5A</figref>, it can be seen that the encapsulation of the buried oxide layer 3 which had been obtained during the first RTA step, is largely consumed by the formation of the oxide layer 5. This makes it possibly to eliminate fully the tongues (remnants) of residual silicon such as the tongue 41 which can be seen <figref idrefs="f0003">figure 3C</figref>, and hence to avoid the onset of flakes. In the particular case shown on <figref idrefs="f0005">figure 5A</figref> it can be seen that a residue of silicon 42 derived from this tongue is present in the oxide layer 5.</p><p id="p0064" num="0064">After deoxidizing the oxide layer 5, the effect of the second RTA treatment is to again encapsulate the buried oxide layer 3 so that when the second, less extensive oxidation is carried out (see <figref idrefs="f0005">figure 5B</figref>) an intact encapsulation layer referenced 43 is maintained, to protect the buried oxide layer 3. This encapsulation is therefore maintained after de-oxidization, as can be seen <figref idrefs="f0005">figure 5C</figref>.</p><p id="p0065" num="0065">Further additional tests made it possible to determine that the thickness of the oxide that is formed then removed during the first sacrificial<!-- EPO <DP n="10"> --> oxidation is preferably more than 150 nm, and that the thickness of the oxide layer formed then removed during the second sacrificial oxidation 150 nm must be less than 150 nm.</p><p id="p0066" num="0066">Further preferably, the oxide thickness removed during the first sacrificial oxidation is more than 200 nm, even more than 300 nm.</p><p id="p0067" num="0067">Also, preferably, the oxide thickness removed during the second sacrificial oxidation is less than 130 nm, more preferably close to 120 nm.</p><p id="p0068" num="0068">Also preferably it will be noted that if during the different finishing steps applied to the SOI substrate more than two RTA/sacrificial oxidation cycles are carried out, it is the last two sacrificial oxidation steps which must be conducted so that the oxide thickness removed during the last sacrificial oxidation step is less than the thickness removed during the second-to-last sacrificial oxidation step.</p><p id="p0069" num="0069">Other additional tests were carried out to show that the rule explained above applies, irrespective of the method of fabrication of the SOI substrate before split annealing. For example, the benefit of this rule is observed with substrates produced using different SOI fabrication methods, based on SmartCut® technology, which differ in their substrate implanting, bonding and split annealing.</p><p id="p0070" num="0070"><figref idrefs="f0006">Figure 6</figref> shows the results of defectiveness D, obtained in terms of the number of defects per wafer, for a defect count threshold of 0.094 µm. Parts A and B represent the results obtained with SOI substrates fabricated following the same method but using two different raw material suppliers.</p><p id="p0071" num="0071">In this figure, the indication "120 nm/200 nm" means that the first sacrificial oxidation was conducted so as to remove 120 nm of oxide and the second 200 nm of oxide, and the expression "200 nm/120 nm" means the reverse.</p><p id="p0072" num="0072">The value Me corresponds to the median which is also shown as a solid horizontal line in the rectangles. Value MO corresponds to the mean which is also shown in the rectangles in the form of a dotted line. Finally, C represents the number of wafers under consideration in each population, and each point represents the result of a wafer which does not lie within the interval of quartile values shown in the graph <figref idrefs="f0006">figure 6</figref>.</p><p id="p0073" num="0073">As can be ascertained, the number of contaminant flakes is always smaller if the last sacrificial oxidation step is conducted by removing a thinner oxide thickness than the thickness removed during the preceding sacrificial oxidation step, irrespective of the method used to obtain the post-splitting SOI substrate and irrespective of the raw material supplier.<!-- EPO <DP n="11"> --></p><p id="p0074" num="0074">Other tests were also conducted on thin SOI substrates, i.e. substrates in which the objective is to obtain a final active layer 4" having a thickness close to 20 nm.</p><p id="p0075" num="0075"><figref idrefs="f0006">Figures 7 to 9</figref> show the results of measurements made on SOI substrates 1" comprising an active silicon layer 4" with a thickness of 20 nm and a buried oxide layer 3 with a thickness of 145 nm. These additional tests were carried out since an extra-thin active layer makes the SOI even more sensitive to problems relating to side edge flake generation.</p><p id="p0076" num="0076"><figref idrefs="f0006">Figures 7 and 8</figref> give the results of the measurement of flake defectiveness on the above-mentioned thin SOIs which were respectively subjected to the finishing steps of:
<ul><li>RTA/120 nm sacrificial oxidation/RTA/350 nm sacrificial oxidation (<figref idrefs="f0006">figure 7</figref>), and</li><li>RTA/200 nm sacrificial oxidation/RTA/270 nm sacrificial oxidation (<figref idrefs="f0006">figure 8</figref>).</li></ul></p><p id="p0077" num="0077">In both these cases it is found that flake contamination is high.</p><p id="p0078" num="0078"><figref idrefs="f0006">Figure 9</figref> illustrates the results obtained for a thin SOI substrate which has undergone the finishing steps of: RTA/ 370 nm sacrificial oxidation/RTA/100 nm sacrificial oxidation. Undeniably, it can be seen that the number of contaminant flakes has been drastically reduced.</p><p id="p0079" num="0079">Finally, other tests performed on SOI substrates known to persons skilled in the art under the name "UTBOX", which are substrates in which the buried oxide layer is very thin, showed that application of the method according to the invention also allowed a reduction to be obtained in the generation of contaminant flakes.</p></description><claims mxw-id="PCLM56978060" lang="DE" load-source="patent-office"><!-- EPO <DP n="14"> --><claim id="c-de-01-0001" num="0001"><claim-text>Fertigstellungsverfahren für ein Substrat (1) des "Silicium-auf-Isolator" SOI-Typs umfassend eine Oxidschicht (3) vergraben zwischen einer aktiven Siliciumschicht (4) und einer Trägerschicht (2) aus Silicium, wobei das Verfahren die Anwendung der folgenden Fertigstellungsschritte umfasst:
<claim-text>a) thermisches Erhitzen des Substrats (1),</claim-text>
<claim-text>b) opfernder Oxidationsschritt seiner aktiven Siliciumschicht (4),</claim-text>
<claim-text>c) thermisches Erhitzen des Substrats,</claim-text>
<claim-text>d) opfernder Oxidationsschritt seiner aktiven Siliciumschicht,</claim-text>
das Verfahren ist <b>dadurch gekennzeichnet, dass</b> das thermische Erhitzen der Schritte a) und c) ein rapides thermisches Erhitzen RTA ist, durchgeführt bei einer Temperatur zwischen 900°C und 1300°C, für eine Zeit von weniger als 3 Minuten, in einer nicht oxidierenden Umgebung, dass die Schritte a), b), c) und d) aufeinanderfolgende Schritte sind, wobei die RTA von Schritt c) angewandt wird auf das Substrat (1'), das nach dem Schritt b) erhalten wurde, und die opfernde Oxidation von Schritt d) angewandt wird auf die aktive Siliciumschicht (4') des Substrats (1'), welches Schritt c) unterzogen wurde, und dass der opfernde Oxidationsschritt b) durchgeführt wird, um eine erste Oxiddicke (5) zu entfernen und der opfernde Oxidationsschritt d) durchgeführt wird, um eine zweite Oxiddicke (6) zu entfernen, welche dünner als die Erste.</claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Verfahren nach Anspruch 1, <b>dadurch gekennzeichnet, dass</b> der opfernde Oxidationsschritt d) der aktiven Siliciumschicht (4') der letzte opfernde Oxidationsschritt unter den Fertigstellungsschritten ist, welchen das SOI-Substrat unterzogen wird.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Verfahren nach Anspruch 1 oder Anspruch 2, <b>dadurch gekennzeichnet, dass</b> die erste entfernte Oxiddicke mehr als 150 nm beträgt, und dass die zweite entfernte Oxiddicke weniger als 150 nm beträgt.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Verfahren nach irgendeinem der vorhergehenden Ansprüche, <b>dadurch gekennzeichnet, dass</b> die erste entfernte Oxiddicke (5) mehr als 200 nm beträgt.<!-- EPO <DP n="15"> --></claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Verfahren nach Anspruch 4, <b>dadurch gekennzeichnet, dass</b> die erste entfernte Oxiddicke (5) mehr als 300 nm beträgt.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Verfahren nach irgendeinem der vorhergehenden Ansprüche, <b>dadurch gekennzeichnet, dass</b> die zweite entfernte Oxiddicke (6) weniger als 130 nm beträgt.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Verfahren nach Anspruch 6, <b>dadurch gekennzeichnet, dass</b> die zweite entfernte Oxiddicke (6) annähernd 120 nm beträgt.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Verfahren nach irgendeinem der vorhergehenden Ansprüche, <b>dadurch gekennzeichnet, dass</b> die opfernden Oxidationsschritte eine thermische Oxidation umfassen, welche bei einer Temperatur zwischen 700°C und 1100°C durchgeführt wird.</claim-text></claim><claim id="c-de-01-0009" num="0009"><claim-text>Verfahren nach irgendeinem der vorhergehenden Ansprüche, <b>dadurch gekennzeichnet, dass</b> die opfernden Oxidationsschritte eine Deoxidation mit Säure umfassen.</claim-text></claim></claims><claims mxw-id="PCLM56978061" lang="EN" load-source="patent-office"><!-- EPO <DP n="12"> --><claim id="c-en-01-0001" num="0001"><claim-text>Finishing method for a substrate (1) of «silicon-on-insulator» SOI type comprising an oxide layer (3) buried between an active silicon layer (4) and a support layer (2) in silicon, this method comprising the application of the following finishing steps:
<claim-text>a) thermal annealing of said substrate (1)</claim-text>
<claim-text>b) a sacrificial oxidation step of its active silicon layer (4),</claim-text>
<claim-text>c) thermal annealing of said substrate,</claim-text>
<claim-text>d) sacrificial oxidation step of said active silicon layer,</claim-text>
this method being <b>characterized in that</b> the thermal annealing of steps a) and c) is a rapid thermal annealing RTA conducted at a temperature of between 900° C and 1300° C, for a time of less than three minutes, in a non-oxidizing atmosphere, <b>in that</b> the steps a), b), c) and d) are successive ones, the RTA of step c) being applied to the substrate (1') obtained after step b) and the sacrificial oxidation of step d) being applied to the active silicon layer (4') of the substrate (1') which underwent step c) and <b>in that</b> the sacrificial oxidation step b) is conducted so as to remove a first oxide thickness (5) and the sacrificial oxidation step d) is conducted so as to remove a second oxide thickness (6), thinner than the first one.</claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>Method according to claim 1, <b>characterized in that</b> the sacrificial oxidation step d) of said active silicon layer (4') is the last sacrificial oxidation step among the finishing steps to which the SOI substrate is subjected.</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>Method according to claim 1 or claim 2, <b>characterized in that</b> said first removed oxide thickness is more than 150 nm, and said second removed oxide thickness is less than 150 nm.</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>Method according to any of the preceding claims, <b>characterized in that</b> said first removed oxide thickness (5) is more than 200 nm.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>Method according to claim 4, <b>characterized in that</b> said first removed oxide thickness (5) is more than 300 nm.</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>Method according to any of the preceding claims, <b>characterized in that</b> said second removed oxide thickness (6) is less than 130 nm.</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>Method according to claim 6, <b>characterized in that</b> said second removed oxide thickness (6) is close to 120 nm.<!-- EPO <DP n="13"> --></claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>Method according to any of the preceding claims, <b>characterized in that</b> said sacrificial oxidation steps comprise thermal oxidation conducted at a temperature of between 700° C and 1100° C.</claim-text></claim><claim id="c-en-01-0009" num="0009"><claim-text>Method according to any of the preceding claims, <b>characterized in that</b> said sacrificial oxidation steps comprise de-oxidation with acid.</claim-text></claim></claims><claims mxw-id="PCLM56978062" lang="FR" load-source="patent-office"><!-- EPO <DP n="16"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Procédé de finition d'un substrat (1) de type "silicium sur isolant" SOI comprenant une couche d'oxyde (3) enterrée entre une couche active de silicium (4) et une couche support (2) en silicium, ce procédé comprenant l'application des étapes de finition suivantes :
<claim-text>a) un traitement de recuit thermique dudit substrat (1)</claim-text>
<claim-text>b) une étape d'oxydation sacrificielle de sa couche active de silicium (4),</claim-text>
<claim-text>c) un traitement de recuit thermique dudit substrat,</claim-text>
<claim-text>d) une étape d'oxydation sacrificielle de la dite couche active de silicium,</claim-text>
ce procédé étant <b>caractérisé en ce que</b> le traitement de recuit thermique des étapes a) et c) est un recuit thermique rapide RTA mené à une température comprise entre 900° C et 1300° C, pendant une durée inférieure à trois minutes, dans une atmosphère non oxydante, <b>en ce que</b> les étapes a), b), c) et d) sont successives, le RTA de l'étape c) étant appliqué au substrat (1') obtenu à l'issue de l'étape b) et l'oxydation sacrificielle de l'étape d) étant appliquée à la couche active de silicium (4') du substrat (1' ayant subi l'étape c) et <b>en ce que</b> l'étape b) d'oxydation sacrificielle est menée de façon à retirer une première épaisseur d'oxyde (5) et <b>en ce que</b> l'étape d) d'oxydation sacrificielle est menée de façon à retirer une seconde épaisseur d'oxyde (6), inférieure à la première.</claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Procédé selon la revendication 1, <b>caractérisé en ce que</b> l'étape d) d'oxydation sacrificielle de la dite couche active de silicium (4') est la dernière étape d'oxydation sacrificielle parmi les étapes de finition auxquelles est soumis le substrat SOI.</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Procédé selon la revendication 1 ou la revendication 2, <b>caractérisé en ce que</b> ladite première épaisseur d'oxyde retirée est supérieure à 150 nm et ladite seconde épaisseur d'oxyde retirée est inférieure à 150 nm.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Procédé selon l'une des revendications précédentes, <b>caractérisé en ce que</b> ladite première épaisseur d'oxyde retirée (5) est supérieure à 200 nm.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Procédé selon la revendication 4, <b>caractérisé en ce que</b> ladite première épaisseur d'oxyde retirée (5) est supérieure à 300 nm.</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Procédé selon l'une des revendications précédentes, <b>caractérisé en ce que</b> ladite seconde épaisseur d'oxyde retirée (6) est inférieure à 130 nm.<!-- EPO <DP n="17"> --></claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Procédé selon la revendication 6, <b>caractérisé en ce que</b> ladite seconde épaisseur d'oxyde retirée (6) est voisine de 120 nm.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Procédé selon l'une des revendications précédentes, <b>caractérisé en ce que</b> lesdites étapes d'oxydations sacrificielles comprennent une oxydation thermique réalisée à une température de comprise entre 700°C et 1100°C.</claim-text></claim><claim id="c-fr-01-0009" num="0009"><claim-text>Procédé selon l'une des revendications précédentes, <b>caractérisé en ce que</b> lesdites étapes d'oxydations sacrificielles comprennent une désoxydation à l'acide.</claim-text></claim></claims><drawings mxw-id="PDW16668470" load-source="patent-office"><!-- EPO <DP n="18"> --><figure id="f0001" num="1A,1B,1C,1D,1E,1F,1G"><img id="if0001" file="imgf0001.tif" wi="150" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="97" he="103" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0003" num="3A,3B,3C"><img id="if0003" file="imgf0003.tif" wi="144" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="113" he="108" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0005" num="5A,5B,5C"><img id="if0005" file="imgf0005.tif" wi="128" he="226" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0006" num="6A,6B,7,8,9"><img id="if0006" file="imgf0006.tif" wi="165" he="220" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
