library verilog;
use verilog.vl_types.all;
entity Breg is
    port(
        clk             : in     vl_logic;
        busB            : in     vl_logic_vector(31 downto 0);
        Bout            : out    vl_logic_vector(31 downto 0)
    );
end Breg;
