{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:16:36 2010 " "Info: Processing started: Sat Jul 17 01:16:36 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUL -c MUL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MUL -c MUL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL.v(57) " "Warning (10268): Verilog HDL information at MUL.v(57): Always Construct contains both blocking and non-blocking assignments" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUL.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Info: Found entity 1: MUL" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUL " "Info: Elaborating entity \"MUL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "finish2 High " "Info: Power-up level of register \"finish2\" is not specified -- using power-up level of High to minimize register" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finish2 data_in VCC " "Warning (14130): Reduced register \"finish2\" with stuck data_in port to stuck value VCC" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 7 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "MUL.v" "Mult0" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 17 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "MUL.v" "Div0" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 24 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MUL.v" "Mod0" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../program files/quartus/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../program files/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nn01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_nn01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nn01 " "Info: Found entity 1: mult_nn01" {  } { { "db/mult_nn01.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "d:/program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Info: Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/sign_div_unsign_9nh.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ue.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2ue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ue " "Info: Found entity 1: alt_u_div_2ue" {  } { { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 86 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kec " "Info: Found entity 1: add_sub_kec" {  } { { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lec " "Info: Found entity 1: add_sub_lec" {  } { { "db/add_sub_lec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_lec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mec " "Info: Found entity 1: add_sub_mec" {  } { { "db/add_sub_mec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nec " "Info: Found entity 1: add_sub_nec" {  } { { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_oec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oec " "Info: Found entity 1: add_sub_oec" {  } { { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pec " "Info: Found entity 1: add_sub_pec" {  } { { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qec " "Info: Found entity 1: add_sub_qec" {  } { { "db/add_sub_qec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rec " "Info: Found entity 1: add_sub_rec" {  } { { "db/add_sub_rec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_rec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_sec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sec " "Info: Found entity 1: add_sub_sec" {  } { { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_tec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tec " "Info: Found entity 1: add_sub_tec" {  } { { "db/add_sub_tec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_tec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_uec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uec " "Info: Found entity 1: add_sub_uec" {  } { { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vec " "Info: Found entity 1: add_sub_vec" {  } { { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_0fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0fc " "Info: Found entity 1: add_sub_0fc" {  } { { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_1fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1fc " "Info: Found entity 1: add_sub_1fc" {  } { { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2fc " "Info: Found entity 1: add_sub_2fc" {  } { { "db/add_sub_2fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_2fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3fc " "Info: Found entity 1: add_sub_3fc" {  } { { "db/add_sub_3fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4fc " "Info: Found entity 1: add_sub_4fc" {  } { { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5fc " "Info: Found entity 1: add_sub_5fc" {  } { { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6fc " "Info: Found entity 1: add_sub_6fc" {  } { { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7fc " "Info: Found entity 1: add_sub_7fc" {  } { { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8fc " "Info: Found entity 1: add_sub_8fc" {  } { { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9fc " "Info: Found entity 1: add_sub_9fc" {  } { { "db/add_sub_9fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9fc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Info: Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adc " "Info: Found entity 1: add_sub_adc" {  } { { "db/add_sub_adc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_adc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bdc " "Info: Found entity 1: add_sub_bdc" {  } { { "db/add_sub_bdc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_bdc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jec " "Info: Found entity 1: add_sub_jec" {  } { { "db/add_sub_jec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mac.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mac " "Info: Found entity 1: add_sub_mac" {  } { { "db/add_sub_mac.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mac.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g0m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g0m " "Info: Found entity 1: lpm_divide_g0m" {  } { { "db/lpm_divide_g0m.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/lpm_divide_g0m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1736 " "Info: Ignored 1736 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1736 " "Info: Ignored 1736 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le17a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le17a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le17a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 61 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le18a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le18a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le18a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 62 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le19a\[32\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le19a\[32\]\"" {  } { { "db/mult_nn01.tdf" "le19a\[32\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 63 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le13a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le13a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le13a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 57 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le14a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le14a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le14a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 58 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le15a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le15a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le15a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 59 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le16a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le16a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le16a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 60 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le3a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le3a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le3a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 64 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le5a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le5a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le5a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 66 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le6a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le6a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le6a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 67 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le7a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le7a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le7a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 68 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le8a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le8a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le8a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 69 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le9a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le9a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le9a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 70 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le10a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le10a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le10a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 54 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le11a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le11a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le11a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 55 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le12a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le12a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le12a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 56 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le4a\[33\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le4a\[33\]\"" {  } { { "db/mult_nn01.tdf" "le4a\[33\]" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/mult_nn01.tdf" 65 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/编程/verilog HDL/cpu/new/MUL/MUL.map.smsg " "Info: Generated suppressed messages file D:/编程/verilog HDL/cpu/new/MUL/MUL.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3639 " "Info: Implemented 3639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Info: Implemented 70 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "3536 " "Info: Implemented 3536 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Allocated 226 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:17:14 2010 " "Info: Processing ended: Sat Jul 17 01:17:14 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
