set ::env(PROJECT_NAME) divisor
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/EPFL/divisor/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/EPFL/divisor/rtl/div.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) EPFL
