make_diff_pair_ports m_HDMI_CLK m_HDMI_CLK_N
make_diff_pair_ports m_adc_lvds_da m_adc_lvds_da_n
make_diff_pair_ports m_adc_lvds_db m_adc_lvds_db_n
make_diff_pair_ports m_adc_lvds_dco m_adc_lvds_dco_n
make_diff_pair_ports m_adc_lvds_fco m_adc_lvds_fco_n
make_diff_pair_ports m_ddr3_ck m_ddr3_ck_n
make_diff_pair_ports m_ddr3_ldqs m_ddr3_ldqs_n
make_diff_pair_ports m_ddr3_udqs m_ddr3_udqs_n
make_diff_pair_ports m_hdmi_d[0] m_hdmi_d_n[0]
make_diff_pair_ports m_hdmi_d[1] m_hdmi_d_n[1]
make_diff_pair_ports m_hdmi_d[2] m_hdmi_d_n[2]
set_property PACKAGE_PIN AE18 [get_ports m_adc_lvds_da]
set_property PACKAGE_PIN AF19 [get_ports m_adc_lvds_da_n]
set_property PACKAGE_PIN AF17 [get_ports m_adc_lvds_db]
set_property PACKAGE_PIN AF18 [get_ports m_adc_lvds_db_n]
set_property PACKAGE_PIN AE15 [get_ports m_adc_lvds_fco]
set_property PACKAGE_PIN AF15 [get_ports m_adc_lvds_fco_n]
set_property PACKAGE_PIN AD25 [get_ports m_adc_lvds_csb]
set_property PACKAGE_PIN AD24 [get_ports m_adc_lvds_sclk]
set_property PACKAGE_PIN AC24 [get_ports m_adc_lvds_sdio]
set_property PACKAGE_PIN AC23 [get_ports m_adc_lvds_reset]
set_property PACKAGE_PIN AF22 [get_ports m_adc_lvds_dco]
set_property PACKAGE_PIN AF23 [get_ports m_adc_lvds_dco_n]
set_property PACKAGE_PIN U26 [get_ports {m_sram_a[0]}]
set_property PACKAGE_PIN T25 [get_ports {m_sram_a[1]}]
set_property PACKAGE_PIN V26 [get_ports {m_sram_a[2]}]
set_property PACKAGE_PIN U25 [get_ports {m_sram_a[3]}]
set_property PACKAGE_PIN T24 [get_ports {m_sram_a[4]}]
set_property PACKAGE_PIN T23 [get_ports {m_sram_a[5]}]
set_property PACKAGE_PIN U21 [get_ports {m_sram_a[6]}]
set_property PACKAGE_PIN U20 [get_ports {m_sram_a[7]}]
set_property PACKAGE_PIN U22 [get_ports {m_sram_a[8]}]
set_property PACKAGE_PIN T22 [get_ports {m_sram_a[9]}]
set_property PACKAGE_PIN V24 [get_ports {m_sram_a[10]}]
set_property PACKAGE_PIN U24 [get_ports {m_sram_a[11]}]
set_property PACKAGE_PIN W21 [get_ports {m_sram_a[12]}]
set_property PACKAGE_PIN W20 [get_ports {m_sram_a[13]}]
set_property PACKAGE_PIN V22 [get_ports {m_sram_a[14]}]
set_property PACKAGE_PIN V21 [get_ports {m_sram_a[15]}]
set_property PACKAGE_PIN W24 [get_ports {m_sram_a[16]}]
set_property PACKAGE_PIN V23 [get_ports {m_sram_a[17]}]
set_property PACKAGE_PIN W26 [get_ports {m_sram_a[18]}]
set_property PACKAGE_PIN Y25 [get_ports {m_sram_io[0]}]
set_property PACKAGE_PIN Y23 [get_ports {m_sram_io[1]}]
set_property PACKAGE_PIN W23 [get_ports {m_sram_io[2]}]
set_property PACKAGE_PIN AA25 [get_ports {m_sram_io[3]}]
set_property PACKAGE_PIN AA24 [get_ports {m_sram_io[4]}]
set_property PACKAGE_PIN AA23 [get_ports {m_sram_io[5]}]
set_property PACKAGE_PIN AA22 [get_ports {m_sram_io[6]}]
set_property PACKAGE_PIN Y22 [get_ports {m_sram_io[7]}]
set_property PACKAGE_PIN R21 [get_ports m_SRAM_CE_B]
set_property PACKAGE_PIN P21 [get_ports m_SRAM_OE_B]
set_property PACKAGE_PIN P20 [get_ports m_SRAM_WE_B]
set_property PACKAGE_PIN R20 [get_ports m_SPI_S_B]
set_property PACKAGE_PIN N23 [get_ports {m_spi_dq[0]}]
set_property PACKAGE_PIN N24 [get_ports {m_spi_dq[1]}]
set_property PACKAGE_PIN P23 [get_ports {m_spi_dq[2]}]
set_property PACKAGE_PIN R23 [get_ports {m_spi_dq[3]}]
set_property PACKAGE_PIN E23 [get_ports {m_ddr3_dq[0]}]
set_property PACKAGE_PIN F23 [get_ports {m_ddr3_dq[1]}]
set_property PACKAGE_PIN E26 [get_ports {m_ddr3_dq[2]}]
set_property PACKAGE_PIN E25 [get_ports {m_ddr3_dq[3]}]
set_property PACKAGE_PIN C26 [get_ports {m_ddr3_dq[4]}]
set_property PACKAGE_PIN D26 [get_ports {m_ddr3_dq[5]}]
set_property PACKAGE_PIN F22 [get_ports {m_ddr3_dq[6]}]
set_property PACKAGE_PIN G22 [get_ports {m_ddr3_dq[7]}]
set_property PACKAGE_PIN H23 [get_ports {m_ddr3_dq[8]}]
set_property PACKAGE_PIN J23 [get_ports {m_ddr3_dq[9]}]
set_property PACKAGE_PIN H26 [get_ports {m_ddr3_dq[10]}]
set_property PACKAGE_PIN J26 [get_ports {m_ddr3_dq[11]}]
set_property PACKAGE_PIN F25 [get_ports {m_ddr3_dq[12]}]
set_property PACKAGE_PIN F24 [get_ports {m_ddr3_dq[13]}]
set_property PACKAGE_PIN G26 [get_ports {m_ddr3_dq[14]}]
set_property PACKAGE_PIN G25 [get_ports {m_ddr3_dq[15]}]
set_property PACKAGE_PIN L23 [get_ports {m_ddr3_a[0]}]
set_property PACKAGE_PIN M22 [get_ports {m_ddr3_a[1]}]
set_property PACKAGE_PIN H21 [get_ports {m_ddr3_a[2]}]
set_property PACKAGE_PIN J20 [get_ports {m_ddr3_a[3]}]
set_property PACKAGE_PIN K23 [get_ports {m_ddr3_a[4]}]
set_property PACKAGE_PIN L22 [get_ports {m_ddr3_a[5]}]
set_property PACKAGE_PIN L24 [get_ports {m_ddr3_a[6]}]
set_property PACKAGE_PIN M24 [get_ports {m_ddr3_a[7]}]
set_property PACKAGE_PIN K26 [get_ports {m_ddr3_a[8]}]
set_property PACKAGE_PIN K25 [get_ports {m_ddr3_a[9]}]
set_property PACKAGE_PIN L25 [get_ports {m_ddr3_a[10]}]
set_property PACKAGE_PIN M25 [get_ports {m_ddr3_a[11]}]
set_property PACKAGE_PIN H19 [get_ports {m_ddr3_a[12]}]
set_property PACKAGE_PIN J19 [get_ports {m_ddr3_a[13]}]
set_property PACKAGE_PIN G21 [get_ports {m_ddr3_ba[0]}]
set_property PACKAGE_PIN G20 [get_ports {m_ddr3_ba[1]}]
set_property PACKAGE_PIN K20 [get_ports {m_ddr3_ba[2]}]
set_property PACKAGE_PIN L20 [get_ports m_ddr3_cas_b]
set_property PACKAGE_PIN M21 [get_ports m_ddr3_ras_b]
set_property PACKAGE_PIN M20 [get_ports m_ddr3_cs_b]
set_property PACKAGE_PIN D25 [get_ports m_ddr3_we_b]
set_property PACKAGE_PIN D24 [get_ports m_ddr3_reset_b]
set_property PACKAGE_PIN D23 [get_ports m_ddr3_cke]
set_property PACKAGE_PIN E22 [get_ports m_ddr3_ldm]
set_property PACKAGE_PIN B26 [get_ports m_ddr3_udm]
set_property PACKAGE_PIN B25 [get_ports m_ddr3_odt]
set_property PACKAGE_PIN AE8 [get_ports m_fpga_clk]
set_property PACKAGE_PIN AD11 [get_ports {m_adc_d[0]}]
set_property PACKAGE_PIN AC12 [get_ports {m_adc_d[1]}]
set_property PACKAGE_PIN AE1 [get_ports {m_adc_d[2]}]
set_property PACKAGE_PIN AD1 [get_ports {m_adc_d[3]}]
set_property PACKAGE_PIN AF12 [get_ports {m_adc_d[4]}]
set_property PACKAGE_PIN AE12 [get_ports {m_adc_d[5]}]
set_property PACKAGE_PIN AE10 [get_ports {m_adc_d[6]}]
set_property PACKAGE_PIN AE11 [get_ports {m_adc_d[7]}]
set_property PACKAGE_PIN AF13 [get_ports m_adc_pwrdwn]
set_property PACKAGE_PIN AF14 [get_ports m_adc_clk]
set_property PACKAGE_PIN AC2 [get_ports {m_dac_d[4]}]
set_property PACKAGE_PIN AD14 [get_ports {m_dac_d[5]}]
set_property PACKAGE_PIN AD13 [get_ports {m_dac_d[6]}]
set_property PACKAGE_PIN AB11 [get_ports {m_dac_d[7]}]
set_property PACKAGE_PIN AF5 [get_ports m_dac_clk]
set_property PACKAGE_PIN AC4 [get_ports {m_dac_gain_d[0]}]
set_property PACKAGE_PIN AE3 [get_ports {m_dac_gain_d[1]}]
set_property PACKAGE_PIN AD3 [get_ports {m_dac_gain_d[2]}]
set_property PACKAGE_PIN AE5 [get_ports {m_dac_gain_d[3]}]
set_property PACKAGE_PIN AE6 [get_ports {m_dac_gain_d[4]}]
set_property PACKAGE_PIN AD5 [get_ports {m_dac_gain_d[5]}]
set_property PACKAGE_PIN AD6 [get_ports {m_dac_gain_d[6]}]
set_property PACKAGE_PIN AB7 [get_ports {m_dac_gain_d[7]}]
set_property PACKAGE_PIN AA8 [get_ports m_dac_gain_clk]
set_property PACKAGE_PIN N7 [get_ports {m_usb_pa[0]}]
set_property PACKAGE_PIN E1 [get_ports {m_usb_pa[1]}]
set_property PACKAGE_PIN E2 [get_ports {m_usb_pa[2]}]
set_property PACKAGE_PIN H2 [get_ports {m_usb_pa[3]}]
set_property PACKAGE_PIN H3 [get_ports {m_usb_pa[4]}]
set_property PACKAGE_PIN H4 [get_ports {m_usb_pa[5]}]
set_property PACKAGE_PIN J4 [get_ports {m_usb_pa[6]}]
set_property PACKAGE_PIN K6 [get_ports {m_usb_pa[7]}]
set_property PACKAGE_PIN K7 [get_ports {m_data[0]}]
set_property PACKAGE_PIN L7 [get_ports {m_data[1]}]
set_property PACKAGE_PIN M7 [get_ports {m_data[2]}]
set_property PACKAGE_PIN K5 [get_ports {m_data[3]}]
set_property PACKAGE_PIN L5 [get_ports {m_data[4]}]
set_property PACKAGE_PIN M6 [get_ports {m_data[5]}]
set_property PACKAGE_PIN N6 [get_ports {m_data[6]}]
set_property PACKAGE_PIN M4 [get_ports {m_data[7]}]
set_property PACKAGE_PIN K3 [get_ports {m_address[0]}]
set_property PACKAGE_PIN K2 [get_ports {m_address[1]}]
set_property PACKAGE_PIN L2 [get_ports {m_address[2]}]
set_property PACKAGE_PIN N1 [get_ports {m_address[3]}]
set_property PACKAGE_PIN N2 [get_ports {m_address[4]}]
set_property PACKAGE_PIN J1 [get_ports {m_address[5]}]
set_property PACKAGE_PIN K1 [get_ports {m_address[6]}]
set_property PACKAGE_PIN M1 [get_ports {m_address[7]}]
set_property PACKAGE_PIN M2 [get_ports {m_address[8]}]
set_property PACKAGE_PIN J8 [get_ports {m_usb_pe0[0]}]
set_property PACKAGE_PIN K8 [get_ports {m_usb_pe0[1]}]
set_property PACKAGE_PIN F4 [get_ports {m_usb_pe0[2]}]
set_property PACKAGE_PIN G4 [get_ports {m_usb_pe0[3]}]
set_property PACKAGE_PIN G6 [get_ports {m_usb_pe0[4]}]
set_property PACKAGE_PIN H6 [get_ports {m_usb_pe0[5]}]
set_property PACKAGE_PIN J5 [get_ports {m_usb_pe0[6]}]
set_property PACKAGE_PIN G1 [get_ports m_USB_IFCLK]
set_property PACKAGE_PIN H1 [get_ports m_USB_CLKOUT]
set_property PACKAGE_PIN J6 [get_ports {m_usb_rxd[0]}]
set_property PACKAGE_PIN H7 [get_ports {m_usb_rxd[1]}]
set_property PACKAGE_PIN G7 [get_ports {m_usb_txd[0]}]
set_property PACKAGE_PIN F2 [get_ports {m_usb_txd[1]}]
set_property PACKAGE_PIN G2 [get_ports {m_usb_t[0]}]
set_property PACKAGE_PIN E3 [get_ports {m_usb_t[1]}]
set_property PACKAGE_PIN F3 [get_ports {m_usb_t[2]}]
set_property PACKAGE_PIN AB4 [get_ports {m_usb_rdy[0]}]
set_property PACKAGE_PIN AB5 [get_ports {m_usb_rdy[1]}]
set_property PACKAGE_PIN AA3 [get_ports {m_usb_rdy[2]}]
set_property PACKAGE_PIN AA4 [get_ports {m_usb_rdy[3]}]
set_property PACKAGE_PIN AA7 [get_ports {m_usb_rdy[4]}]
set_property PACKAGE_PIN Y7 [get_ports {m_usb_rdy[5]}]
set_property PACKAGE_PIN E18 [get_ports {m_debug_header[0]}]
set_property PACKAGE_PIN E17 [get_ports {m_debug_header[1]}]
set_property PACKAGE_PIN A18 [get_ports {m_debug_header[2]}]
set_property PACKAGE_PIN A17 [get_ports {m_debug_header[3]}]
set_property PACKAGE_PIN F18 [get_ports {m_debug_header[4]}]
set_property PACKAGE_PIN F17 [get_ports {m_debug_header[5]}]
set_property PACKAGE_PIN C19 [get_ports {m_debug_header[6]}]
set_property PACKAGE_PIN D18 [get_ports {m_debug_header[7]}]
set_property PACKAGE_PIN E21 [get_ports {m_debug_header[8]}]
set_property PACKAGE_PIN E20 [get_ports {m_debug_header[9]}]
set_property PACKAGE_PIN F20 [get_ports {m_debug_header[10]}]
set_property PACKAGE_PIN F19 [get_ports {m_debug_header[11]}]
set_property PACKAGE_PIN D20 [get_ports {m_debug_header[12]}]
set_property PACKAGE_PIN D19 [get_ports {m_debug_header[13]}]
set_property PACKAGE_PIN B20 [get_ports {m_debug_header[14]}]
set_property PACKAGE_PIN B19 [get_ports {m_debug_header[15]}]
set_property PACKAGE_PIN A19 [get_ports {m_debug_sw[0]}]
set_property PACKAGE_PIN C21 [get_ports {m_debug_sw[1]}]
set_property PACKAGE_PIN D21 [get_ports {m_debug_sw[2]}]
set_property PACKAGE_PIN F15 [get_ports {m_debug_sw[3]}]
set_property PACKAGE_PIN F14 [get_ports {m_debug_sw[4]}]
set_property PACKAGE_PIN A23 [get_ports {m_debug_sw[5]}]
set_property PACKAGE_PIN A22 [get_ports {m_debug_sw[6]}]
set_property PACKAGE_PIN A25 [get_ports {m_debug_sw[7]}]
set_property PACKAGE_PIN B22 [get_ports {m_debug_led[0]}]
set_property PACKAGE_PIN B21 [get_ports {m_debug_led[1]}]
set_property PACKAGE_PIN B24 [get_ports {m_debug_led[2]}]
set_property PACKAGE_PIN C24 [get_ports {m_debug_led[3]}]
set_property PACKAGE_PIN C23 [get_ports {m_debug_led[4]}]
set_property PACKAGE_PIN C22 [get_ports {m_debug_led[5]}]
set_property PACKAGE_PIN E16 [get_ports {m_debug_led[6]}]
set_property PACKAGE_PIN E15 [get_ports {m_debug_led[7]}]
set_property PACKAGE_PIN C13 [get_ports m_fpga_reset]
set_property PACKAGE_PIN F10 [get_ports {m_hdmi_d[0]}]
set_property PACKAGE_PIN F9 [get_ports {m_hdmi_d_n[0]}]
set_property PACKAGE_PIN C7 [get_ports {m_hdmi_d[1]}]
set_property PACKAGE_PIN C6 [get_ports {m_hdmi_d_n[1]}]
set_property PACKAGE_PIN B5 [get_ports {m_hdmi_d[2]}]
set_property PACKAGE_PIN A5 [get_ports {m_hdmi_d_n[2]}]
set_property PACKAGE_PIN A3 [get_ports m_HDMI_CLK]
set_property PACKAGE_PIN A2 [get_ports m_HDMI_CLK_N]
set_property PACKAGE_PIN A10 [get_ports m_HDMI_CEC]
set_property PACKAGE_PIN B10 [get_ports m_HDMI_SCL]
set_property PACKAGE_PIN C11 [get_ports m_HDMI_SDA]
set_property PACKAGE_PIN C12 [get_ports m_HDMI_CT_HPD]
set_property PACKAGE_PIN B11 [get_ports m_HDMI_HOTPLUG]
set_property INTERNAL_VREF 0.75 [get_iobanks 15]
set_property PACKAGE_PIN K21 [get_ports m_ddr3_ck]
set_property PACKAGE_PIN K22 [get_ports m_ddr3_ck_n]
set_property PACKAGE_PIN H24 [get_ports m_ddr3_ldqs]
set_property PACKAGE_PIN G24 [get_ports m_ddr3_ldqs_n]
set_property PACKAGE_PIN J24 [get_ports m_ddr3_udqs]
set_property PACKAGE_PIN J25 [get_ports m_ddr3_udqs_n]
set_property PACKAGE_PIN T2 [get_ports m_cmd_data]
set_property PACKAGE_PIN R2 [get_ports m_ren]
set_property PACKAGE_PIN T5 [get_ports m_wen]
set_property PACKAGE_PIN R7 [get_ports m_oe_b]
set_property PACKAGE_PIN R5 [get_ports {m_usb_ctl[0]}]
set_property PACKAGE_PIN R6 [get_ports {m_usb_ctl[1]}]
set_property PACKAGE_PIN AC3 [get_ports {m_dac_d[3]}]
set_property PACKAGE_PIN AF2 [get_ports {m_dac_d[2]}]
set_property PACKAGE_PIN AF3 [get_ports {m_dac_d[1]}]
set_property PACKAGE_PIN AF4 [get_ports {m_dac_d[0]}]
set_property DIRECTION IN [get_ports {m_adc_d[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[0]}]
set_property DIRECTION IN [get_ports {m_adc_d[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[1]}]
set_property DIRECTION IN [get_ports {m_adc_d[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[2]}]
set_property DIRECTION IN [get_ports {m_adc_d[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[3]}]
set_property DIRECTION IN [get_ports {m_adc_d[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[4]}]
set_property DIRECTION IN [get_ports {m_adc_d[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[5]}]
set_property DIRECTION IN [get_ports {m_adc_d[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[6]}]
set_property DIRECTION IN [get_ports {m_adc_d[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_adc_d[7]}]
set_property DIRECTION IN [get_ports {m_address[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[0]}]
set_property DIRECTION IN [get_ports {m_address[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[1]}]
set_property DIRECTION IN [get_ports {m_address[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[2]}]
set_property DIRECTION IN [get_ports {m_address[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[3]}]
set_property DIRECTION IN [get_ports {m_address[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[4]}]
set_property DIRECTION IN [get_ports {m_address[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[5]}]
set_property DIRECTION IN [get_ports {m_address[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[6]}]
set_property DIRECTION IN [get_ports {m_address[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[7]}]
set_property DIRECTION IN [get_ports {m_address[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_address[8]}]
set_property DIRECTION OUT [get_ports {m_dac_d[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[0]}]
set_property DRIVE 12 [get_ports {m_dac_d[0]}]
set_property SLEW SLOW [get_ports {m_dac_d[0]}]
set_property DIRECTION OUT [get_ports {m_dac_d[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[1]}]
set_property DRIVE 12 [get_ports {m_dac_d[1]}]
set_property SLEW SLOW [get_ports {m_dac_d[1]}]
set_property DIRECTION OUT [get_ports {m_dac_d[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[2]}]
set_property DRIVE 12 [get_ports {m_dac_d[2]}]
set_property SLEW SLOW [get_ports {m_dac_d[2]}]
set_property DIRECTION OUT [get_ports {m_dac_d[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[3]}]
set_property DRIVE 12 [get_ports {m_dac_d[3]}]
set_property SLEW SLOW [get_ports {m_dac_d[3]}]
set_property DIRECTION OUT [get_ports {m_dac_d[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[4]}]
set_property DRIVE 12 [get_ports {m_dac_d[4]}]
set_property SLEW SLOW [get_ports {m_dac_d[4]}]
set_property DIRECTION OUT [get_ports {m_dac_d[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[5]}]
set_property DRIVE 12 [get_ports {m_dac_d[5]}]
set_property SLEW SLOW [get_ports {m_dac_d[5]}]
set_property DIRECTION OUT [get_ports {m_dac_d[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[6]}]
set_property DRIVE 12 [get_ports {m_dac_d[6]}]
set_property SLEW SLOW [get_ports {m_dac_d[6]}]
set_property DIRECTION OUT [get_ports {m_dac_d[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_d[7]}]
set_property DRIVE 12 [get_ports {m_dac_d[7]}]
set_property SLEW SLOW [get_ports {m_dac_d[7]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[0]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[0]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[0]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[1]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[1]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[1]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[2]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[2]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[2]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[3]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[3]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[3]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[4]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[4]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[4]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[5]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[5]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[5]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[6]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[6]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[6]}]
set_property DIRECTION OUT [get_ports {m_dac_gain_d[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_dac_gain_d[7]}]
set_property DRIVE 12 [get_ports {m_dac_gain_d[7]}]
set_property SLEW SLOW [get_ports {m_dac_gain_d[7]}]
set_property DIRECTION INOUT [get_ports {m_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[0]}]
set_property DRIVE 12 [get_ports {m_data[0]}]
set_property SLEW SLOW [get_ports {m_data[0]}]
set_property DIRECTION INOUT [get_ports {m_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[1]}]
set_property DRIVE 12 [get_ports {m_data[1]}]
set_property SLEW SLOW [get_ports {m_data[1]}]
set_property DIRECTION INOUT [get_ports {m_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[2]}]
set_property DRIVE 12 [get_ports {m_data[2]}]
set_property SLEW SLOW [get_ports {m_data[2]}]
set_property DIRECTION INOUT [get_ports {m_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[3]}]
set_property DRIVE 12 [get_ports {m_data[3]}]
set_property SLEW SLOW [get_ports {m_data[3]}]
set_property DIRECTION INOUT [get_ports {m_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[4]}]
set_property DRIVE 12 [get_ports {m_data[4]}]
set_property SLEW SLOW [get_ports {m_data[4]}]
set_property DIRECTION INOUT [get_ports {m_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[5]}]
set_property DRIVE 12 [get_ports {m_data[5]}]
set_property SLEW SLOW [get_ports {m_data[5]}]
set_property DIRECTION INOUT [get_ports {m_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[6]}]
set_property DRIVE 12 [get_ports {m_data[6]}]
set_property SLEW SLOW [get_ports {m_data[6]}]
set_property DIRECTION INOUT [get_ports {m_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_data[7]}]
set_property DRIVE 12 [get_ports {m_data[7]}]
set_property SLEW SLOW [get_ports {m_data[7]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[0]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[0]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[0]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[10]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[10]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[10]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[11]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[11]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[11]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[12]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[12]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[12]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[13]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[13]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[13]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[1]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[1]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[1]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[2]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[2]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[2]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[3]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[3]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[3]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[4]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[4]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[4]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[5]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[5]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[5]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[6]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[6]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[6]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[7]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[7]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[7]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[8]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[8]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[8]}]
set_property DIRECTION OUT [get_ports {m_ddr3_a[9]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_a[9]}]
set_property SLEW SLOW [get_ports {m_ddr3_a[9]}]
set_property DIRECTION OUT [get_ports {m_ddr3_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_ba[0]}]
set_property SLEW SLOW [get_ports {m_ddr3_ba[0]}]
set_property DIRECTION OUT [get_ports {m_ddr3_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_ba[1]}]
set_property SLEW SLOW [get_ports {m_ddr3_ba[1]}]
set_property DIRECTION OUT [get_ports {m_ddr3_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_ba[2]}]
set_property SLEW SLOW [get_ports {m_ddr3_ba[2]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[0]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[0]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[0]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[10]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[10]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[10]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[11]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[11]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[11]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[12]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[12]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[12]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[13]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[13]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[13]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[14]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[14]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[14]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[15]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[15]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[15]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[1]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[1]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[1]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[2]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[2]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[2]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[3]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[3]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[3]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[4]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[4]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[4]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[5]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[5]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[5]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[6]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[6]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[6]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[7]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[7]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[7]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[8]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[8]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[8]}]
set_property DIRECTION INOUT [get_ports {m_ddr3_dq[9]}]
set_property IOSTANDARD SSTL15 [get_ports {m_ddr3_dq[9]}]
set_property SLEW SLOW [get_ports {m_ddr3_dq[9]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[0]}]
set_property DRIVE 12 [get_ports {m_debug_header[0]}]
set_property SLEW SLOW [get_ports {m_debug_header[0]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[10]}]
set_property DRIVE 12 [get_ports {m_debug_header[10]}]
set_property SLEW SLOW [get_ports {m_debug_header[10]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[11]}]
set_property DRIVE 12 [get_ports {m_debug_header[11]}]
set_property SLEW SLOW [get_ports {m_debug_header[11]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[12]}]
set_property DRIVE 12 [get_ports {m_debug_header[12]}]
set_property SLEW SLOW [get_ports {m_debug_header[12]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[13]}]
set_property DRIVE 12 [get_ports {m_debug_header[13]}]
set_property SLEW SLOW [get_ports {m_debug_header[13]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[14]}]
set_property DRIVE 12 [get_ports {m_debug_header[14]}]
set_property SLEW SLOW [get_ports {m_debug_header[14]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[15]}]
set_property DRIVE 12 [get_ports {m_debug_header[15]}]
set_property SLEW SLOW [get_ports {m_debug_header[15]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[1]}]
set_property DRIVE 12 [get_ports {m_debug_header[1]}]
set_property SLEW SLOW [get_ports {m_debug_header[1]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[2]}]
set_property DRIVE 12 [get_ports {m_debug_header[2]}]
set_property SLEW SLOW [get_ports {m_debug_header[2]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[3]}]
set_property DRIVE 12 [get_ports {m_debug_header[3]}]
set_property SLEW SLOW [get_ports {m_debug_header[3]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[4]}]
set_property DRIVE 12 [get_ports {m_debug_header[4]}]
set_property SLEW SLOW [get_ports {m_debug_header[4]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[5]}]
set_property DRIVE 12 [get_ports {m_debug_header[5]}]
set_property SLEW SLOW [get_ports {m_debug_header[5]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[6]}]
set_property DRIVE 12 [get_ports {m_debug_header[6]}]
set_property SLEW SLOW [get_ports {m_debug_header[6]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[7]}]
set_property DRIVE 12 [get_ports {m_debug_header[7]}]
set_property SLEW SLOW [get_ports {m_debug_header[7]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[8]}]
set_property DRIVE 12 [get_ports {m_debug_header[8]}]
set_property SLEW SLOW [get_ports {m_debug_header[8]}]
set_property DIRECTION INOUT [get_ports {m_debug_header[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_header[9]}]
set_property DRIVE 12 [get_ports {m_debug_header[9]}]
set_property SLEW SLOW [get_ports {m_debug_header[9]}]
set_property DIRECTION OUT [get_ports {m_debug_led[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[0]}]
set_property DRIVE 16 [get_ports {m_debug_led[0]}]
set_property SLEW SLOW [get_ports {m_debug_led[0]}]
set_property DIRECTION OUT [get_ports {m_debug_led[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[1]}]
set_property DRIVE 16 [get_ports {m_debug_led[1]}]
set_property SLEW SLOW [get_ports {m_debug_led[1]}]
set_property DIRECTION OUT [get_ports {m_debug_led[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[2]}]
set_property DRIVE 16 [get_ports {m_debug_led[2]}]
set_property SLEW SLOW [get_ports {m_debug_led[2]}]
set_property DIRECTION OUT [get_ports {m_debug_led[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[3]}]
set_property DRIVE 16 [get_ports {m_debug_led[3]}]
set_property SLEW SLOW [get_ports {m_debug_led[3]}]
set_property DIRECTION OUT [get_ports {m_debug_led[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[4]}]
set_property DRIVE 16 [get_ports {m_debug_led[4]}]
set_property SLEW SLOW [get_ports {m_debug_led[4]}]
set_property DIRECTION OUT [get_ports {m_debug_led[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[5]}]
set_property DRIVE 16 [get_ports {m_debug_led[5]}]
set_property SLEW SLOW [get_ports {m_debug_led[5]}]
set_property DIRECTION OUT [get_ports {m_debug_led[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[6]}]
set_property DRIVE 16 [get_ports {m_debug_led[6]}]
set_property SLEW SLOW [get_ports {m_debug_led[6]}]
set_property DIRECTION OUT [get_ports {m_debug_led[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_led[7]}]
set_property DRIVE 16 [get_ports {m_debug_led[7]}]
set_property SLEW SLOW [get_ports {m_debug_led[7]}]
set_property DIRECTION IN [get_ports {m_debug_sw[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[0]}]
set_property DIRECTION IN [get_ports {m_debug_sw[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[1]}]
set_property DIRECTION IN [get_ports {m_debug_sw[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[2]}]
set_property DIRECTION IN [get_ports {m_debug_sw[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[3]}]
set_property DIRECTION IN [get_ports {m_debug_sw[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[4]}]
set_property DIRECTION IN [get_ports {m_debug_sw[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[5]}]
set_property DIRECTION IN [get_ports {m_debug_sw[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[6]}]
set_property DIRECTION IN [get_ports {m_debug_sw[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_debug_sw[7]}]
set_property DIRECTION OUT [get_ports {m_hdmi_d[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {m_hdmi_d[0]}]
set_property DIRECTION OUT [get_ports {m_hdmi_d[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {m_hdmi_d[1]}]
set_property DIRECTION OUT [get_ports {m_hdmi_d[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {m_hdmi_d[2]}]
set_property DIRECTION OUT [get_ports {m_hdmi_d_n[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {m_hdmi_d_n[0]}]
set_property DIRECTION OUT [get_ports {m_hdmi_d_n[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {m_hdmi_d_n[1]}]
set_property DIRECTION OUT [get_ports {m_hdmi_d_n[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {m_hdmi_d_n[2]}]
set_property DIRECTION INOUT [get_ports {m_spi_dq[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_spi_dq[0]}]
set_property DRIVE 12 [get_ports {m_spi_dq[0]}]
set_property SLEW SLOW [get_ports {m_spi_dq[0]}]
set_property DIRECTION INOUT [get_ports {m_spi_dq[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_spi_dq[1]}]
set_property DRIVE 12 [get_ports {m_spi_dq[1]}]
set_property SLEW SLOW [get_ports {m_spi_dq[1]}]
set_property DIRECTION INOUT [get_ports {m_spi_dq[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_spi_dq[2]}]
set_property DRIVE 12 [get_ports {m_spi_dq[2]}]
set_property SLEW SLOW [get_ports {m_spi_dq[2]}]
set_property DIRECTION INOUT [get_ports {m_spi_dq[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_spi_dq[3]}]
set_property DRIVE 12 [get_ports {m_spi_dq[3]}]
set_property SLEW SLOW [get_ports {m_spi_dq[3]}]
set_property DIRECTION OUT [get_ports {m_sram_a[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[0]}]
set_property DRIVE 12 [get_ports {m_sram_a[0]}]
set_property SLEW SLOW [get_ports {m_sram_a[0]}]
set_property DIRECTION OUT [get_ports {m_sram_a[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[10]}]
set_property DRIVE 12 [get_ports {m_sram_a[10]}]
set_property SLEW SLOW [get_ports {m_sram_a[10]}]
set_property DIRECTION OUT [get_ports {m_sram_a[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[11]}]
set_property DRIVE 12 [get_ports {m_sram_a[11]}]
set_property SLEW SLOW [get_ports {m_sram_a[11]}]
set_property DIRECTION OUT [get_ports {m_sram_a[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[12]}]
set_property DRIVE 12 [get_ports {m_sram_a[12]}]
set_property SLEW SLOW [get_ports {m_sram_a[12]}]
set_property DIRECTION OUT [get_ports {m_sram_a[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[13]}]
set_property DRIVE 12 [get_ports {m_sram_a[13]}]
set_property SLEW SLOW [get_ports {m_sram_a[13]}]
set_property DIRECTION OUT [get_ports {m_sram_a[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[14]}]
set_property DRIVE 12 [get_ports {m_sram_a[14]}]
set_property SLEW SLOW [get_ports {m_sram_a[14]}]
set_property DIRECTION OUT [get_ports {m_sram_a[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[15]}]
set_property DRIVE 12 [get_ports {m_sram_a[15]}]
set_property SLEW SLOW [get_ports {m_sram_a[15]}]
set_property DIRECTION OUT [get_ports {m_sram_a[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[16]}]
set_property DRIVE 12 [get_ports {m_sram_a[16]}]
set_property SLEW SLOW [get_ports {m_sram_a[16]}]
set_property DIRECTION OUT [get_ports {m_sram_a[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[17]}]
set_property DRIVE 12 [get_ports {m_sram_a[17]}]
set_property SLEW SLOW [get_ports {m_sram_a[17]}]
set_property DIRECTION OUT [get_ports {m_sram_a[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[18]}]
set_property DRIVE 12 [get_ports {m_sram_a[18]}]
set_property SLEW SLOW [get_ports {m_sram_a[18]}]
set_property DIRECTION OUT [get_ports {m_sram_a[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[1]}]
set_property DRIVE 12 [get_ports {m_sram_a[1]}]
set_property SLEW SLOW [get_ports {m_sram_a[1]}]
set_property DIRECTION OUT [get_ports {m_sram_a[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[2]}]
set_property DRIVE 12 [get_ports {m_sram_a[2]}]
set_property SLEW SLOW [get_ports {m_sram_a[2]}]
set_property DIRECTION OUT [get_ports {m_sram_a[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[3]}]
set_property DRIVE 12 [get_ports {m_sram_a[3]}]
set_property SLEW SLOW [get_ports {m_sram_a[3]}]
set_property DIRECTION OUT [get_ports {m_sram_a[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[4]}]
set_property DRIVE 12 [get_ports {m_sram_a[4]}]
set_property SLEW SLOW [get_ports {m_sram_a[4]}]
set_property DIRECTION OUT [get_ports {m_sram_a[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[5]}]
set_property DRIVE 12 [get_ports {m_sram_a[5]}]
set_property SLEW SLOW [get_ports {m_sram_a[5]}]
set_property DIRECTION OUT [get_ports {m_sram_a[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[6]}]
set_property DRIVE 12 [get_ports {m_sram_a[6]}]
set_property SLEW SLOW [get_ports {m_sram_a[6]}]
set_property DIRECTION OUT [get_ports {m_sram_a[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[7]}]
set_property DRIVE 12 [get_ports {m_sram_a[7]}]
set_property SLEW SLOW [get_ports {m_sram_a[7]}]
set_property DIRECTION OUT [get_ports {m_sram_a[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[8]}]
set_property DRIVE 12 [get_ports {m_sram_a[8]}]
set_property SLEW SLOW [get_ports {m_sram_a[8]}]
set_property DIRECTION OUT [get_ports {m_sram_a[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_a[9]}]
set_property DRIVE 12 [get_ports {m_sram_a[9]}]
set_property SLEW SLOW [get_ports {m_sram_a[9]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[0]}]
set_property DRIVE 12 [get_ports {m_sram_io[0]}]
set_property SLEW SLOW [get_ports {m_sram_io[0]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[1]}]
set_property DRIVE 12 [get_ports {m_sram_io[1]}]
set_property SLEW SLOW [get_ports {m_sram_io[1]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[2]}]
set_property DRIVE 12 [get_ports {m_sram_io[2]}]
set_property SLEW SLOW [get_ports {m_sram_io[2]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[3]}]
set_property DRIVE 12 [get_ports {m_sram_io[3]}]
set_property SLEW SLOW [get_ports {m_sram_io[3]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[4]}]
set_property DRIVE 12 [get_ports {m_sram_io[4]}]
set_property SLEW SLOW [get_ports {m_sram_io[4]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[5]}]
set_property DRIVE 12 [get_ports {m_sram_io[5]}]
set_property SLEW SLOW [get_ports {m_sram_io[5]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[6]}]
set_property DRIVE 12 [get_ports {m_sram_io[6]}]
set_property SLEW SLOW [get_ports {m_sram_io[6]}]
set_property DIRECTION INOUT [get_ports {m_sram_io[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_sram_io[7]}]
set_property DRIVE 12 [get_ports {m_sram_io[7]}]
set_property SLEW SLOW [get_ports {m_sram_io[7]}]
set_property DIRECTION IN [get_ports {m_usb_ctl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_ctl[0]}]
set_property DIRECTION IN [get_ports {m_usb_ctl[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_ctl[1]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[0]}]
set_property DRIVE 12 [get_ports {m_usb_pa[0]}]
set_property SLEW SLOW [get_ports {m_usb_pa[0]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[1]}]
set_property DRIVE 12 [get_ports {m_usb_pa[1]}]
set_property SLEW SLOW [get_ports {m_usb_pa[1]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[2]}]
set_property DRIVE 12 [get_ports {m_usb_pa[2]}]
set_property SLEW SLOW [get_ports {m_usb_pa[2]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[3]}]
set_property DRIVE 12 [get_ports {m_usb_pa[3]}]
set_property SLEW SLOW [get_ports {m_usb_pa[3]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[4]}]
set_property DRIVE 12 [get_ports {m_usb_pa[4]}]
set_property SLEW SLOW [get_ports {m_usb_pa[4]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[5]}]
set_property DRIVE 12 [get_ports {m_usb_pa[5]}]
set_property SLEW SLOW [get_ports {m_usb_pa[5]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[6]}]
set_property DRIVE 12 [get_ports {m_usb_pa[6]}]
set_property SLEW SLOW [get_ports {m_usb_pa[6]}]
set_property DIRECTION INOUT [get_ports {m_usb_pa[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pa[7]}]
set_property DRIVE 12 [get_ports {m_usb_pa[7]}]
set_property SLEW SLOW [get_ports {m_usb_pa[7]}]
set_property DIRECTION INOUT [get_ports {m_usb_pe0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pe0[0]}]
set_property DRIVE 12 [get_ports {m_usb_pe0[0]}]
set_property SLEW SLOW [get_ports {m_usb_pe0[0]}]
set_property DIRECTION INOUT [get_ports {m_usb_pe0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pe0[1]}]
set_property DRIVE 12 [get_ports {m_usb_pe0[1]}]
set_property SLEW SLOW [get_ports {m_usb_pe0[1]}]
set_property DIRECTION INOUT [get_ports {m_usb_pe0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pe0[2]}]
set_property DRIVE 12 [get_ports {m_usb_pe0[2]}]
set_property SLEW SLOW [get_ports {m_usb_pe0[2]}]
set_property DIRECTION INOUT [get_ports {m_usb_pe0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pe0[3]}]
set_property DRIVE 12 [get_ports {m_usb_pe0[3]}]
set_property SLEW SLOW [get_ports {m_usb_pe0[3]}]
set_property DIRECTION INOUT [get_ports {m_usb_pe0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pe0[4]}]
set_property DRIVE 12 [get_ports {m_usb_pe0[4]}]
set_property SLEW SLOW [get_ports {m_usb_pe0[4]}]
set_property DIRECTION INOUT [get_ports {m_usb_pe0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pe0[5]}]
set_property DRIVE 12 [get_ports {m_usb_pe0[5]}]
set_property SLEW SLOW [get_ports {m_usb_pe0[5]}]
set_property DIRECTION INOUT [get_ports {m_usb_pe0[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_pe0[6]}]
set_property DRIVE 12 [get_ports {m_usb_pe0[6]}]
set_property SLEW SLOW [get_ports {m_usb_pe0[6]}]
set_property DIRECTION OUT [get_ports {m_usb_rdy[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rdy[0]}]
set_property DRIVE 12 [get_ports {m_usb_rdy[0]}]
set_property SLEW SLOW [get_ports {m_usb_rdy[0]}]
set_property DIRECTION OUT [get_ports {m_usb_rdy[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rdy[1]}]
set_property DRIVE 12 [get_ports {m_usb_rdy[1]}]
set_property SLEW SLOW [get_ports {m_usb_rdy[1]}]
set_property DIRECTION OUT [get_ports {m_usb_rdy[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rdy[2]}]
set_property DRIVE 12 [get_ports {m_usb_rdy[2]}]
set_property SLEW SLOW [get_ports {m_usb_rdy[2]}]
set_property DIRECTION OUT [get_ports {m_usb_rdy[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rdy[3]}]
set_property DRIVE 12 [get_ports {m_usb_rdy[3]}]
set_property SLEW SLOW [get_ports {m_usb_rdy[3]}]
set_property DIRECTION OUT [get_ports {m_usb_rdy[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rdy[4]}]
set_property DRIVE 12 [get_ports {m_usb_rdy[4]}]
set_property SLEW SLOW [get_ports {m_usb_rdy[4]}]
set_property DIRECTION OUT [get_ports {m_usb_rdy[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rdy[5]}]
set_property DRIVE 12 [get_ports {m_usb_rdy[5]}]
set_property SLEW SLOW [get_ports {m_usb_rdy[5]}]
set_property DIRECTION OUT [get_ports {m_usb_rxd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rxd[0]}]
set_property DRIVE 12 [get_ports {m_usb_rxd[0]}]
set_property SLEW SLOW [get_ports {m_usb_rxd[0]}]
set_property DIRECTION OUT [get_ports {m_usb_rxd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_rxd[1]}]
set_property DRIVE 12 [get_ports {m_usb_rxd[1]}]
set_property SLEW SLOW [get_ports {m_usb_rxd[1]}]
set_property DIRECTION OUT [get_ports {m_usb_t[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_t[0]}]
set_property DRIVE 12 [get_ports {m_usb_t[0]}]
set_property SLEW SLOW [get_ports {m_usb_t[0]}]
set_property DIRECTION OUT [get_ports {m_usb_t[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_t[1]}]
set_property DRIVE 12 [get_ports {m_usb_t[1]}]
set_property SLEW SLOW [get_ports {m_usb_t[1]}]
set_property DIRECTION OUT [get_ports {m_usb_t[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_t[2]}]
set_property DRIVE 12 [get_ports {m_usb_t[2]}]
set_property SLEW SLOW [get_ports {m_usb_t[2]}]
set_property DIRECTION IN [get_ports {m_usb_txd[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_txd[0]}]
set_property DIRECTION IN [get_ports {m_usb_txd[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {m_usb_txd[1]}]
set_property DIRECTION OUT [get_ports m_HDMI_CEC]
set_property IOSTANDARD LVCMOS33 [get_ports m_HDMI_CEC]
set_property DRIVE 12 [get_ports m_HDMI_CEC]
set_property SLEW SLOW [get_ports m_HDMI_CEC]
set_property DIRECTION OUT [get_ports m_HDMI_CLK]
set_property IOSTANDARD TMDS_33 [get_ports m_HDMI_CLK]
set_property DIRECTION OUT [get_ports m_HDMI_CLK_N]
set_property IOSTANDARD TMDS_33 [get_ports m_HDMI_CLK_N]
set_property DIRECTION OUT [get_ports m_HDMI_CT_HPD]
set_property IOSTANDARD LVCMOS33 [get_ports m_HDMI_CT_HPD]
set_property DRIVE 12 [get_ports m_HDMI_CT_HPD]
set_property SLEW SLOW [get_ports m_HDMI_CT_HPD]
set_property DIRECTION IN [get_ports m_HDMI_HOTPLUG]
set_property IOSTANDARD LVCMOS33 [get_ports m_HDMI_HOTPLUG]
set_property DIRECTION OUT [get_ports m_HDMI_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports m_HDMI_SCL]
set_property DRIVE 12 [get_ports m_HDMI_SCL]
set_property SLEW FAST [get_ports m_HDMI_SCL]
set_property DIRECTION INOUT [get_ports m_HDMI_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports m_HDMI_SDA]
set_property DRIVE 12 [get_ports m_HDMI_SDA]
set_property SLEW SLOW [get_ports m_HDMI_SDA]
set_property DIRECTION OUT [get_ports m_SPI_S_B]
set_property IOSTANDARD LVCMOS33 [get_ports m_SPI_S_B]
set_property DRIVE 12 [get_ports m_SPI_S_B]
set_property SLEW SLOW [get_ports m_SPI_S_B]
set_property DIRECTION OUT [get_ports m_SRAM_CE_B]
set_property IOSTANDARD LVCMOS33 [get_ports m_SRAM_CE_B]
set_property DRIVE 12 [get_ports m_SRAM_CE_B]
set_property SLEW SLOW [get_ports m_SRAM_CE_B]
set_property DIRECTION OUT [get_ports m_SRAM_OE_B]
set_property IOSTANDARD LVCMOS33 [get_ports m_SRAM_OE_B]
set_property DRIVE 12 [get_ports m_SRAM_OE_B]
set_property SLEW SLOW [get_ports m_SRAM_OE_B]
set_property DIRECTION OUT [get_ports m_SRAM_WE_B]
set_property IOSTANDARD LVCMOS33 [get_ports m_SRAM_WE_B]
set_property DRIVE 12 [get_ports m_SRAM_WE_B]
set_property SLEW SLOW [get_ports m_SRAM_WE_B]
set_property DIRECTION IN [get_ports m_USB_CLKOUT]
set_property IOSTANDARD LVCMOS33 [get_ports m_USB_CLKOUT]
set_property DIRECTION OUT [get_ports m_USB_IFCLK]
set_property IOSTANDARD LVCMOS33 [get_ports m_USB_IFCLK]
set_property DRIVE 12 [get_ports m_USB_IFCLK]
set_property SLEW FAST [get_ports m_USB_IFCLK]
set_property DIRECTION OUT [get_ports m_adc_clk]
set_property IOSTANDARD LVCMOS33 [get_ports m_adc_clk]
set_property DRIVE 12 [get_ports m_adc_clk]
set_property SLEW FAST [get_ports m_adc_clk]
set_property DIRECTION OUT [get_ports m_adc_lvds_csb]
set_property IOSTANDARD LVCMOS25 [get_ports m_adc_lvds_csb]
set_property DRIVE 12 [get_ports m_adc_lvds_csb]
set_property SLEW SLOW [get_ports m_adc_lvds_csb]
set_property DIRECTION IN [get_ports m_adc_lvds_da]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_da]
set_property DIRECTION IN [get_ports m_adc_lvds_da_n]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_da_n]
set_property DIRECTION IN [get_ports m_adc_lvds_db]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_db]
set_property DIRECTION IN [get_ports m_adc_lvds_db_n]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_db_n]
set_property DIRECTION IN [get_ports m_adc_lvds_dco]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_dco]
set_property DIRECTION IN [get_ports m_adc_lvds_dco_n]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_dco_n]
set_property DIRECTION IN [get_ports m_adc_lvds_fco]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_fco]
set_property DIRECTION IN [get_ports m_adc_lvds_fco_n]
set_property IOSTANDARD LVDS_25 [get_ports m_adc_lvds_fco_n]
set_property DIRECTION OUT [get_ports m_adc_lvds_reset]
set_property IOSTANDARD LVCMOS25 [get_ports m_adc_lvds_reset]
set_property DRIVE 12 [get_ports m_adc_lvds_reset]
set_property SLEW SLOW [get_ports m_adc_lvds_reset]
set_property DIRECTION OUT [get_ports m_adc_lvds_sclk]
set_property IOSTANDARD LVCMOS25 [get_ports m_adc_lvds_sclk]
set_property DRIVE 12 [get_ports m_adc_lvds_sclk]
set_property SLEW FAST [get_ports m_adc_lvds_sclk]
set_property DIRECTION INOUT [get_ports m_adc_lvds_sdio]
set_property IOSTANDARD LVCMOS25 [get_ports m_adc_lvds_sdio]
set_property DRIVE 12 [get_ports m_adc_lvds_sdio]
set_property SLEW SLOW [get_ports m_adc_lvds_sdio]
set_property DIRECTION OUT [get_ports m_adc_pwrdwn]
set_property IOSTANDARD LVCMOS33 [get_ports m_adc_pwrdwn]
set_property DRIVE 12 [get_ports m_adc_pwrdwn]
set_property SLEW SLOW [get_ports m_adc_pwrdwn]
set_property DIRECTION IN [get_ports m_cmd_data]
set_property IOSTANDARD LVCMOS33 [get_ports m_cmd_data]
set_property DIRECTION OUT [get_ports m_dac_clk]
set_property IOSTANDARD LVCMOS33 [get_ports m_dac_clk]
set_property DRIVE 12 [get_ports m_dac_clk]
set_property SLEW FAST [get_ports m_dac_clk]
set_property DIRECTION OUT [get_ports m_dac_gain_clk]
set_property IOSTANDARD LVCMOS33 [get_ports m_dac_gain_clk]
set_property DRIVE 12 [get_ports m_dac_gain_clk]
set_property SLEW FAST [get_ports m_dac_gain_clk]
set_property DIRECTION OUT [get_ports m_ddr3_cas_b]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_cas_b]
set_property SLEW SLOW [get_ports m_ddr3_cas_b]
set_property DIRECTION OUT [get_ports m_ddr3_ck]
set_property IOSTANDARD DIFF_SSTL15 [get_ports m_ddr3_ck]
set_property SLEW FAST [get_ports m_ddr3_ck]
set_property DIRECTION OUT [get_ports m_ddr3_ck_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports m_ddr3_ck_n]
set_property SLEW FAST [get_ports m_ddr3_ck_n]
set_property DIRECTION OUT [get_ports m_ddr3_cke]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_cke]
set_property SLEW SLOW [get_ports m_ddr3_cke]
set_property DIRECTION OUT [get_ports m_ddr3_cs_b]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_cs_b]
set_property SLEW SLOW [get_ports m_ddr3_cs_b]
set_property DIRECTION OUT [get_ports m_ddr3_ldm]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_ldm]
set_property SLEW SLOW [get_ports m_ddr3_ldm]
set_property DIRECTION INOUT [get_ports m_ddr3_ldqs]
set_property IOSTANDARD DIFF_SSTL15 [get_ports m_ddr3_ldqs]
set_property SLEW SLOW [get_ports m_ddr3_ldqs]
set_property DIRECTION INOUT [get_ports m_ddr3_ldqs_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports m_ddr3_ldqs_n]
set_property SLEW SLOW [get_ports m_ddr3_ldqs_n]
set_property DIRECTION OUT [get_ports m_ddr3_odt]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_odt]
set_property SLEW SLOW [get_ports m_ddr3_odt]
set_property DIRECTION OUT [get_ports m_ddr3_ras_b]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_ras_b]
set_property SLEW SLOW [get_ports m_ddr3_ras_b]
set_property DIRECTION OUT [get_ports m_ddr3_reset_b]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_reset_b]
set_property SLEW SLOW [get_ports m_ddr3_reset_b]
set_property DIRECTION OUT [get_ports m_ddr3_udm]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_udm]
set_property SLEW SLOW [get_ports m_ddr3_udm]
set_property DIRECTION INOUT [get_ports m_ddr3_udqs]
set_property IOSTANDARD DIFF_SSTL15 [get_ports m_ddr3_udqs]
set_property SLEW SLOW [get_ports m_ddr3_udqs]
set_property DIRECTION INOUT [get_ports m_ddr3_udqs_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports m_ddr3_udqs_n]
set_property SLEW SLOW [get_ports m_ddr3_udqs_n]
set_property DIRECTION OUT [get_ports m_ddr3_we_b]
set_property IOSTANDARD SSTL15 [get_ports m_ddr3_we_b]
set_property SLEW SLOW [get_ports m_ddr3_we_b]
set_property DIRECTION IN [get_ports m_fpga_clk]
set_property IOSTANDARD LVCMOS33 [get_ports m_fpga_clk]
set_property DIRECTION IN [get_ports m_fpga_reset]
set_property IOSTANDARD LVCMOS33 [get_ports m_fpga_reset]
set_property DIRECTION IN [get_ports m_oe_b]
set_property IOSTANDARD LVCMOS33 [get_ports m_oe_b]
set_property DIRECTION IN [get_ports m_ren]
set_property IOSTANDARD LVCMOS33 [get_ports m_ren]
set_property DIRECTION IN [get_ports m_wen]
set_property IOSTANDARD LVCMOS33 [get_ports m_wen]
#revert back to original instance
current_instance -quiet
