// Seed: 2135541308
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  assign id_4 = 1;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_3.id_2 = 0;
endmodule
module module_3 (
    input wand id_0,
    input tri1 id_1
    , id_14,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    output tri0 id_5,
    output uwire id_6,
    output wire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri id_11,
    output uwire id_12
);
  supply0 id_15 = 1;
  nor primCall (id_7, id_16, id_0, id_14, id_8, id_11, id_10, id_15, id_9);
  wire id_16;
  module_2 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14,
      id_16
  );
  wand id_17 = 1;
endmodule
