Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bit_halfadder_module_test_behav xil_defaultlib.bit_halfadder_module_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_module
Compiling module xil_defaultlib.and_module
Compiling module xil_defaultlib.bit_halfadder_module
Compiling module xil_defaultlib.bit_halfadder_module_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bit_halfadder_module_test_behav
