{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684404645042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684404645042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 19:10:44 2023 " "Processing started: Thu May 18 19:10:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684404645042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404645042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404645042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684404645157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684404645157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684404648598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC simple_pipeline.v(47) " "Verilog HDL Declaration information at simple_pipeline.v(47): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684404648605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR br simple_pipeline.v(67) " "Verilog HDL Declaration information at simple_pipeline.v(67): object \"BR\" differs only in case from object \"br\" in the same scope" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684404648605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_pipeline.v 22 22 " "Found 22 design units, including 22 entities, in source file simple_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "4 register2 " "Found entity 4: register2" {  } { { "register2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "5 shifter " "Found entity 5: shifter" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "6 PC " "Found entity 6: PC" {  } { { "PC.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "7 phasecounter " "Found entity 7: phasecounter" {  } { { "phasecounter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "8 phase3ctl " "Found entity 8: phase3ctl" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "9 phase4ctl " "Found entity 9: phase4ctl" {  } { { "phase4ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase4ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "10 phase5ctl " "Found entity 10: phase5ctl" {  } { { "phase5ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase5ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "11 ctl " "Found entity 11: ctl" {  } { { "ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "12 branch " "Found entity 12: branch" {  } { { "branch.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "13 RemoveChattering " "Found entity 13: RemoveChattering" {  } { { "RemoveChattering.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "14 counta2 " "Found entity 14: counta2" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "15 counta3 " "Found entity 15: counta3" {  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "16 segLED " "Found entity 16: segLED" {  } { { "segLED.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/segLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "17 divider " "Found entity 17: divider" {  } { { "divider.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "18 display " "Found entity 18: display" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "19 SEVENSEG_LED " "Found entity 19: SEVENSEG_LED" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "20 number " "Found entity 20: number" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "21 forwardingunit " "Found entity 21: forwardingunit" {  } { { "forwardingunit.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/forwardingunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""} { "Info" "ISGN_ENTITY_NAME" "22 simple_pipeline " "Found entity 22: simple_pipeline" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AS_BC simple_pipeline.v(81) " "Verilog HDL Implicit Net warning at simple_pipeline.v(81): created implicit net for \"AS_BC\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcout simple_pipeline.v(155) " "Verilog HDL Implicit Net warning at simple_pipeline.v(155): created implicit net for \"pcout\"" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_pipeline " "Elaborating entity \"simple_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684404648685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcout simple_pipeline.v(155) " "Verilog HDL or VHDL warning at simple_pipeline.v(155): object \"pcout\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404648686 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCIn simple_pipeline.v(47) " "Verilog HDL or VHDL warning at simple_pipeline.v(47): object \"PCIn\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404648686 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_wire1 simple_pipeline.v(52) " "Verilog HDL or VHDL warning at simple_pipeline.v(52): object \"opcode_wire1\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404648686 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_wire2 simple_pipeline.v(52) " "Verilog HDL or VHDL warning at simple_pipeline.v(52): object \"opcode_wire2\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404648686 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SZCV10 simple_pipeline.v(55) " "Verilog HDL or VHDL warning at simple_pipeline.v(55): object \"SZCV10\" assigned a value but never read" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404648686 "|simple_pipeline"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MemReadout simple_pipeline.v(60) " "Verilog HDL warning at simple_pipeline.v(60): object MemReadout used but never assigned" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684404648686 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(151) " "Verilog HDL assignment warning at simple_pipeline.v(151): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648689 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(152) " "Verilog HDL assignment warning at simple_pipeline.v(152): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648689 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(153) " "Verilog HDL assignment warning at simple_pipeline.v(153): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648689 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple_pipeline.v(154) " "Verilog HDL assignment warning at simple_pipeline.v(154): truncated value with size 32 to match size of target (4)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648689 "|simple_pipeline"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simple_pipeline.v(155) " "Verilog HDL assignment warning at simple_pipeline.v(155): truncated value with size 16 to match size of target (1)" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648689 "|simple_pipeline"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MemReadout 0 simple_pipeline.v(60) " "Net \"MemReadout\" at simple_pipeline.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684404648690 "|simple_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IR " "Elaborating entity \"register\" for hierarchy \"register:IR\"" {  } { { "simple_pipeline.v" "IR" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:CR2 " "Elaborating entity \"register2\" for hierarchy \"register2:CR2\"" {  } { { "simple_pipeline.v" "CR2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "simple_pipeline.v" "RF" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "simple_pipeline.v" "ALU" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648726 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(50) " "Verilog HDL Always Construct warning at ALU.v(50): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(54) " "Verilog HDL Always Construct warning at ALU.v(54): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"cond\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] ALU.v(9) " "Inferred latch for \"cond\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(9) " "Inferred latch for \"C\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(9) " "Inferred latch for \"C\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(9) " "Inferred latch for \"C\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(9) " "Inferred latch for \"C\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(9) " "Inferred latch for \"C\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(9) " "Inferred latch for \"C\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(9) " "Inferred latch for \"C\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648727 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(9) " "Inferred latch for \"C\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(9) " "Inferred latch for \"C\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(9) " "Inferred latch for \"C\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(9) " "Inferred latch for \"C\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(9) " "Inferred latch for \"C\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(9) " "Inferred latch for \"C\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(9) " "Inferred latch for \"C\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(9) " "Inferred latch for \"C\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(9) " "Inferred latch for \"C\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(9) " "Inferred latch for \"C\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648728 "|simple_pipeline|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctl ctl:ctl " "Elaborating entity \"ctl\" for hierarchy \"ctl:ctl\"" {  } { { "simple_pipeline.v" "ctl" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_wire ctl.v(9) " "Verilog HDL or VHDL warning at ctl.v(9): object \"inst_wire\" assigned a value but never read" {  } { { "ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404648734 "|simple_pipeline|ctl:ctl"}
{ "Warning" "WSGN_SEARCH_FILE" "finding_hazard.v 1 1 " "Using design file finding_hazard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 finding_hazard " "Found entity 1: finding_hazard" {  } { { "finding_hazard.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/finding_hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684404648742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finding_hazard finding_hazard:fh " "Elaborating entity \"finding_hazard\" for hierarchy \"finding_hazard:fh\"" {  } { { "simple_pipeline.v" "fh" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingunit forwardingunit:fd " "Elaborating entity \"forwardingunit\" for hierarchy \"forwardingunit:fd\"" {  } { { "simple_pipeline.v" "fd" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:sf " "Elaborating entity \"shifter\" for hierarchy \"shifter:sf\"" {  } { { "simple_pipeline.v" "sf" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(20) " "Verilog HDL Always Construct warning at shifter.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(21) " "Verilog HDL Always Construct warning at shifter.v(21): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 shifter.v(21) " "Verilog HDL assignment warning at shifter.v(21): truncated value with size 3 to match size of target (2)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(22) " "Verilog HDL Always Construct warning at shifter.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 4 to match size of target (3)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(23) " "Verilog HDL Always Construct warning at shifter.v(23): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shifter.v(23) " "Verilog HDL assignment warning at shifter.v(23): truncated value with size 5 to match size of target (4)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(24) " "Verilog HDL Always Construct warning at shifter.v(24): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 shifter.v(24) " "Verilog HDL assignment warning at shifter.v(24): truncated value with size 6 to match size of target (5)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(25) " "Verilog HDL Always Construct warning at shifter.v(25): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 shifter.v(25) " "Verilog HDL assignment warning at shifter.v(25): truncated value with size 7 to match size of target (6)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648753 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(26) " "Verilog HDL Always Construct warning at shifter.v(26): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shifter.v(26) " "Verilog HDL assignment warning at shifter.v(26): truncated value with size 8 to match size of target (7)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(27) " "Verilog HDL Always Construct warning at shifter.v(27): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shifter.v(27) " "Verilog HDL assignment warning at shifter.v(27): truncated value with size 9 to match size of target (8)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(28) " "Verilog HDL Always Construct warning at shifter.v(28): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shifter.v(28) " "Verilog HDL assignment warning at shifter.v(28): truncated value with size 10 to match size of target (9)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(29) " "Verilog HDL Always Construct warning at shifter.v(29): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 shifter.v(29) " "Verilog HDL assignment warning at shifter.v(29): truncated value with size 11 to match size of target (10)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(30) " "Verilog HDL Always Construct warning at shifter.v(30): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 shifter.v(30) " "Verilog HDL assignment warning at shifter.v(30): truncated value with size 12 to match size of target (11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(31) " "Verilog HDL Always Construct warning at shifter.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 shifter.v(31) " "Verilog HDL assignment warning at shifter.v(31): truncated value with size 13 to match size of target (12)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(32) " "Verilog HDL Always Construct warning at shifter.v(32): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 shifter.v(32) " "Verilog HDL assignment warning at shifter.v(32): truncated value with size 14 to match size of target (13)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(33) " "Verilog HDL Always Construct warning at shifter.v(33): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 shifter.v(33) " "Verilog HDL assignment warning at shifter.v(33): truncated value with size 15 to match size of target (14)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(34) " "Verilog HDL Always Construct warning at shifter.v(34): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.v(34) " "Verilog HDL assignment warning at shifter.v(34): truncated value with size 16 to match size of target (15)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(19) " "Verilog HDL Case Statement warning at shifter.v(19): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(36) " "Verilog HDL Always Construct warning at shifter.v(36): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(12) " "Verilog HDL Case Statement warning at shifter.v(12): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684404648754 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(44) " "Verilog HDL Always Construct warning at shifter.v(44): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(46) " "Verilog HDL Case Statement warning at shifter.v(46): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D shifter.v(64) " "Verilog HDL Always Construct warning at shifter.v(64): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D shifter.v(69) " "Verilog HDL Always Construct warning at shifter.v(69): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D shifter.v(11) " "Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C shifter.v(11) " "Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond shifter.v(11) " "Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable \"cond\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] shifter.v(11) " "Inferred latch for \"cond\[1\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648755 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] shifter.v(11) " "Inferred latch for \"C\[0\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] shifter.v(11) " "Inferred latch for \"C\[1\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] shifter.v(11) " "Inferred latch for \"C\[2\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] shifter.v(11) " "Inferred latch for \"C\[3\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] shifter.v(11) " "Inferred latch for \"C\[4\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] shifter.v(11) " "Inferred latch for \"C\[5\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] shifter.v(11) " "Inferred latch for \"C\[6\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] shifter.v(11) " "Inferred latch for \"C\[7\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] shifter.v(11) " "Inferred latch for \"C\[8\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] shifter.v(11) " "Inferred latch for \"C\[9\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] shifter.v(11) " "Inferred latch for \"C\[10\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] shifter.v(11) " "Inferred latch for \"C\[11\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] shifter.v(11) " "Inferred latch for \"C\[12\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] shifter.v(11) " "Inferred latch for \"C\[13\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] shifter.v(11) " "Inferred latch for \"C\[14\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] shifter.v(11) " "Inferred latch for \"C\[15\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] shifter.v(11) " "Inferred latch for \"C\[16\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] shifter.v(11) " "Inferred latch for \"C\[17\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] shifter.v(11) " "Inferred latch for \"C\[18\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] shifter.v(11) " "Inferred latch for \"C\[19\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] shifter.v(11) " "Inferred latch for \"C\[20\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] shifter.v(11) " "Inferred latch for \"C\[21\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] shifter.v(11) " "Inferred latch for \"C\[22\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] shifter.v(11) " "Inferred latch for \"C\[23\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] shifter.v(11) " "Inferred latch for \"C\[24\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] shifter.v(11) " "Inferred latch for \"C\[25\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] shifter.v(11) " "Inferred latch for \"C\[26\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] shifter.v(11) " "Inferred latch for \"C\[27\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] shifter.v(11) " "Inferred latch for \"C\[28\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] shifter.v(11) " "Inferred latch for \"C\[29\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] shifter.v(11) " "Inferred latch for \"C\[30\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] shifter.v(11) " "Inferred latch for \"D\[0\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] shifter.v(11) " "Inferred latch for \"D\[1\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] shifter.v(11) " "Inferred latch for \"D\[2\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] shifter.v(11) " "Inferred latch for \"D\[3\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] shifter.v(11) " "Inferred latch for \"D\[4\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] shifter.v(11) " "Inferred latch for \"D\[5\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] shifter.v(11) " "Inferred latch for \"D\[6\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] shifter.v(11) " "Inferred latch for \"D\[7\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] shifter.v(11) " "Inferred latch for \"D\[8\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] shifter.v(11) " "Inferred latch for \"D\[9\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] shifter.v(11) " "Inferred latch for \"D\[10\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] shifter.v(11) " "Inferred latch for \"D\[11\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] shifter.v(11) " "Inferred latch for \"D\[12\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648756 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] shifter.v(11) " "Inferred latch for \"D\[13\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648757 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] shifter.v(11) " "Inferred latch for \"D\[14\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648757 "|simple_pipeline|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] shifter.v(11) " "Inferred latch for \"D\[15\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648757 "|simple_pipeline|shifter:sf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "simple_pipeline.v" "PC" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(9) " "Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648764 "|simple_pipeline|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(20) " "Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404648765 "|simple_pipeline|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase3ctl phase3ctl:p3IFID " "Elaborating entity \"phase3ctl\" for hierarchy \"phase3ctl:p3IFID\"" {  } { { "simple_pipeline.v" "p3IFID" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase4ctl phase4ctl:p4IFID " "Elaborating entity \"phase4ctl\" for hierarchy \"phase4ctl:p4IFID\"" {  } { { "simple_pipeline.v" "p4IFID" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase5ctl phase5ctl:p5IFID " "Elaborating entity \"phase5ctl\" for hierarchy \"phase5ctl:p5IFID\"" {  } { { "simple_pipeline.v" "p5IFID" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:br " "Elaborating entity \"branch\" for hierarchy \"branch:br\"" {  } { { "simple_pipeline.v" "br" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c branch.v(5) " "Verilog HDL or VHDL warning at branch.v(5): object \"c\" assigned a value but never read" {  } { { "branch.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404648786 "|simple_pipeline|branch:br"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"ram:ram1\"" {  } { { "simple_pipeline.v" "ram1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file All_Instructions.mif " "Parameter \"init_file\" = \"All_Instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404648835 ""}  } { { "ram.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684404648835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sel1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sel1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sel1 " "Found entity 1: altsyncram_sel1" {  } { { "db/altsyncram_sel1.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_sel1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sel1 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated " "Elaborating entity \"altsyncram_sel1\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qob2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qob2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qob2 " "Found entity 1: altsyncram_qob2" {  } { { "db/altsyncram_qob2.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_qob2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404648885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404648885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qob2 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1 " "Elaborating entity \"altsyncram_qob2\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\"" {  } { { "db/altsyncram_sel1.tdf" "altsyncram1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_sel1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404648885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sel1.tdf" "mgl_prim2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_sel1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sel1.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_sel1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404649194 ""}  } { { "db/altsyncram_sel1.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_sel1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684404649194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RemoveChattering RemoveChattering:rc " "Elaborating entity \"RemoveChattering\" for hierarchy \"RemoveChattering:rc\"" {  } { { "simple_pipeline.v" "rc" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_n1 RemoveChattering.v(7) " "Verilog HDL or VHDL warning at RemoveChattering.v(7): object \"rst_n1\" assigned a value but never read" {  } { { "RemoveChattering.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684404649526 "|simple_pipeline|RemoveChattering:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RemoveChattering.v(23) " "Verilog HDL assignment warning at RemoveChattering.v(23): truncated value with size 32 to match size of target (1)" {  } { { "RemoveChattering.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649526 "|simple_pipeline|RemoveChattering:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider RemoveChattering:rc\|divider:b2 " "Elaborating entity \"divider\" for hierarchy \"RemoveChattering:rc\|divider:b2\"" {  } { { "RemoveChattering.v" "b2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counta2 counta2:c2 " "Elaborating entity \"counta2\" for hierarchy \"counta2:c2\"" {  } { { "simple_pipeline.v" "c2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counta2.v(18) " "Verilog HDL assignment warning at counta2.v(18): truncated value with size 32 to match size of target (4)" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649540 "|simple_pipeline|counta2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counta2.v(23) " "Verilog HDL assignment warning at counta2.v(23): truncated value with size 32 to match size of target (5)" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649540 "|simple_pipeline|counta2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segLED counta2:c2\|segLED:a0 " "Elaborating entity \"segLED\" for hierarchy \"counta2:c2\|segLED:a0\"" {  } { { "counta2.v" "a0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counta3 counta3:c3 " "Elaborating entity \"counta3\" for hierarchy \"counta3:c3\"" {  } { { "simple_pipeline.v" "c3" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counta3.v(18) " "Verilog HDL assignment warning at counta3.v(18): truncated value with size 32 to match size of target (4)" {  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649553 "|simple_pipeline|counta3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counta3.v(23) " "Verilog HDL assignment warning at counta3.v(23): truncated value with size 32 to match size of target (5)" {  } { { "counta3.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649554 "|simple_pipeline|counta3:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:ds " "Elaborating entity \"display\" for hierarchy \"display:ds\"" {  } { { "simple_pipeline.v" "ds" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display.v(53) " "Verilog HDL assignment warning at display.v(53): truncated value with size 32 to match size of target (6)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(54) " "Verilog HDL assignment warning at display.v(54): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(57) " "Verilog HDL assignment warning at display.v(57): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(60) " "Verilog HDL assignment warning at display.v(60): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(66) " "Verilog HDL assignment warning at display.v(66): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(69) " "Verilog HDL assignment warning at display.v(69): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(72) " "Verilog HDL assignment warning at display.v(72): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(75) " "Verilog HDL assignment warning at display.v(75): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(78) " "Verilog HDL assignment warning at display.v(78): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684404649561 "|simple_pipeline|display:ds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number display:ds\|number:reg0 " "Elaborating entity \"number\" for hierarchy \"display:ds\|number:reg0\"" {  } { { "display.v" "reg0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEG_LED display:ds\|number:reg0\|SEVENSEG_LED:l1 " "Elaborating entity \"SEVENSEG_LED\" for hierarchy \"display:ds\|number:reg0\|SEVENSEG_LED:l1\"" {  } { { "display.v" "l1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404649585 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684404649808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.18.19:10:50 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl " "2023.05.18.19:10:50 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404650944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404651698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404651748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404652223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404652312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404652402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404652501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404652505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404652506 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684404653191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/alt_sld_fab.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404653352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404653352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404653423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404653423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404653426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404653426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404653487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404653487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404653556 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404653556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404653556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404653618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404653618 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div1\"" {  } { { "counta2.v" "Div1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod2\"" {  } { { "counta2.v" "Mod2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div0\"" {  } { { "counta2.v" "Div0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod1\"" {  } { { "counta2.v" "Mod1" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod0\"" {  } { { "counta2.v" "Mod0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div2\"" {  } { { "counta2.v" "Div2" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod3\"" {  } { { "counta2.v" "Mod3" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:ds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:ds\|Mod0\"" {  } { { "display.v" "Mod0" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404655212 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684404655212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div1\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404655233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div1 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655233 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684404655233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Mod2\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404655342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Mod2 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655342 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684404655342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div0\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404655401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div0 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655401 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684404655401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div2\"" {  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404655437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div2 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655437 ""}  } { { "counta2.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684404655437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:ds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:ds\|lpm_divide:Mod0\"" {  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404655503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:ds\|lpm_divide:Mod0 " "Instantiated megafunction \"display:ds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684404655503 ""}  } { { "display.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684404655503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_n9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684404655537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404655537 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684404655972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[15\] " "Latch ALU:ALU\|C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656014 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[12\] " "Latch ALU:ALU\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656014 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[13\] " "Latch ALU:ALU\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656014 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[14\] " "Latch ALU:ALU\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656014 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[11\] " "Latch ALU:ALU\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656014 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[8\] " "Latch ALU:ALU\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656014 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[9\] " "Latch ALU:ALU\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656014 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[10\] " "Latch ALU:ALU\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[7\] " "Latch ALU:ALU\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[4\] " "Latch ALU:ALU\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[5\] " "Latch ALU:ALU\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[6\] " "Latch ALU:ALU\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[3\] " "Latch ALU:ALU\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[0\] " "Latch ALU:ALU\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[1\] " "Latch ALU:ALU\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[2\] " "Latch ALU:ALU\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[12\] " "Latch shifter:sf\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[13\] " "Latch shifter:sf\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[14\] " "Latch shifter:sf\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[16\] " "Latch ALU:ALU\|C\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|cond\[0\] " "Latch ALU:ALU\|cond\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[11\] " "Latch shifter:sf\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[8\] " "Latch shifter:sf\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[9\] " "Latch shifter:sf\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[10\] " "Latch shifter:sf\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[7\] " "Latch shifter:sf\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[4\] " "Latch shifter:sf\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[5\] " "Latch shifter:sf\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[6\] " "Latch shifter:sf\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[3\] " "Latch shifter:sf\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[0\] " "Latch shifter:sf\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[1\] " "Latch shifter:sf\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[2\] " "Latch shifter:sf\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA phase3ctl:p3IDEX\|opcodeout\[1\] " "Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX\|opcodeout\[1\]" {  } { { "phase3ctl.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684404656015 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684404656015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[0\] GND " "Pin \"out2\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[0\] GND " "Pin \"out3\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_2\[0\] GND " "Pin \"disp_2\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|disp_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_3\[0\] GND " "Pin \"disp_3\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|disp_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_4\[0\] GND " "Pin \"disp_4\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|disp_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_5\[0\] GND " "Pin \"disp_5\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|disp_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_6\[0\] GND " "Pin \"disp_6\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|disp_6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_7\[0\] GND " "Pin \"disp_7\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|disp_7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_8\[0\] GND " "Pin \"disp_8\[0\]\" is stuck at GND" {  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684404656743 "|simple_pipeline|disp_8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684404656743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404656839 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684404658861 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1684404658861 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684404658885 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684404658885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404658970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg " "Generated suppressed messages file /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404659441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684404660081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684404660081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3425 " "Implemented 3425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684404660220 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684404660220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3268 " "Implemented 3268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684404660220 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684404660220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684404660220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684404660241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 19:11:00 2023 " "Processing ended: Thu May 18 19:11:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684404660241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684404660241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684404660241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684404660241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684404660677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684404660678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 19:11:00 2023 " "Processing started: Thu May 18 19:11:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684404660678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684404660678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684404660678 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684404660694 ""}
{ "Info" "0" "" "Project  = simple_pipeline" {  } {  } 0 0 "Project  = simple_pipeline" 0 0 "Fitter" 0 0 1684404660694 ""}
{ "Info" "0" "" "Revision = simple_pipeline" {  } {  } 0 0 "Revision = simple_pipeline" 0 0 "Fitter" 0 0 1684404660694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684404660756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684404660757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_pipeline EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"simple_pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684404660785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684404660823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684404660823 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684404660940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684404660982 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684404660982 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684404660987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684404660987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684404660987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684404660987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684404660987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684404660987 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684404660988 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684404661122 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 120 " "No exact pin location assignment(s) for 1 pins of 120 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684404661376 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1684404661681 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684404661682 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684404661682 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1684404661682 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1684404661682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_pipeline.sdc " "Synopsys Design Constraints File file not found: 'simple_pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684404661689 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk20 " "Node: clk20 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 clk20 " "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 is being clocked by clk20" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|clk20"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC:PC\|pc\[11\] clk " "Register PC:PC\|pc\[11\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[0\] " "Node: phase3ctl:p3IDEX\|opcodeout\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|C\[7\] phase3ctl:p3IDEX\|opcodeout\[0\] " "Latch ALU:ALU\|C\[7\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[1\] " "Node: phase3ctl:p3IDEX\|opcodeout\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch shifter:sf\|C\[15\] phase3ctl:p3IDEX\|opcodeout\[1\] " "Latch shifter:sf\|C\[15\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[2\] " "Node: phase3ctl:p3IDEX\|opcodeout\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch shifter:sf\|D\[10\] phase3ctl:p3IDEX\|opcodeout\[2\] " "Latch shifter:sf\|D\[10\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|botton_reg " "Node: RemoveChattering:rc\|botton_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|signal RemoveChattering:rc\|botton_reg " "Register RemoveChattering:rc\|signal is being clocked by RemoveChattering:rc\|botton_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|RemoveChattering:rc|botton_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|divider:b2\|c " "Node: RemoveChattering:rc\|divider:b2\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|botton_reg RemoveChattering:rc\|divider:b2\|c " "Register RemoveChattering:rc\|botton_reg is being clocked by RemoveChattering:rc\|divider:b2\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|RemoveChattering:rc|divider:b2|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:ds\|divider:b1\|c " "Node: display:ds\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:ds\|disp_1\[2\] display:ds\|divider:b1\|c " "Register display:ds\|disp_1\[2\] is being clocked by display:ds\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|display:ds|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta2:c2\|divider:b1\|c " "Node: counta2:c2\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta2:c2\|c\[0\] counta2:c2\|divider:b1\|c " "Register counta2:c2\|c\[0\] is being clocked by counta2:c2\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|counta2:c2|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta3:c3\|divider:b1\|c " "Node: counta3:c3\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta3:c3\|c\[0\] counta3:c3\|divider:b1\|c " "Register counta3:c3\|c\[0\] is being clocked by counta3:c3\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404661692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684404661692 "|simple_pipeline|counta3:c3|divider:b1|c"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404661697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404661697 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1684404661697 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1684404661697 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684404661697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684404661697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684404661697 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1684404661697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk20~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node clk20~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "simple_pipeline.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 7000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:ds\|divider:b1\|c  " "Automatically promoted node display:ds\|divider:b1\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "divider.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shifter:sf\|WideOr8~0  " "Automatically promoted node shifter:sf\|WideOr8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 5553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|Mux18~0  " "Automatically promoted node ALU:ALU\|Mux18~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "ALU.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 5356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shifter:sf\|Mux18~0  " "Automatically promoted node shifter:sf\|Mux18~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "shifter.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 4902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counta2:c2\|divider:b1\|c  " "Automatically promoted node counta2:c2\|divider:b1\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "divider.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 1434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counta3:c3\|divider:b1\|c  " "Automatically promoted node counta3:c3\|divider:b1\|c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684404661824 ""}  } { { "divider.v" "" { Text "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684404661824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684404662087 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684404662088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684404662089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684404662091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684404662094 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684404662097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684404662097 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684404662098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684404662144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684404662146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684404662146 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1684404662155 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1684404662155 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684404662155 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 35 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 35 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 38 5 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 38 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 12 31 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 34 9 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684404662156 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1684404662156 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684404662156 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk2out\[0\] " "Node \"clk2out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk2out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684404662324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk2out\[1\] " "Node \"clk2out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk2out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684404662324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk2out\[2\] " "Node \"clk2out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk2out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684404662324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk2out\[3\] " "Node \"clk2out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk2out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684404662324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk2out\[4\] " "Node \"clk2out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk2out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684404662324 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1684404662324 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684404662325 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684404662331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684404662843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684404663144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684404663166 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684404663603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684404663603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684404663968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684404664833 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684404664833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684404664974 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1684404664974 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684404664974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684404664975 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684404665084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684404665099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684404665329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684404665330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684404665692 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684404666112 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1684404666422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.fit.smsg " "Generated suppressed messages file /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684404666553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1678 " "Peak virtual memory: 1678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684404667089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 19:11:07 2023 " "Processing ended: Thu May 18 19:11:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684404667089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684404667089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684404667089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684404667089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684404667515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684404667515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 19:11:07 2023 " "Processing started: Thu May 18 19:11:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684404667515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684404667515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684404667515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684404667651 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684404668408 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684404668430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684404668548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 19:11:08 2023 " "Processing ended: Thu May 18 19:11:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684404668548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684404668548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684404668548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684404668548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684404668625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684404668926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684404668927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 19:11:08 2023 " "Processing started: Thu May 18 19:11:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684404668927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684404668927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_pipeline -c simple_pipeline " "Command: quartus_sta simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684404668927 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684404668942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684404669015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684404669015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669054 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "The Timing Analyzer is analyzing 65 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1684404669243 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684404669295 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684404669295 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1684404669295 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1684404669295 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_pipeline.sdc " "Synopsys Design Constraints File file not found: 'simple_pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684404669302 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk20 " "Node: clk20 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 clk20 " "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 is being clocked by clk20" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|clk20"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC:PC\|pc\[11\] clk " "Register PC:PC\|pc\[11\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|botton_reg " "Node: RemoveChattering:rc\|botton_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|signal RemoveChattering:rc\|botton_reg " "Register RemoveChattering:rc\|signal is being clocked by RemoveChattering:rc\|botton_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|RemoveChattering:rc|botton_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|divider:b2\|c " "Node: RemoveChattering:rc\|divider:b2\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|botton_reg RemoveChattering:rc\|divider:b2\|c " "Register RemoveChattering:rc\|botton_reg is being clocked by RemoveChattering:rc\|divider:b2\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|RemoveChattering:rc|divider:b2|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[0\] " "Node: phase3ctl:p3IDEX\|opcodeout\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|C\[15\] phase3ctl:p3IDEX\|opcodeout\[0\] " "Latch ALU:ALU\|C\[15\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[2\] " "Node: phase3ctl:p3IDEX\|opcodeout\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch shifter:sf\|D\[11\] phase3ctl:p3IDEX\|opcodeout\[2\] " "Latch shifter:sf\|D\[11\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:ds\|divider:b1\|c " "Node: display:ds\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:ds\|disp_1\[2\] display:ds\|divider:b1\|c " "Register display:ds\|disp_1\[2\] is being clocked by display:ds\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|display:ds|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta2:c2\|divider:b1\|c " "Node: counta2:c2\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta2:c2\|c\[0\] counta2:c2\|divider:b1\|c " "Register counta2:c2\|c\[0\] is being clocked by counta2:c2\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669304 "|simple_pipeline|counta2:c2|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta3:c3\|divider:b1\|c " "Node: counta3:c3\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta3:c3\|c\[0\] counta3:c3\|divider:b1\|c " "Register counta3:c3\|c\[0\] is being clocked by counta3:c3\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669305 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669305 "|simple_pipeline|counta3:c3|divider:b1|c"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404669307 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404669307 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1684404669307 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684404669307 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1684404669319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.721 " "Worst-case setup slack is 44.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.721               0.000 altera_reserved_tck  " "   44.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.414 " "Worst-case hold slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.553 " "Worst-case recovery slack is 96.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.553               0.000 altera_reserved_tck  " "   96.553               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.250 " "Worst-case removal slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 altera_reserved_tck  " "    1.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669341 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.378 ns " "Worst Case Available Settling Time: 343.378 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669372 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669372 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684404669372 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1684404669377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684404669392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684404669725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk20 " "Node: clk20 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 clk20 " "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 is being clocked by clk20" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|clk20"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC:PC\|pc\[11\] clk " "Register PC:PC\|pc\[11\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|botton_reg " "Node: RemoveChattering:rc\|botton_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|signal RemoveChattering:rc\|botton_reg " "Register RemoveChattering:rc\|signal is being clocked by RemoveChattering:rc\|botton_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|RemoveChattering:rc|botton_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|divider:b2\|c " "Node: RemoveChattering:rc\|divider:b2\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|botton_reg RemoveChattering:rc\|divider:b2\|c " "Register RemoveChattering:rc\|botton_reg is being clocked by RemoveChattering:rc\|divider:b2\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|RemoveChattering:rc|divider:b2|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[0\] " "Node: phase3ctl:p3IDEX\|opcodeout\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|C\[15\] phase3ctl:p3IDEX\|opcodeout\[0\] " "Latch ALU:ALU\|C\[15\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[2\] " "Node: phase3ctl:p3IDEX\|opcodeout\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch shifter:sf\|D\[11\] phase3ctl:p3IDEX\|opcodeout\[2\] " "Latch shifter:sf\|D\[11\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:ds\|divider:b1\|c " "Node: display:ds\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:ds\|disp_1\[2\] display:ds\|divider:b1\|c " "Register display:ds\|disp_1\[2\] is being clocked by display:ds\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|display:ds|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta2:c2\|divider:b1\|c " "Node: counta2:c2\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta2:c2\|c\[0\] counta2:c2\|divider:b1\|c " "Register counta2:c2\|c\[0\] is being clocked by counta2:c2\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|counta2:c2|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta3:c3\|divider:b1\|c " "Node: counta3:c3\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta3:c3\|c\[0\] counta3:c3\|divider:b1\|c " "Register counta3:c3\|c\[0\] is being clocked by counta3:c3\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404669850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404669850 "|simple_pipeline|counta3:c3|divider:b1|c"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404669851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404669851 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1684404669851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.422 " "Worst-case setup slack is 45.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.422               0.000 altera_reserved_tck  " "   45.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.891 " "Worst-case recovery slack is 96.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.891               0.000 altera_reserved_tck  " "   96.891               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.114 " "Worst-case removal slack is 1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 altera_reserved_tck  " "    1.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404669878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404669878 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.304 ns " "Worst Case Available Settling Time: 344.304 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404669933 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684404669933 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1684404669939 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk20 " "Node: clk20 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 clk20 " "Register ram:ram1\|altsyncram:altsyncram_component\|altsyncram_sel1:auto_generated\|altsyncram_qob2:altsyncram1\|ram_block3a14~porta_datain_reg0 is being clocked by clk20" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|clk20"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PC:PC\|pc\[11\] clk " "Register PC:PC\|pc\[11\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|botton_reg " "Node: RemoveChattering:rc\|botton_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|signal RemoveChattering:rc\|botton_reg " "Register RemoveChattering:rc\|signal is being clocked by RemoveChattering:rc\|botton_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|RemoveChattering:rc|botton_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RemoveChattering:rc\|divider:b2\|c " "Node: RemoveChattering:rc\|divider:b2\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RemoveChattering:rc\|botton_reg RemoveChattering:rc\|divider:b2\|c " "Register RemoveChattering:rc\|botton_reg is being clocked by RemoveChattering:rc\|divider:b2\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|RemoveChattering:rc|divider:b2|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[0\] " "Node: phase3ctl:p3IDEX\|opcodeout\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|C\[15\] phase3ctl:p3IDEX\|opcodeout\[0\] " "Latch ALU:ALU\|C\[15\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase3ctl:p3IDEX\|opcodeout\[2\] " "Node: phase3ctl:p3IDEX\|opcodeout\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch shifter:sf\|D\[11\] phase3ctl:p3IDEX\|opcodeout\[2\] " "Latch shifter:sf\|D\[11\] is being clocked by phase3ctl:p3IDEX\|opcodeout\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|phase3ctl:p3IDEX|opcodeout[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:ds\|divider:b1\|c " "Node: display:ds\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:ds\|disp_1\[2\] display:ds\|divider:b1\|c " "Register display:ds\|disp_1\[2\] is being clocked by display:ds\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|display:ds|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta2:c2\|divider:b1\|c " "Node: counta2:c2\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta2:c2\|c\[0\] counta2:c2\|divider:b1\|c " "Register counta2:c2\|c\[0\] is being clocked by counta2:c2\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|counta2:c2|divider:b1|c"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counta3:c3\|divider:b1\|c " "Node: counta3:c3\|divider:b1\|c was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counta3:c3\|c\[0\] counta3:c3\|divider:b1\|c " "Register counta3:c3\|c\[0\] is being clocked by counta3:c3\|divider:b1\|c" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684404670048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1684404670048 "|simple_pipeline|counta3:c3|divider:b1|c"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404670049 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684404670049 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1684404670049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.670 " "Worst-case setup slack is 47.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.670               0.000 altera_reserved_tck  " "   47.670               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404670055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404670061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.285 " "Worst-case recovery slack is 98.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.285               0.000 altera_reserved_tck  " "   98.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404670065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.559 " "Worst-case removal slack is 0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 altera_reserved_tck  " "    0.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404670070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684404670074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684404670074 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404670104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404670104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404670104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404670104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.238 ns " "Worst Case Available Settling Time: 347.238 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404670104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1684404670104 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684404670104 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684404670381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684404670382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 39 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684404670456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 19:11:10 2023 " "Processing ended: Thu May 18 19:11:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684404670456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684404670456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684404670456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684404670456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1684404671443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684404671444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 19:11:11 2023 " "Processing started: Thu May 18 19:11:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684404671444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684404671444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_pipeline -c simple_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684404671444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1684404671609 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_pipeline.vo /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simulation/modelsim/ simulation " "Generated file simple_pipeline.vo in folder \"/export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684404672168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684404672824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 19:11:12 2023 " "Processing ended: Thu May 18 19:11:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684404672824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684404672824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684404672824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684404672824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 227 s " "Quartus Prime Full Compilation was successful. 0 errors, 227 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684404672908 ""}
