// Seed: 1018657318
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    output wire id_7,
    input wor id_8,
    output wor id_9
);
  initial begin
    disable id_11;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    output tri id_8,
    input wor id_9,
    output wire id_10,
    input wor id_11,
    input wand id_12,
    output supply1 id_13,
    input tri0 id_14
);
  assign id_13 = 1 === 1;
  module_0(
      id_0, id_2, id_7, id_13, id_2, id_4, id_7, id_8, id_4, id_10
  );
endmodule
