<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PMIK: Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PMIK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_hal_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal__def_8h_source.html">stm32f4xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f4xx__hal__rcc__ex_8h_source.html">stm32f4xx_hal_rcc_ex.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_hal_rcc.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__rcc_8h__incl.png" border="0" usemap="#_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__rcc_8h" alt=""/></div>
<map name="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__rcc_8h" id="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__rcc_8h">
<area shape="rect" title="Header file of RCC HAL module." alt="" coords="131,5,298,61"/>
<area shape="rect" href="stm32f4xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="144,184,285,211"/>
<area shape="rect" href="stm32f4xx__hal__rcc__ex_8h.html" title="Header file of RCC HAL Extension module." alt="" coords="193,109,356,136"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS STM32F4xx Device Peripheral Access Layer Header File." alt="" coords="5,259,99,285"/>
<area shape="rect" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="123,259,307,285"/>
<area shape="rect" title=" " alt="" coords="331,259,399,285"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f4xx__hal__rcc_8h__dep__incl.png" border="0" usemap="#_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__rcc_8hdep" alt=""/></div>
<map name="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__rcc_8hdep" id="_drivers_2_s_t_m32_f4xx___h_a_l___driver_2_inc_2stm32f4xx__hal__rcc_8hdep">
<area shape="rect" title="Header file of RCC HAL module." alt="" coords="1930,5,2097,61"/>
<area shape="rect" href="stm32f4xx__hal__conf_8h.html" title=" " alt="" coords="1929,109,2098,136"/>
<area shape="rect" href="stm32f4xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver." alt="" coords="1923,184,2104,225"/>
<area shape="rect" href="stm32f4xx__hal_8c.html" title="HAL module driver. This is the common part of the HAL initialization." alt="" coords="5,281,189,322"/>
<area shape="rect" href="stm32f4xx__hal__cortex_8c.html" title="CORTEX HAL module driver. This file provides firmware functions to manage the following functionaliti..." alt="" coords="214,273,381,329"/>
<area shape="rect" href="stm32f4xx__hal__dma_8c.html" title="DMA HAL module driver." alt="" coords="405,273,571,329"/>
<area shape="rect" href="stm32f4xx__hal__dma__ex_8c.html" title="DMA Extension HAL module driver This file provides firmware functions to manage the following functio..." alt="" coords="595,273,762,329"/>
<area shape="rect" href="stm32f4xx__hal__exti_8c.html" title="EXTI HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="786,273,953,329"/>
<area shape="rect" href="stm32f4xx__hal__flash_8c.html" title="FLASH HAL module driver. This file provides firmware functions to manage the following functionalitie..." alt="" coords="977,273,1143,329"/>
<area shape="rect" href="stm32f4xx__hal__flash__ex_8c.html" title="Extended FLASH HAL module driver. This file provides firmware functions to manage the following funct..." alt="" coords="1167,273,1334,329"/>
<area shape="rect" href="stm32f4xx__hal__flash__ramfunc_8c.html" title="FLASH RAMFUNC module driver. This file provides a FLASH firmware functions which should be executed f..." alt="" coords="1358,273,1525,329"/>
<area shape="rect" href="stm32f4xx__hal__gpio_8c.html" title="GPIO HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="1549,273,1715,329"/>
<area shape="rect" href="stm32f4xx__hal__i2c_8c.html" title="I2C HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="1739,273,1906,329"/>
<area shape="rect" href="stm32f4xx__hal__i2c__ex_8c.html" title="I2C Extension HAL module driver. This file provides firmware functions to manage the following functi..." alt="" coords="1930,273,2097,329"/>
<area shape="rect" href="stm32f4xx__hal__pwr_8c.html" title="PWR HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2121,273,2287,329"/>
<area shape="rect" href="stm32f4xx__hal__pwr__ex_8c.html" title="Extended PWR HAL module driver. This file provides firmware functions to manage the following functio..." alt="" coords="2311,273,2478,329"/>
<area shape="rect" href="stm32f4xx__hal__rcc_8c.html" title="RCC HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2502,273,2669,329"/>
<area shape="rect" href="stm32f4xx__hal__rcc__ex_8c.html" title="Extension RCC HAL module driver. This file provides firmware functions to manage the following functi..." alt="" coords="2693,273,2859,329"/>
<area shape="rect" href="stm32f4xx__hal__spi_8c.html" title="SPI HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="2883,273,3050,329"/>
<area shape="rect" href="stm32f4xx__hal__tim_8c.html" title="TIM HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="3074,273,3241,329"/>
<area shape="rect" href="stm32f4xx__hal__tim__ex_8c.html" title="TIM HAL module driver. This file provides firmware functions to manage the following functionalities ..." alt="" coords="3265,273,3431,329"/>
<area shape="rect" href="stm32f4xx__hal__uart_8c.html" title="UART HAL module driver. This file provides firmware functions to manage the following functionalities..." alt="" coords="3455,273,3622,329"/>
<area shape="rect" href="main_8h.html" title=": Header for main.c file. This file contains the common defines of the application." alt="" coords="4291,288,4373,315"/>
<area shape="rect" href="lcd_8h.html" title=" " alt="" coords="3613,527,3683,553"/>
<area shape="rect" href="admin_8h.html" title=" " alt="" coords="4093,527,4182,553"/>
<area shape="rect" href="main_8c.html" title=": Main program body" alt="" coords="4420,601,4505,628"/>
<area shape="rect" href="alarm_8h.html" title=" " alt="" coords="3933,452,4019,479"/>
<area shape="rect" href="flash_8h.html" title=" " alt="" coords="3507,527,3589,553"/>
<area shape="rect" href="keypad_8h.html" title=" " alt="" coords="3708,527,3804,553"/>
<area shape="rect" href="rc552_8h.html" title=" " alt="" coords="4045,377,4131,404"/>
<area shape="rect" href="gpio_8h.html" title=" " alt="" coords="4423,527,4502,553"/>
<area shape="rect" href="i2c_8h.html" title=" " alt="" coords="4397,377,4467,404"/>
<area shape="rect" href="sonar_8h.html" title=" " alt="" coords="4259,452,4346,479"/>
<area shape="rect" href="spi_8h.html" title=" " alt="" coords="4625,452,4695,479"/>
<area shape="rect" href="state__machine_8h.html" title=" " alt="" coords="3929,527,4068,553"/>
<area shape="rect" href="sys_8h.html" title=" " alt="" coords="4593,377,4668,404"/>
<area shape="rect" href="tim_8h.html" title=" " alt="" coords="4859,452,4931,479"/>
<area shape="rect" href="usart_8h.html" title=" " alt="" coords="4729,527,4812,553"/>
<area shape="rect" href="stm32f4xx__hal__msp_8c.html" title=" " alt="" coords="4692,377,4865,404"/>
<area shape="rect" href="stm32f4xx__it_8c.html" title="Interrupt Service Routines." alt="" coords="4889,377,5020,404"/>
<area shape="rect" href="admin_8c.html" title=" " alt="" coords="3953,601,4045,628"/>
<area shape="rect" href="alarm_8c.html" title=" " alt="" coords="3830,601,3919,628"/>
<area shape="rect" href="usart_8c.html" title=" " alt="" coords="4629,601,4715,628"/>
<area shape="rect" href="sonar_8c.html" title=" " alt="" coords="4258,527,4347,553"/>
<area shape="rect" href="flash_8c.html" title=" " alt="" coords="3499,601,3583,628"/>
<area shape="rect" href="gpio_8c.html" title=" " alt="" coords="4191,601,4273,628"/>
<area shape="rect" href="keypad_8c.html" title=" " alt="" coords="3707,601,3805,628"/>
<area shape="rect" href="rc552_8c.html" title=" " alt="" coords="4043,452,4133,479"/>
<area shape="rect" href="i2c_8c.html" title=" " alt="" coords="4475,452,4549,479"/>
<area shape="rect" href="lcd_8c.html" title=" " alt="" coords="3608,601,3683,628"/>
</map>
</div>
</div>
<p><a href="stm32f4xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>))</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>))</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;0x10U         /* Default HSI calibration trimming value */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga16248cbd581f020b8a8d1cf0d9f0864d">RCC_PLLP_DIV2</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b2c03c1f205addc5f52a1e740f801a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga91b2c03c1f205addc5f52a1e740f801a">RCC_PLLP_DIV4</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga91b2c03c1f205addc5f52a1e740f801a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga5ad6be8ec0a6efaa1c81fbd29017a1fa">RCC_PLLP_DIV6</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr class="separator:ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7662734bfff248c5dad97ea5f6736e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaab7662734bfff248c5dad97ea5f6736e">RCC_PLLP_DIV8</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:gaab7662734bfff248c5dad97ea5f6736e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa5dbd16ee193b62cfc42418a62f48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga1fa5dbd16ee193b62cfc42418a62f48d">RCC_SYSCLKSOURCE_PLLRCLK</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>))</td></tr>
<tr class="separator:ga1fa5dbd16ee193b62cfc42418a62f48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2aec046cc6759c3b290a3eeebe7d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#gafb2aec046cc6759c3b290a3eeebe7d75">RCC_SYSCLKSOURCE_STATUS_PLLRCLK</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>))</td></tr>
<tr class="separator:gafb2aec046cc6759c3b290a3eeebe7d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce0b2f54d103340d8c3a218e86e295d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacce0b2f54d103340d8c3a218e86e295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3715826835647795863c32f9aebad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga2e3715826835647795863c32f9aebad7">RCC_RTCCLKSOURCE_HSE_DIVX</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="separator:ga2e3715826835647795863c32f9aebad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee63256acb5637e994abf629edaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</a>&#160;&#160;&#160;0x00020300U</td></tr>
<tr class="separator:gac1ee63256acb5637e994abf629edaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga242119dd2fc5e6ec6d7c2aa239dbcb9f">RCC_RTCCLKSOURCE_HSE_DIV3</a>&#160;&#160;&#160;0x00030300U</td></tr>
<tr class="separator:ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</a>&#160;&#160;&#160;0x00040300U</td></tr>
<tr class="separator:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229473454f04d994e1ed1751d6b19e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga229473454f04d994e1ed1751d6b19e48">RCC_RTCCLKSOURCE_HSE_DIV5</a>&#160;&#160;&#160;0x00050300U</td></tr>
<tr class="separator:ga229473454f04d994e1ed1751d6b19e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae541538e57fdf779b8f16202416c799a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae541538e57fdf779b8f16202416c799a">RCC_RTCCLKSOURCE_HSE_DIV6</a>&#160;&#160;&#160;0x00060300U</td></tr>
<tr class="separator:gae541538e57fdf779b8f16202416c799a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga352febcf0ae6b14407f0e6aae66ffe11">RCC_RTCCLKSOURCE_HSE_DIV7</a>&#160;&#160;&#160;0x00070300U</td></tr>
<tr class="separator:ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0209bbf068b427617f380e8e42490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</a>&#160;&#160;&#160;0x00080300U</td></tr>
<tr class="separator:gaf4f0209bbf068b427617f380e8e42490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabded7bf1f0108152a9c2301fdbe251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gafabded7bf1f0108152a9c2301fdbe251">RCC_RTCCLKSOURCE_HSE_DIV9</a>&#160;&#160;&#160;0x00090300U</td></tr>
<tr class="separator:gafabded7bf1f0108152a9c2301fdbe251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53e5fbbd7510563393fde77cfdde411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab53e5fbbd7510563393fde77cfdde411">RCC_RTCCLKSOURCE_HSE_DIV10</a>&#160;&#160;&#160;0x000A0300U</td></tr>
<tr class="separator:gab53e5fbbd7510563393fde77cfdde411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae0ca4ffa1a26f99e377c56183ea68ec1">RCC_RTCCLKSOURCE_HSE_DIV11</a>&#160;&#160;&#160;0x000B0300U</td></tr>
<tr class="separator:gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06837111cb6294d55f681347514a233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga06837111cb6294d55f681347514a233d">RCC_RTCCLKSOURCE_HSE_DIV12</a>&#160;&#160;&#160;0x000C0300U</td></tr>
<tr class="separator:ga06837111cb6294d55f681347514a233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga2c447a815f2e116f88b604eeaa7aab0b">RCC_RTCCLKSOURCE_HSE_DIV13</a>&#160;&#160;&#160;0x000D0300U</td></tr>
<tr class="separator:ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dceac607cd03d87002cdb78b3234941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dceac607cd03d87002cdb78b3234941">RCC_RTCCLKSOURCE_HSE_DIV14</a>&#160;&#160;&#160;0x000E0300U</td></tr>
<tr class="separator:ga5dceac607cd03d87002cdb78b3234941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9594f8553a259c18fb354e903c01b041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga9594f8553a259c18fb354e903c01b041">RCC_RTCCLKSOURCE_HSE_DIV15</a>&#160;&#160;&#160;0x000F0300U</td></tr>
<tr class="separator:ga9594f8553a259c18fb354e903c01b041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</a>&#160;&#160;&#160;0x00100300U</td></tr>
<tr class="separator:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62707003a86f4c4747ae89af2e561e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga62707003a86f4c4747ae89af2e561e0c">RCC_RTCCLKSOURCE_HSE_DIV17</a>&#160;&#160;&#160;0x00110300U</td></tr>
<tr class="separator:ga62707003a86f4c4747ae89af2e561e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga264428cbc7bc54bfcd794a4027ac1f5e">RCC_RTCCLKSOURCE_HSE_DIV18</a>&#160;&#160;&#160;0x00120300U</td></tr>
<tr class="separator:ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaf2d8f6e3e5887bb5c853944fd35b677a">RCC_RTCCLKSOURCE_HSE_DIV19</a>&#160;&#160;&#160;0x00130300U</td></tr>
<tr class="separator:gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72789d4d0c5de2a7e771d538567b92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab72789d4d0c5de2a7e771d538567b92e">RCC_RTCCLKSOURCE_HSE_DIV20</a>&#160;&#160;&#160;0x00140300U</td></tr>
<tr class="separator:gab72789d4d0c5de2a7e771d538567b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a0ee7e610273af753eca611e959dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga70a0ee7e610273af753eca611e959dfc">RCC_RTCCLKSOURCE_HSE_DIV21</a>&#160;&#160;&#160;0x00150300U</td></tr>
<tr class="separator:ga70a0ee7e610273af753eca611e959dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02eac6a5a2eec79514d1637c747d69aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga02eac6a5a2eec79514d1637c747d69aa">RCC_RTCCLKSOURCE_HSE_DIV22</a>&#160;&#160;&#160;0x00160300U</td></tr>
<tr class="separator:ga02eac6a5a2eec79514d1637c747d69aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac707188b45213d39ad11e2440f77e235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac707188b45213d39ad11e2440f77e235">RCC_RTCCLKSOURCE_HSE_DIV23</a>&#160;&#160;&#160;0x00170300U</td></tr>
<tr class="separator:gac707188b45213d39ad11e2440f77e235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9c05156ca310200f3716af4209594a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gabc9c05156ca310200f3716af4209594a">RCC_RTCCLKSOURCE_HSE_DIV24</a>&#160;&#160;&#160;0x00180300U</td></tr>
<tr class="separator:gabc9c05156ca310200f3716af4209594a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79b940c2bcfee57380e23c4e893767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaef79b940c2bcfee57380e23c4e893767">RCC_RTCCLKSOURCE_HSE_DIV25</a>&#160;&#160;&#160;0x00190300U</td></tr>
<tr class="separator:gaef79b940c2bcfee57380e23c4e893767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaa3d9b9568edda64d88361e76a3a50ed0">RCC_RTCCLKSOURCE_HSE_DIV26</a>&#160;&#160;&#160;0x001A0300U</td></tr>
<tr class="separator:gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65afd29f069e2e9b607212876d7860e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga65afd29f069e2e9b607212876d7860e5">RCC_RTCCLKSOURCE_HSE_DIV27</a>&#160;&#160;&#160;0x001B0300U</td></tr>
<tr class="separator:ga65afd29f069e2e9b607212876d7860e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga28e7a9291c903b820991c3a3e80c9ae1">RCC_RTCCLKSOURCE_HSE_DIV28</a>&#160;&#160;&#160;0x001C0300U</td></tr>
<tr class="separator:ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22536498ea83e12ecd83f04d5e98858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac22536498ea83e12ecd83f04d5e98858">RCC_RTCCLKSOURCE_HSE_DIV29</a>&#160;&#160;&#160;0x001D0300U</td></tr>
<tr class="separator:gac22536498ea83e12ecd83f04d5e98858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5849760bab0f4057bd254cd022dc1a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5849760bab0f4057bd254cd022dc1a7a">RCC_RTCCLKSOURCE_HSE_DIV30</a>&#160;&#160;&#160;0x001E0300U</td></tr>
<tr class="separator:ga5849760bab0f4057bd254cd022dc1a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074ac97804136221e39f50eb4cf13e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga074ac97804136221e39f50eb4cf13e3a">RCC_RTCCLKSOURCE_HSE_DIV31</a>&#160;&#160;&#160;0x001F0300U</td></tr>
<tr class="separator:ga074ac97804136221e39f50eb4cf13e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a></td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a></td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a></td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gab9dac03733c3c5bd8877ef43bff3d5f4">RCC_MCODIV_3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga67292dd05ceb8189ec439d4ac4d58b88">RCC_MCODIV_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a></td></tr>
<tr class="separator:ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6468ff3bad854272cf1120ffbf69b7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga6468ff3bad854272cf1120ffbf69b7ac">RCC_IT_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga6468ff3bad854272cf1120ffbf69b7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)0x21)</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)0x31)</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)0x39)</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e67a9f19cf673acf196d19f443f3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga31e67a9f19cf673acf196d19f443f3d5">RCC_FLAG_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)0x3B)</td></tr>
<tr class="separator:ga31e67a9f19cf673acf196d19f443f3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)0x41)</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)0x61)</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga23d5211abcdf0e397442ca534ca04bb4">RCC_FLAG_BORRST</a>&#160;&#160;&#160;((uint8_t)0x79)</td></tr>
<tr class="separator:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)0x7A)</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)0x7B)</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)0x7C)</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((uint8_t)0x7D)</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((uint8_t)0x7E)</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041e72359b94f19569e774030fc6ebff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga041e72359b94f19569e774030fc6ebff">__HAL_RCC_GPIOH_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga041e72359b94f19569e774030fc6ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">__HAL_RCC_DMA2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">__HAL_RCC_GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">__HAL_RCC_GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">__HAL_RCC_GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1">__HAL_RCC_GPIOH_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td></tr>
<tr class="separator:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">__HAL_RCC_DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___clock___enable___disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">__HAL_RCC_DMA2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td></tr>
<tr class="separator:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">__HAL_RCC_GPIOB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe">__HAL_RCC_GPIOC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e182ed43301e2586bc198a729b50436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga8e182ed43301e2586bc198a729b50436">__HAL_RCC_GPIOH_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8e182ed43301e2586bc198a729b50436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ccdaf669ea327e80c455db4dc36177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gad0ccdaf669ea327e80c455db4dc36177">__HAL_RCC_DMA2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad0ccdaf669ea327e80c455db4dc36177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd">__HAL_RCC_GPIOA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb">__HAL_RCC_GPIOB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81">__HAL_RCC_GPIOC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga9c405e3a8e5219c98d0262e18bd0eed9">__HAL_RCC_GPIOH_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6">__HAL_RCC_DMA1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725d2a38d8519867922438d48a5885cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga725d2a38d8519867922438d48a5885cf">__HAL_RCC_DMA2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga725d2a38d8519867922438d48a5885cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6669f7a9f892e39fb22b349c1afd78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab6669f7a9f892e39fb22b349c1afd78d">__HAL_RCC_TIM5_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab6669f7a9f892e39fb22b349c1afd78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga12352adbb876f2b827d6ac3a04d94e26">__HAL_RCC_SPI2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d">__HAL_RCC_USART2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7826848ae938c7f59984d12bc883a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga7826848ae938c7f59984d12bc883a6f0">__HAL_RCC_I2C2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7826848ae938c7f59984d12bc883a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f246a1407fadc350e416e4c3256f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga44f246a1407fadc350e416e4c3256f6e">__HAL_RCC_TIM5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td></tr>
<tr class="separator:ga44f246a1407fadc350e416e4c3256f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afa0a633cf2553743a494d97aa5b997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">__HAL_RCC_WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga6afa0a633cf2553743a494d97aa5b997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56a85a6424a60da8edc681f3a1c918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gabb56a85a6424a60da8edc681f3a1c918">__HAL_RCC_SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:gabb56a85a6424a60da8edc681f3a1c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">__HAL_RCC_USART2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8">__HAL_RCC_I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">__HAL_RCC_I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">__HAL_RCC_PWR_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f0a16fed0812fbab8bf15621939c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga76f0a16fed0812fbab8bf15621939c8b">__HAL_RCC_TIM5_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga76f0a16fed0812fbab8bf15621939c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">__HAL_RCC_WWDG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282522dda9557cf715be3ee13c031a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga282522dda9557cf715be3ee13c031a5b">__HAL_RCC_SPI2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga282522dda9557cf715be3ee13c031a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gad3bbe0639658ed2cc56f8328b26373ea">__HAL_RCC_USART2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga7570e5654fd61b44dabe0546e524c906">__HAL_RCC_I2C1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae540056d72f4230da38c082b6c34c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga2ae540056d72f4230da38c082b6c34c1">__HAL_RCC_I2C2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2ae540056d72f4230da38c082b6c34c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748">__HAL_RCC_PWR_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe7ae446991adf3d9d6102549a3faac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gacbe7ae446991adf3d9d6102549a3faac">__HAL_RCC_TIM5_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacbe7ae446991adf3d9d6102549a3faac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245">__HAL_RCC_WWDG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaab213cf8807d6e7e8b3867ffb404d763">__HAL_RCC_SPI2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga61e4b1f3e82831cdc7508d4c38312eab">__HAL_RCC_USART2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">__HAL_RCC_I2C1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae051ecb26de5c5b44f1827923c9837a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gae051ecb26de5c5b44f1827923c9837a5">__HAL_RCC_I2C2_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae051ecb26de5c5b44f1827923c9837a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">__HAL_RCC_PWR_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840be8a915492c85d968faec688c73ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga840be8a915492c85d968faec688c73ea">__HAL_RCC_USART6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga840be8a915492c85d968faec688c73ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">__HAL_RCC_ADC1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af6c3c30271fa16eb113e5c0a89d953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga4af6c3c30271fa16eb113e5c0a89d953">__HAL_RCC_TIM9_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4af6c3c30271fa16eb113e5c0a89d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13c6974274c609546b93847b8bf42ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gab13c6974274c609546b93847b8bf42ae">__HAL_RCC_TIM11_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab13c6974274c609546b93847b8bf42ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">__HAL_RCC_TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="separator:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">__HAL_RCC_USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b142412ef1e3dab8dcf5d5f7ca4d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gac4b142412ef1e3dab8dcf5d5f7ca4d92">__HAL_RCC_USART6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td></tr>
<tr class="separator:gac4b142412ef1e3dab8dcf5d5f7ca4d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga80a9e4852bac07d3d9cc6390a361302a">__HAL_RCC_ADC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">__HAL_RCC_SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">__HAL_RCC_SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c858a3c7df429051fe4459a8a22da43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga6c858a3c7df429051fe4459a8a22da43">__HAL_RCC_TIM9_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:ga6c858a3c7df429051fe4459a8a22da43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea675ace35a7a536c9f4cec522f28bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga2ea675ace35a7a536c9f4cec522f28bc">__HAL_RCC_TIM11_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga2ea675ace35a7a536c9f4cec522f28bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a">__HAL_RCC_TIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga59bd3cd20df76f885695fcdad1edce27">__HAL_RCC_USART1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639ccb1e63662b309fc875bc608aa7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga639ccb1e63662b309fc875bc608aa7e6">__HAL_RCC_USART6_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga639ccb1e63662b309fc875bc608aa7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66eb89f7d856d9107e814efc751e8996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga66eb89f7d856d9107e814efc751e8996">__HAL_RCC_ADC1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga66eb89f7d856d9107e814efc751e8996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gab1787d7cdf591c099b8d96848aee835e">__HAL_RCC_SPI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">__HAL_RCC_SYSCFG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab635405d33757b42a3df0d89416e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gafab635405d33757b42a3df0d89416e8a">__HAL_RCC_TIM9_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gafab635405d33757b42a3df0d89416e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db5f2ab1e44c7ebd59a56d3bdd2a517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga7db5f2ab1e44c7ebd59a56d3bdd2a517">__HAL_RCC_TIM11_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7db5f2ab1e44c7ebd59a56d3bdd2a517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7116893adbb7fc144102af49de55350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga7116893adbb7fc144102af49de55350b">__HAL_RCC_TIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7116893adbb7fc144102af49de55350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">__HAL_RCC_USART1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3fd42d5fb38243e195ed04d7390672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga0c3fd42d5fb38243e195ed04d7390672">__HAL_RCC_USART6_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0c3fd42d5fb38243e195ed04d7390672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07">__HAL_RCC_ADC1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gabd506be27916f029d2214e88bc48f6df">__HAL_RCC_SPI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">__HAL_RCC_SYSCFG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b7ae4eea41d7c7914716157b4072f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga83b7ae4eea41d7c7914716157b4072f4">__HAL_RCC_TIM9_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga83b7ae4eea41d7c7914716157b4072f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee7220c840db84ec10d0b89ab20fa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gacee7220c840db84ec10d0b89ab20fa1e">__HAL_RCC_TIM11_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gacee7220c840db84ec10d0b89ab20fa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d828d91e67aaa931853a60779826c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga87d828d91e67aaa931853a60779826c2">__HAL_RCC_AHB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga87d828d91e67aaa931853a60779826c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79">__HAL_RCC_GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">__HAL_RCC_GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">__HAL_RCC_GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05c575d762edf40a6d17f88671b68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga4f05c575d762edf40a6d17f88671b68d">__HAL_RCC_GPIOH_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:ga4f05c575d762edf40a6d17f88671b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga9135dece327ecc27f333f86dcf3ba8ee">__HAL_RCC_DMA1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be736e6cdebf31eeded223acc25613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gaf0be736e6cdebf31eeded223acc25613">__HAL_RCC_DMA2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:gaf0be736e6cdebf31eeded223acc25613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga23b6a1e77c4f045c29cc36a4b1e910b0">__HAL_RCC_AHB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0x00U)</td></tr>
<tr class="separator:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3">__HAL_RCC_GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gaf03da3b36478071844fbd77df618a686">__HAL_RCC_GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga1df0e3536d3450435bdccdbe9c878736">__HAL_RCC_GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gaaf11aa8bacb98c4e567bbaa58635acec">__HAL_RCC_GPIOH_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7eef8316c35175df11d77f5106d334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga8f7eef8316c35175df11d77f5106d334">__HAL_RCC_DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga8f7eef8316c35175df11d77f5106d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gab7d22b3d82cd2616c8e3fa930e437757">__HAL_RCC_DMA2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">__HAL_RCC_APB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca12317dd14485d79902863aad063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga20ca12317dd14485d79902863aad063b">__HAL_RCC_TIM5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:ga20ca12317dd14485d79902863aad063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">__HAL_RCC_WWDG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e4f5c1132e3dfce084099cf454c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga869e4f5c1132e3dfce084099cf454c51">__HAL_RCC_SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga869e4f5c1132e3dfce084099cf454c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de80173ffa0e599baab0e76d562cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gab4de80173ffa0e599baab0e76d562cc3">__HAL_RCC_USART2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:gab4de80173ffa0e599baab0e76d562cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga551c171f88af86ca985db634ac9e3275">__HAL_RCC_I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">__HAL_RCC_I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">__HAL_RCC_PWR_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">__HAL_RCC_APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00U)</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0cde5ea8f6425d87ebf2d91e8b360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf7e0cde5ea8f6425d87ebf2d91e8b360">__HAL_RCC_TIM5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:gaf7e0cde5ea8f6425d87ebf2d91e8b360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga63fa37b173c2c1d9249389148f96e5f1">__HAL_RCC_WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">__HAL_RCC_SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8baebf28a2739de5f3c5ef72519b9499">__HAL_RCC_USART2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">__HAL_RCC_I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa8cc909b285813af86c253ec110356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga2fa8cc909b285813af86c253ec110356">__HAL_RCC_I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga2fa8cc909b285813af86c253ec110356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">__HAL_RCC_PWR_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">__HAL_RCC_APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423d6a52fa42423119844e4a7d68c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gac423d6a52fa42423119844e4a7d68c7b">__HAL_RCC_TIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:gac423d6a52fa42423119844e4a7d68c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">__HAL_RCC_USART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36242e7bdc7abbbdc33c06e72c4b45c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga36242e7bdc7abbbdc33c06e72c4b45c7">__HAL_RCC_USART6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga36242e7bdc7abbbdc33c06e72c4b45c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga915c2f73eef5fc0e95d76219280ef6c0">__HAL_RCC_ADC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">__HAL_RCC_SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">__HAL_RCC_SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a62b264dec3df075dc7207993a9650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga9a62b264dec3df075dc7207993a9650e">__HAL_RCC_TIM9_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga9a62b264dec3df075dc7207993a9650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf6b459cfeb85e2e098b78825e476f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaeaf6b459cfeb85e2e098b78825e476f2">__HAL_RCC_TIM11_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:gaeaf6b459cfeb85e2e098b78825e476f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">__HAL_RCC_APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00U)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga1857f223177c9548ce1bae9753e0a7b4">__HAL_RCC_TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga243061674e38d05d222697046d43813a">__HAL_RCC_USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b60ae1fd712732bea57de27f79a20d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga6b60ae1fd712732bea57de27f79a20d3">__HAL_RCC_USART6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga6b60ae1fd712732bea57de27f79a20d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06411259bd987c32186d5851815cbd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga06411259bd987c32186d5851815cbd59">__HAL_RCC_ADC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:ga06411259bd987c32186d5851815cbd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">__HAL_RCC_SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">__HAL_RCC_SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fee37e3aff2c5040e2e9f4e153f4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga71fee37e3aff2c5040e2e9f4e153f4ff">__HAL_RCC_TIM9_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga71fee37e3aff2c5040e2e9f4e153f4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66378d2b26c2c47522f268e129b6709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gab66378d2b26c2c47522f268e129b6709">__HAL_RCC_TIM11_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:gab66378d2b26c2c47522f268e129b6709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b">__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e718efc965ab07752cd865c3f33551a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a">__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga0e718efc965ab07752cd865c3f33551a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421">__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga3e9419b44e83ed1e6951801c390a69ad">__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga568e4d004285fe009bc4e5d33e13af61">__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c048816a705de87bb5fd3ce4003a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga16c048816a705de87bb5fd3ce4003a82">__HAL_RCC_DMA2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga16c048816a705de87bb5fd3ce4003a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6753edbd9047eeac39ae4f234642942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#gad6753edbd9047eeac39ae4f234642942">__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gad6753edbd9047eeac39ae4f234642942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44">__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f9870ba631d23f8011bad12420f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga293f9870ba631d23f8011bad12420f83">__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:ga293f9870ba631d23f8011bad12420f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga3150a9552cca2ec7e0f00d799fc52adb">__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8786d21490439ef0564edff087203245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga8786d21490439ef0564edff087203245">__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:ga8786d21490439ef0564edff087203245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___low_power___enable___disable.html#ga6af5c50e1a578bcc17c9514c5ab976c9">__HAL_RCC_DMA2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99e46f9e40655dc9b5c07b03fdc4a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#gae99e46f9e40655dc9b5c07b03fdc4a4e">__HAL_RCC_TIM5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:gae99e46f9e40655dc9b5c07b03fdc4a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#ga8a281ca72aff1c9fa87755c3854cc316">__HAL_RCC_SPI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">__HAL_RCC_USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#ga894dbeada170b01faef303d35de84917">__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0167c77fa1c00add900bb1cf788e68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#gac0167c77fa1c00add900bb1cf788e68c">__HAL_RCC_I2C2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gac0167c77fa1c00add900bb1cf788e68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac91e3596950c8d33760debce6b0e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#gaac91e3596950c8d33760debce6b0e416">__HAL_RCC_TIM5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:gaac91e3596950c8d33760debce6b0e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#ga4fff9b3416d2940cac20962e6d5655ec">__HAL_RCC_SPI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">__HAL_RCC_USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#ga46fe2d4331320cfe49b751b5488fc0cd">__HAL_RCC_I2C2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___low_power___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga6ce02f1b2689c664010bebc2363d1db4">__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="separator:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454514918be60a95069da332eb212712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga454514918be60a95069da332eb212712">__HAL_RCC_USART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga454514918be60a95069da332eb212712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fc15bdbf943a0b7164d888f1811184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga47fc15bdbf943a0b7164d888f1811184">__HAL_RCC_USART6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga47fc15bdbf943a0b7164d888f1811184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37931819af9a7b1a05385e0ae6c984b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga37931819af9a7b1a05385e0ae6c984b6">__HAL_RCC_ADC1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga37931819af9a7b1a05385e0ae6c984b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga41997855b2cc7563c8ed0c9873d32daf">__HAL_RCC_SPI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb59f888889fc998d1f7e64e370c9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga8fb59f888889fc998d1f7e64e370c9d1">__HAL_RCC_TIM9_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga8fb59f888889fc998d1f7e64e370c9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d808a429ceb72c79908770e79ff3cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga2d808a429ceb72c79908770e79ff3cfa">__HAL_RCC_TIM11_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:ga2d808a429ceb72c79908770e79ff3cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga990bf7664ac6c430c239eab292ec7ed5">__HAL_RCC_TIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="separator:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50">__HAL_RCC_USART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df7a1b0a2e5d8b9318cf68de7665b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga7df7a1b0a2e5d8b9318cf68de7665b3b">__HAL_RCC_USART6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga7df7a1b0a2e5d8b9318cf68de7665b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9534ddc24145ef6335d76b35632b7fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga9534ddc24145ef6335d76b35632b7fe2">__HAL_RCC_ADC1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga9534ddc24145ef6335d76b35632b7fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe90eeb15890f45e28e8926bf70838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga2abe90eeb15890f45e28e8926bf70838">__HAL_RCC_SPI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga2abe90eeb15890f45e28e8926bf70838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04863ff5c2174552387c549f0410df43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga04863ff5c2174552387c549f0410df43">__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga04863ff5c2174552387c549f0410df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531cefe824de1fa7461b34030d30d75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#ga531cefe824de1fa7461b34030d30d75f">__HAL_RCC_TIM9_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga531cefe824de1fa7461b34030d30d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c48fd8cd99db0e44d5427afe10c383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___low_power___enable___disable.html#gaf9c48fd8cd99db0e44d5427afe10c383">__HAL_RCC_TIM11_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:gaf9c48fd8cd99db0e44d5427afe10c383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <a href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">More...</a><br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bccced288554b8598110b465701fad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICalibrationValue__)</td></tr>
<tr class="memdesc:ga7bccced288554b8598110b465701fad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <a href="group___r_c_c___h_s_i___configuration.html#ga7bccced288554b8598110b465701fad0">More...</a><br /></td></tr>
<tr class="separator:ga7bccced288554b8598110b465701fad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">More...</a><br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">More...</a><br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">More...</a><br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the RTC clock.  <a href="group___r_c_c___internal___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">More...</a><br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__)</td></tr>
<tr class="memdesc:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <a href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">More...</a><br /></td></tr>
<tr class="separator:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1e5349631886f29040d7a31c002718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a>(__RTCCLKSource__)</td></tr>
<tr class="separator:ga2b1e5349631886f29040d7a31c002718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group___r_c_c___internal___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">More...</a><br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">__HAL_RCC_GET_RTC_HSE_PRESCALER</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>) | <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>)</td></tr>
<tr class="memdesc:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RTC and HSE clock divider (RTCPRE).  <a href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">More...</a><br /></td></tr>
<tr class="separator:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <a href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">More...</a><br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <a href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8466f991888332ec978dc92c62d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gaf9a8466f991888332ec978dc92c62d7d">__HAL_RCC_PLL_PLLSOURCE_CONFIG</a>(__PLLSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, (__PLLSOURCE__))</td></tr>
<tr class="memdesc:gaf9a8466f991888332ec978dc92c62d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL clock source.  <a href="group___r_c_c___p_l_l___configuration.html#gaf9a8466f991888332ec978dc92c62d7d">More...</a><br /></td></tr>
<tr class="separator:gaf9a8466f991888332ec978dc92c62d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">__HAL_RCC_PLL_PLLM_CONFIG</a>(__PLLM__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, (__PLLM__))</td></tr>
<tr class="memdesc:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL multiplication factor.  <a href="group___r_c_c___p_l_l___configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">More...</a><br /></td></tr>
<tr class="separator:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">__HAL_RCC_SYSCLK_CONFIG</a>(__RCC_SYSCLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__RCC_SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">More...</a><br /></td></tr>
<tr class="separator:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">More...</a><br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <a href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO1 clock.  <a href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">More...</a><br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7360422910dd65312786fc49722d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#gabb7360422910dd65312786fc49722d25">__HAL_RCC_MCO2_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>), ((__MCOCLKSOURCE__) | ((__MCODIV__) &lt;&lt; 3U)));</td></tr>
<tr class="memdesc:gabb7360422910dd65312786fc49722d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO2 clock.  <a href="group___r_c_c_ex___m_c_ox___clock___config.html#gabb7360422910dd65312786fc49722d25">More...</a><br /></td></tr>
<tr class="separator:gabb7360422910dd65312786fc49722d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts).  <a href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">More...</a><br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> &amp;= (uint8_t)(~(__INTERRUPT__)))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts).  <a href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">More...</a><br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="flash_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits.  <a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">More...</a><br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">More...</a><br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.  <a href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">More...</a><br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1FU)</td></tr>
<tr class="memdesc:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <a href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">More...</a><br /></td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(((((((__FLAG__) &gt;&gt; 5U) == 1U)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR :((((__FLAG__) &gt;&gt; 5U) == 2U) ? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5U) == 3U)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR :<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR))) &amp; (1U &lt;&lt; ((__FLAG__) &amp; <a class="el" href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>)))!= 0U)? 1U : 0U)</td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x00U)</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gabd3eca3cc8b1501f9d8a62c4a0ebcfe7">RCC_CR_HSION_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9bf60daa74224ea82d3df7e08d4533f1">RCC_HSION_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a>&#160;&#160;&#160;0x13U</td></tr>
<tr class="separator:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga37c353c62ad303e661e99f20dcc6d1f0">RCC_CR_CSSON_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa8a1695db870d271a9e79bf0272ec8b6">RCC_CSSON_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a>&#160;&#160;&#160;0x18U</td></tr>
<tr class="separator:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0b0a8f171b66cc0d767716ba23ad3c6f">RCC_CR_PLLON_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaed4c77e51cc821b9645cb7874bf5861b">RCC_PLLON_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf234fe5d9628a3f0769721e76f83c566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x70U)</td></tr>
<tr class="separator:gaf234fe5d9628a3f0769721e76f83c566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="separator:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583ba8653153b48a06473d0a331f781d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga583ba8653153b48a06473d0a331f781d">RCC_BDCR_RTCEN_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gac4074d20c157f0892c6effb8bf22c8d7">RCC_RTCEN_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga583ba8653153b48a06473d0a331f781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga68b0f7a13e733453c7efcd66a6ee251d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga5e5805d3c5b9ad3ebc13e030e5fdd86c">RCC_BDCR_BDRST_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga68b0f7a13e733453c7efcd66a6ee251d">RCC_BDRST_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:ga5e5805d3c5b9ad3ebc13e030e5fdd86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x74U)</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ffeb20561aa8395fe5327807b5709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga577ffeb20561aa8395fe5327807b5709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac34a2d63deae3efc65e66f8fb3c26dae">RCC_CSR_LSION_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a> * 32U) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga577ffeb20561aa8395fe5327807b5709">RCC_LSION_BIT_NUMBER</a> * 4U))</td></tr>
<tr class="separator:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da336203f39dd57462e7f331271f699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga1da336203f39dd57462e7f331271f699">RCC_CR_BYTE2_ADDRESS</a>&#160;&#160;&#160;0x40023802U</td></tr>
<tr class="separator:ga1da336203f39dd57462e7f331271f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0CU + 0x01U))</td></tr>
<tr class="separator:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0CU + 0x02U))</td></tr>
<tr class="separator:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a7b221df58454d4c59e1d3109b72f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga12a7b221df58454d4c59e1d3109b72f2">RCC_BDCR_BYTE0_ADDRESS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td></tr>
<tr class="separator:ga12a7b221df58454d4c59e1d3109b72f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f4xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f4xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;2U  /* 2 ms */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;2U  /* 2 ms */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>&#160;&#160;&#160;5000U /* 5 s */</td></tr>
<tr class="separator:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga3da0bb3923503cb8e84e5bd75912fbb8">IS_RCC_OSCILLATORTYPE</a>(OSCILLATOR)&#160;&#160;&#160;((OSCILLATOR) &lt;= 15U)</td></tr>
<tr class="separator:ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287bbcafd73d07ec915c2f793301908a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(HSE)</td></tr>
<tr class="separator:ga287bbcafd73d07ec915c2f793301908a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(LSE)</td></tr>
<tr class="separator:ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga9d2bad5b4ad9ba8fb224ddbd949c27d6">IS_RCC_HSI</a>(HSI)&#160;&#160;&#160;(((HSI) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((HSI) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7381dd9821c69346ce64453863b786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaaa7381dd9821c69346ce64453863b786">IS_RCC_LSI</a>(LSI)&#160;&#160;&#160;(((LSI) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((LSI) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:gaaa7381dd9821c69346ce64453863b786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b85039eb8036373fe80948c153ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga373b85039eb8036373fe80948c153ee0">IS_RCC_PLL</a>(PLL)&#160;&#160;&#160;(((PLL) == <a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>) ||((PLL) == <a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>) || ((PLL) == <a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>))</td></tr>
<tr class="separator:ga373b85039eb8036373fe80948c153ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aef66aae2c0374be3c7c62d389282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gae1aef66aae2c0374be3c7c62d389282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0797bfc445903525324cbd06a6cebbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga0797bfc445903525324cbd06a6cebbd2">IS_RCC_SYSCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga0797bfc445903525324cbd06a6cebbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gacd1d98013cd9a28e8b1544adf931e7b3">IS_RCC_RTCCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db327c085e20aeb673a9784f8508597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 63U)</td></tr>
<tr class="separator:ga8db327c085e20aeb673a9784f8508597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad808f83505f4e802e5bafab7831f0235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(VALUE)&#160;&#160;&#160;(((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U))</td></tr>
<tr class="separator:gad808f83505f4e802e5bafab7831f0235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66dbe75bf8ab2b64b200e796281a851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(VALUE)&#160;&#160;&#160;((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</td></tr>
<tr class="separator:gad66dbe75bf8ab2b64b200e796281a851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(HCLK)</td></tr>
<tr class="separator:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf7abbab300ed340b88d5f665910707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(CLK)&#160;&#160;&#160;((1U &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15U))</td></tr>
<tr class="separator:gaedf7abbab300ed340b88d5f665910707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70f1257ea47c1da4def8e351af4d9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(PCLK)</td></tr>
<tr class="separator:gab70f1257ea47c1da4def8e351af4d9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2d2f9b0c3e2f4fbe2131d779080964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gaac2d2f9b0c3e2f4fbe2131d779080964">IS_RCC_MCO</a>(MCOx)&#160;&#160;&#160;(((MCOx) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>) || ((MCOx) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>))</td></tr>
<tr class="separator:gaac2d2f9b0c3e2f4fbe2131d779080964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073031d9c90c555f7874912b7e4905f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga073031d9c90c555f7874912b7e4905f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152403e1f22fd14bb9a5d86406fe593f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#ga152403e1f22fd14bb9a5d86406fe593f">IS_RCC_MCODIV</a>(DIV)</td></tr>
<tr class="separator:ga152403e1f22fd14bb9a5d86406fe593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda50a08dc048f7c272bf04ec9c2c2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_s___r_c_c___definitions.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 0x1FU)</td></tr>
<tr class="separator:gafda50a08dc048f7c272bf04ec9c2c2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a> (void)</td></tr>
<tr class="separator:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
