Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 494d0daa99b643a28cce5cdeb4e11048 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_TB_behav xil_defaultlib.top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port dout [C:/Users/daniel/Desktop/Project 4/Project 4.srcs/sim_1/new/top.v:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port y [C:/Users/daniel/Desktop/Project 4/Project 4.srcs/sim_1/new/Micro.v:35]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port d3 [C:/Users/daniel/Desktop/Project 4/Project 4.srcs/sim_1/new/Micro.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port y [C:/Users/daniel/Desktop/Project 4/Project 4.srcs/sim_1/new/Micro.v:36]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port y [C:/Users/daniel/Desktop/Project 4/Project 4.srcs/sim_1/new/Micro.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.multi4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Micro
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_TB_behav
