Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/College/HDL/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 12c71de90ea84081924d541bb8fb548f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_code_behav xil_defaultlib.tb_ALU_code xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/HDL_PRAC/ALU_TRY/ALU_TRY.srcs/sources_1/new/code_ALU.v" Line 1. Module code_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.code_ALU
Compiling module xil_defaultlib.tb_ALU_code
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_code_behav
