Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed May 10 00:47:05 2023
| Host         : DESKTOP-EO96C5Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_timing_summary_routed.rpt -pb control_timing_summary_routed.pb -rpx control_timing_summary_routed.rpx -warn_on_violation
| Design       : control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.959ns (53.521%)  route 4.306ns (46.479%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.306     5.761    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.265 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.265    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.295ns (52.831%)  route 3.835ns (47.169%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DISPLAY/counter_reg[14]/Q
                         net (fo=13, routed)          1.029     1.547    ADDER/p_0_in[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.671 r  ADDER/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     2.669    ADDER/DISPLAY/cat_mux_out__8[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  ADDER/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.601    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.130 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.130    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.978ns (61.909%)  route 3.063ns (38.091%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.063     4.519    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.040 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.040    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 4.301ns (53.806%)  route 3.693ns (46.194%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DISPLAY/counter_reg[14]/Q
                         net (fo=13, routed)          1.029     1.547    ADDER/p_0_in[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.671 f  ADDER/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.996     2.667    ADDER/DISPLAY/cat_mux_out__8[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.791 r  ADDER/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.459    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.994 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.994    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.277ns (53.734%)  route 3.682ns (46.266%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DISPLAY/counter_reg[14]/Q
                         net (fo=13, routed)          1.029     1.547    ADDER/p_0_in[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.671 r  ADDER/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.738     2.409    ADDER/DISPLAY/cat_mux_out__8[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     2.533 r  ADDER/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     4.448    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.959 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.959    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.297ns (54.040%)  route 3.655ns (45.960%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DISPLAY/counter_reg[14]/Q
                         net (fo=13, routed)          1.029     1.547    ADDER/p_0_in[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.671 r  ADDER/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.517     2.188    ADDER/DISPLAY/cat_mux_out__8[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.312 r  ADDER/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     4.421    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.952 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.952    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 4.286ns (53.918%)  route 3.663ns (46.082%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DISPLAY/counter_reg[14]/Q
                         net (fo=13, routed)          1.029     1.547    ADDER/p_0_in[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     1.671 r  ADDER/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.920     2.591    ADDER/DISPLAY/cat_mux_out__8[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.715 r  ADDER/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.429    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.949 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.949    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.960ns (63.218%)  route 2.886ns (36.782%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=4, routed)           2.886     4.339    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.846 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.846    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADDER/sum_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDER/res_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  ADDER/sum_reg[0]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDER/sum_reg[0]/Q
                         net (fo=1, routed)           0.103     0.244    ADDER/sum_reg_n_0_[0]
    SLICE_X65Y22         FDRE                                         r  ADDER/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDER/carry_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDER/res_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  ADDER/carry_reg/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDER/carry_reg/Q
                         net (fo=4, routed)           0.185     0.326    ADDER/carry
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.043     0.369 r  ADDER/res[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ADDER/res[3]
    SLICE_X62Y22         FDRE                                         r  ADDER/res_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDER/carry_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDER/res_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  ADDER/carry_reg/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDER/carry_reg/Q
                         net (fo=4, routed)           0.185     0.326    ADDER/carry
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  ADDER/res[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ADDER/res[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  ADDER/res_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDER/carry_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADDER/res_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  ADDER/carry_reg/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADDER/carry_reg/Q
                         net (fo=4, routed)           0.196     0.337    ADDER/carry
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.042     0.379 r  ADDER/res[4]_i_1/O
                         net (fo=1, routed)           0.000     0.379    ADDER/res[4]
    SLICE_X62Y22         FDRE                                         r  ADDER/res_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DISPLAY/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    DISPLAY/counter_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  DISPLAY/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    DISPLAY/counter_reg[8]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  DISPLAY/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DISPLAY/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    DISPLAY/counter_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  DISPLAY/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    DISPLAY/counter_reg[0]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  DISPLAY/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[6]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DISPLAY/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    DISPLAY/counter_reg_n_0_[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  DISPLAY/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    DISPLAY/counter_reg[4]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  DISPLAY/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.274ns (64.693%)  route 0.150ns (35.307%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[14]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DISPLAY/counter_reg[14]/Q
                         net (fo=13, routed)          0.150     0.314    DISPLAY/p_0_in[0]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.424 r  DISPLAY/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.424    DISPLAY/counter_reg[12]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  DISPLAY/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[10]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DISPLAY/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    DISPLAY/counter_reg_n_0_[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  DISPLAY/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    DISPLAY/counter_reg[8]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  DISPLAY/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISPLAY/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  DISPLAY/counter_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DISPLAY/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    DISPLAY/counter_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  DISPLAY/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    DISPLAY/counter_reg[0]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  DISPLAY/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





