$date
	Mon Mar 10 09:58:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sar_algorithm_tb $end
$var wire 8 ! D [7:0] $end
$var wire 8 " BN [7:0] $end
$var wire 8 # B [7:0] $end
$var reg 1 $ En $end
$var reg 1 % Om $end
$var reg 1 & Op $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$scope module uut $end
$var wire 1 $ En $end
$var wire 1 % Om $end
$var wire 1 & Op $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var reg 8 ) B [7:0] $end
$var reg 8 * BN [7:0] $end
$var reg 8 + D [7:0] $end
$var reg 3 , counter [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
bx +
bx *
bx )
1(
0'
0&
0%
0$
bx #
bx "
bx !
$end
#5000
b0 !
b0 +
b0 "
b0 *
b0 #
b0 )
1'
#10000
0'
0(
#15000
1'
#20000
0'
1$
#25000
1'
#30000
0'
1&
#35000
b1 ,
b1 #
b1 )
b1 !
b1 +
1'
#40000
0'
1%
0&
#45000
b10 ,
b10 "
b10 *
1'
#50000
0'
0%
1&
#55000
b11 ,
b101 #
b101 )
b101 !
b101 +
1'
#60000
0'
1%
0&
#65000
b100 ,
b1010 "
b1010 *
1'
#70000
0'
0%
1&
#75000
b101 ,
b10101 #
b10101 )
b10101 !
b10101 +
1'
#80000
0'
1%
0&
#85000
b110 ,
b101010 "
b101010 *
1'
#90000
0'
0%
1&
#95000
b111 ,
b1010101 #
b1010101 )
b1010101 !
b1010101 +
1'
#100000
0'
1%
0&
#105000
1'
#110000
0'
0$
#115000
1'
#120000
0'
#125000
1'
#130000
0'
1(
#135000
b0 ,
b0 !
b0 +
b0 "
b0 *
b0 #
b0 )
1'
#140000
0'
0(
#145000
1'
#150000
0'
#155000
1'
#160000
0'
#165000
1'
#170000
0'
#175000
1'
#180000
0'
#185000
1'
#190000
0'
