{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705478173166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705478173171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 08:56:13 2024 " "Processing started: Wed Jan 17 08:56:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705478173171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478173171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TAIBI_Lab2 -c TAIBI_Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TAIBI_Lab2 -c TAIBI_Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478173171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705478173754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705478173754 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "TAIBI_Lab2_qsys_file.qsys " "Elaborating Platform Designer system entity \"TAIBI_Lab2_qsys_file.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705478182872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:26 Progress: Loading TAIBI_Lab2/TAIBI_Lab2_qsys_file.qsys " "2024.01.17.08:56:26 Progress: Loading TAIBI_Lab2/TAIBI_Lab2_qsys_file.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478186787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:27 Progress: Reading input file " "2024.01.17.08:56:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478187426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:27 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.01.17.08:56:27 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478187520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module clk_0 " "2024.01.17.08:56:28 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding digit_1 \[altera_avalon_pio 18.1\] " "2024.01.17.08:56:28 Progress: Adding digit_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module digit_1 " "2024.01.17.08:56:28 Progress: Parameterizing module digit_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding digit_2 \[altera_avalon_pio 18.1\] " "2024.01.17.08:56:28 Progress: Adding digit_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module digit_2 " "2024.01.17.08:56:28 Progress: Parameterizing module digit_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding digit_3 \[altera_avalon_pio 18.1\] " "2024.01.17.08:56:28 Progress: Adding digit_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module digit_3 " "2024.01.17.08:56:28 Progress: Parameterizing module digit_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.01.17.08:56:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module jtag_uart_0 " "2024.01.17.08:56:28 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2024.01.17.08:56:28 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module nios2_gen2_0 " "2024.01.17.08:56:28 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.01.17.08:56:28 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module onchip_memory2_0 " "2024.01.17.08:56:28 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding start \[altera_avalon_pio 18.1\] " "2024.01.17.08:56:28 Progress: Adding start \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module start " "2024.01.17.08:56:28 Progress: Parameterizing module start" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.01.17.08:56:28 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing module timer_0 " "2024.01.17.08:56:28 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Building connections " "2024.01.17.08:56:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Parameterizing connections " "2024.01.17.08:56:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:28 Progress: Validating " "2024.01.17.08:56:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478188885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.17.08:56:30 Progress: Done reading input file " "2024.01.17.08:56:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478190138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAIBI_Lab2_qsys_file.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "TAIBI_Lab2_qsys_file.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478191228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAIBI_Lab2_qsys_file.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "TAIBI_Lab2_qsys_file.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478191229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TAIBI_Lab2_qsys_file: Generating TAIBI_Lab2_qsys_file \"TAIBI_Lab2_qsys_file\" for QUARTUS_SYNTH " "TAIBI_Lab2_qsys_file: Generating TAIBI_Lab2_qsys_file \"TAIBI_Lab2_qsys_file\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705478191968 ""}
