// Seed: 3620213724
`default_nettype id_6
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4,
    output id_5
);
  type_9 id_6 (
      .id_0 (),
      .id_1 (1),
      .id_2 (id_0),
      .id_3 (1),
      .id_4 (1),
      .id_5 (id_2),
      .id_6 (1),
      .id_7 (id_0),
      .id_8 (id_2),
      .id_9 (1),
      .id_10(id_5)
  );
endmodule
`timescale 1ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  output id_8;
  inout id_7;
  output id_6;
  inout id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_11;
  always @(id_10 or posedge id_5) begin
    id_3[1] <= 1'b0;
  end
  logic id_12 = 1;
endmodule
