# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 28 2022 15:35:40

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 55.53 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 106.78 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           481993      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11465       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  523          clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            3737         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            3272         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  15616         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  14406         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  15709         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            11833         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            12473         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  584         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -2796       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2031       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  15028                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  13840                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout  15090                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            8168                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            9015                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_14_12_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_14_12_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_14_12_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2319/I                                   Odrv12                         0              1420  RISE       1
I__2319/O                                   Odrv12                       724              2143  RISE       1
I__2320/I                                   Span12Mux_v                    0              2143  RISE       1
I__2320/O                                   Span12Mux_v                  724              2867  RISE       1
I__2321/I                                   Span12Mux_v                    0              2867  RISE       1
I__2321/O                                   Span12Mux_v                  724              3590  RISE       1
I__2322/I                                   Span12Mux_h                    0              3590  RISE       1
I__2322/O                                   Span12Mux_h                  724              4314  RISE       1
I__2323/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2323/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2324/I                                   LocalMux                       0              4665  RISE       1
I__2324/O                                   LocalMux                     486              5151  RISE       1
I__2325/I                                   IoInMux                        0              5151  RISE       1
I__2325/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__5255/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__5255/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__5256/I                                   GlobalMux                      0              6443  RISE       1
I__5256/O                                   GlobalMux                    227              6671  RISE       1
I__5258/I                                   ClkMux                         0              6671  RISE       1
I__5258/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_14_12_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_14_12_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__5261/I                                     LocalMux                       0              7922  60143  RISE       1
I__5261/O                                     LocalMux                     486              8407  60143  RISE       1
I__5263/I                                     InMux                          0              8407  60143  RISE       1
I__5263/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_14_12_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2319/I                                   Odrv12                         0              1420  RISE       1
I__2319/O                                   Odrv12                       724              2143  RISE       1
I__2320/I                                   Span12Mux_v                    0              2143  RISE       1
I__2320/O                                   Span12Mux_v                  724              2867  RISE       1
I__2321/I                                   Span12Mux_v                    0              2867  RISE       1
I__2321/O                                   Span12Mux_v                  724              3590  RISE       1
I__2322/I                                   Span12Mux_h                    0              3590  RISE       1
I__2322/O                                   Span12Mux_h                  724              4314  RISE       1
I__2323/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2323/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2324/I                                   LocalMux                       0              4665  RISE       1
I__2324/O                                   LocalMux                     486              5151  RISE       1
I__2325/I                                   IoInMux                        0              5151  RISE       1
I__2325/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__5255/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__5255/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__5256/I                                   GlobalMux                      0              6443  RISE       1
I__5256/O                                   GlobalMux                    227              6671  RISE       1
I__5258/I                                   ClkMux                         0              6671  RISE       1
I__5258/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_14_12_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 55.53 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_13_8_1/lcout
Path End         : u_app.out_data_q_0_LC_14_17_0/ce
Capture Clock    : u_app.out_data_q_0_LC_14_17_0/clk
Setup Constraint : 500000p
Path slack       : 481993p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5303
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505303

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5303
+ Clock To Q                                796
+ Data Path Delay                         17211
---------------------------------------   ----- 
End-of-path arrival time (ps)             23310
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                       724               724  RISE       1
I__5271/I                                       Span12Mux_s10_h                0               724  RISE       1
I__5271/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__5272/I                                       Sp12to4                        0              1354  RISE       1
I__5272/O                                       Sp12to4                      631              1985  RISE       1
I__5273/I                                       Span4Mux_v                     0              1985  RISE       1
I__5273/O                                       Span4Mux_v                   517              2502  RISE       1
I__5274/I                                       Span4Mux_s3_h                  0              2502  RISE       1
I__5274/O                                       Span4Mux_s3_h                341              2843  RISE       1
I__5275/I                                       LocalMux                       0              2843  RISE       1
I__5275/O                                       LocalMux                     486              3328  RISE       1
I__5276/I                                       IoInMux                        0              3328  RISE       1
I__5276/O                                       IoInMux                      382              3711  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3711  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4621  RISE     284
I__20998/I                                      gio2CtrlBuf                    0              4621  RISE       1
I__20998/O                                      gio2CtrlBuf                    0              4621  RISE       1
I__20999/I                                      GlobalMux                      0              4621  RISE       1
I__20999/O                                      GlobalMux                    227              4848  RISE       1
I__21117/I                                      ClkMux                         0              4848  RISE       1
I__21117/O                                      ClkMux                       455              5303  RISE       1
u_app.wait_cnt_q_6_LC_13_8_1/clk                LogicCell40_SEQ_MODE_1010      0              5303  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_13_8_1/lcout                      LogicCell40_SEQ_MODE_1010    796              6099  481993  RISE       2
I__6439/I                                               LocalMux                       0              6099  481993  RISE       1
I__6439/O                                               LocalMux                     486              6585  481993  RISE       1
I__6441/I                                               InMux                          0              6585  481993  RISE       1
I__6441/O                                               InMux                        382              6967  481993  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_7_0/in0                LogicCell40_SEQ_MODE_0000      0              6967  481993  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_7_0/lcout              LogicCell40_SEQ_MODE_0000    662              7629  481993  RISE       1
I__5179/I                                               LocalMux                       0              7629  481993  RISE       1
I__5179/O                                               LocalMux                     486              8114  481993  RISE       1
I__5180/I                                               InMux                          0              8114  481993  RISE       1
I__5180/O                                               InMux                        382              8497  481993  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_14_6_2/in3               LogicCell40_SEQ_MODE_0000      0              8497  481993  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_14_6_2/lcout             LogicCell40_SEQ_MODE_0000    465              8962  481993  RISE      14
I__14324/I                                              Odrv4                          0              8962  481993  RISE       1
I__14324/O                                              Odrv4                        517              9479  481993  RISE       1
I__14328/I                                              Span4Mux_h                     0              9479  481993  RISE       1
I__14328/O                                              Span4Mux_h                   444              9923  481993  RISE       1
I__14334/I                                              Span4Mux_v                     0              9923  481993  RISE       1
I__14334/O                                              Span4Mux_v                   517             10440  481993  RISE       1
I__14338/I                                              LocalMux                       0             10440  481993  RISE       1
I__14338/O                                              LocalMux                     486             10926  481993  RISE       1
I__14342/I                                              InMux                          0             10926  481993  RISE       1
I__14342/O                                              InMux                        382             11309  481993  RISE       1
u_app.u_flash_spi.in_ready_LC_17_12_1/in1               LogicCell40_SEQ_MODE_0000      0             11309  481993  RISE       1
u_app.u_flash_spi.in_ready_LC_17_12_1/lcout             LogicCell40_SEQ_MODE_0000    589             11898  481993  RISE      13
I__16169/I                                              Odrv12                         0             11898  481993  RISE       1
I__16169/O                                              Odrv12                       724             12621  481993  RISE       1
I__16176/I                                              LocalMux                       0             12621  481993  RISE       1
I__16176/O                                              LocalMux                     486             13107  481993  RISE       1
I__16185/I                                              InMux                          0             13107  481993  RISE       1
I__16185/O                                              InMux                        382             13490  481993  RISE       1
u_app.u_flash_spi.in_ready_li_m_LC_17_15_5/in3          LogicCell40_SEQ_MODE_0000      0             13490  481993  RISE       1
u_app.u_flash_spi.in_ready_li_m_LC_17_15_5/ltout        LogicCell40_SEQ_MODE_0000    403             13893  481993  FALL       1
I__8925/I                                               CascadeMux                     0             13893  481993  FALL       1
I__8925/O                                               CascadeMux                     0             13893  481993  FALL       1
u_app.u_flash_spi.out_ready_iv_5_LC_17_15_6/in2         LogicCell40_SEQ_MODE_0000      0             13893  481993  FALL       1
u_app.u_flash_spi.out_ready_iv_5_LC_17_15_6/lcout       LogicCell40_SEQ_MODE_0000    558             14451  481993  RISE       1
I__9006/I                                               Odrv12                         0             14451  481993  RISE       1
I__9006/O                                               Odrv12                       724             15175  481993  RISE       1
I__9007/I                                               LocalMux                       0             15175  481993  RISE       1
I__9007/O                                               LocalMux                     486             15660  481993  RISE       1
I__9008/I                                               InMux                          0             15660  481993  RISE       1
I__9008/O                                               InMux                        382             16043  481993  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_13_15_0/in3         LogicCell40_SEQ_MODE_0000      0             16043  481993  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_13_15_0/ltout       LogicCell40_SEQ_MODE_0000    403             16446  481993  FALL       1
I__4782/I                                               CascadeMux                     0             16446  481993  FALL       1
I__4782/O                                               CascadeMux                     0             16446  481993  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_13_15_1/in2    LogicCell40_SEQ_MODE_0000      0             16446  481993  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_0000    558             17004  481993  RISE       2
I__4775/I                                               LocalMux                       0             17004  481993  RISE       1
I__4775/O                                               LocalMux                     486             17490  481993  RISE       1
I__4777/I                                               InMux                          0             17490  481993  RISE       1
I__4777/O                                               InMux                        382             17873  481993  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_13_15_4/in0    LogicCell40_SEQ_MODE_0000      0             17873  481993  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_13_15_4/lcout  LogicCell40_SEQ_MODE_0000    662             18534  481993  RISE       8
I__8867/I                                               Odrv4                          0             18534  481993  RISE       1
I__8867/O                                               Odrv4                        517             19051  481993  RISE       1
I__8870/I                                               Span4Mux_h                     0             19051  481993  RISE       1
I__8870/O                                               Span4Mux_h                   444             19495  481993  RISE       1
I__8875/I                                               Span4Mux_v                     0             19495  481993  RISE       1
I__8875/O                                               Span4Mux_v                   517             20012  481993  RISE       1
I__8880/I                                               Span4Mux_h                     0             20012  481993  RISE       1
I__8880/O                                               Span4Mux_h                   444             20457  481993  RISE       1
I__8884/I                                               Span4Mux_v                     0             20457  481993  RISE       1
I__8884/O                                               Span4Mux_v                   517             20974  481993  RISE       1
I__8887/I                                               Span4Mux_h                     0             20974  481993  RISE       1
I__8887/O                                               Span4Mux_h                   444             21418  481993  RISE       1
I__8889/I                                               Span4Mux_v                     0             21418  481993  RISE       1
I__8889/O                                               Span4Mux_v                   517             21935  481993  RISE       1
I__8890/I                                               LocalMux                       0             21935  481993  RISE       1
I__8890/O                                               LocalMux                     486             22421  481993  RISE       1
I__8891/I                                               CEMux                          0             22421  481993  RISE       1
I__8891/O                                               CEMux                        889             23310  481993  RISE       1
u_app.out_data_q_0_LC_14_17_0/ce                        LogicCell40_SEQ_MODE_1010      0             23310  481993  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                       724               724  RISE       1
I__5271/I                                       Span12Mux_s10_h                0               724  RISE       1
I__5271/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__5272/I                                       Sp12to4                        0              1354  RISE       1
I__5272/O                                       Sp12to4                      631              1985  RISE       1
I__5273/I                                       Span4Mux_v                     0              1985  RISE       1
I__5273/O                                       Span4Mux_v                   517              2502  RISE       1
I__5274/I                                       Span4Mux_s3_h                  0              2502  RISE       1
I__5274/O                                       Span4Mux_s3_h                341              2843  RISE       1
I__5275/I                                       LocalMux                       0              2843  RISE       1
I__5275/O                                       LocalMux                     486              3328  RISE       1
I__5276/I                                       IoInMux                        0              3328  RISE       1
I__5276/O                                       IoInMux                      382              3711  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3711  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4621  RISE     284
I__20998/I                                      gio2CtrlBuf                    0              4621  RISE       1
I__20998/O                                      gio2CtrlBuf                    0              4621  RISE       1
I__20999/I                                      GlobalMux                      0              4621  RISE       1
I__20999/O                                      GlobalMux                    227              4848  RISE       1
I__21065/I                                      ClkMux                         0              4848  RISE       1
I__21065/O                                      ClkMux                       455              5303  RISE       1
u_app.out_data_q_0_LC_14_17_0/clk               LogicCell40_SEQ_MODE_1010      0              5303  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 106.78 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_24_3/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/clk
Setup Constraint : 20830p
Path slack       : 11465p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8569
---------------------------------------   ----- 
End-of-path arrival time (ps)             10047
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__21337/I                                           GlobalMux                               0                 0  RISE       1
I__21337/O                                           GlobalMux                             227               227  RISE       1
I__21444/I                                           ClkMux                                  0               227  RISE       1
I__21444/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_24_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_24_3/lcout                      LogicCell40_SEQ_MODE_1010    796              1478  11465  RISE       2
I__3381/I                                                                  LocalMux                       0              1478  11465  RISE       1
I__3381/O                                                                  LocalMux                     486              1964  11465  RISE       1
I__3382/I                                                                  InMux                          0              1964  11465  RISE       1
I__3382/O                                                                  InMux                        382              2346  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_24_4/in1                LogicCell40_SEQ_MODE_0000      0              2346  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_24_4/lcout              LogicCell40_SEQ_MODE_0000    589              2936  11465  RISE      11
I__7240/I                                                                  LocalMux                       0              2936  11465  RISE       1
I__7240/O                                                                  LocalMux                     486              3422  11465  RISE       1
I__7244/I                                                                  InMux                          0              3422  11465  RISE       1
I__7244/O                                                                  InMux                        382              3804  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_11_24_1/in3           LogicCell40_SEQ_MODE_0000      0              3804  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_11_24_1/lcout         LogicCell40_SEQ_MODE_0000    465              4269  11465  RISE      11
I__5887/I                                                                  LocalMux                       0              4269  11465  RISE       1
I__5887/O                                                                  LocalMux                     486              4755  11465  RISE       1
I__5891/I                                                                  InMux                          0              4755  11465  RISE       1
I__5891/O                                                                  InMux                        382              5137  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_11_25_4/in0              LogicCell40_SEQ_MODE_0000      0              5137  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_11_25_4/lcout            LogicCell40_SEQ_MODE_0000    662              5799  11465  RISE       1
I__3922/I                                                                  Odrv12                         0              5799  11465  RISE       1
I__3922/O                                                                  Odrv12                       724              6523  11465  RISE       1
I__3923/I                                                                  Span12Mux_s10_h                0              6523  11465  RISE       1
I__3923/O                                                                  Span12Mux_s10_h              631              7153  11465  RISE       1
I__3924/I                                                                  LocalMux                       0              7153  11465  RISE       1
I__3924/O                                                                  LocalMux                     486              7639  11465  RISE       1
I__3925/I                                                                  IoInMux                        0              7639  11465  RISE       1
I__3925/O                                                                  IoInMux                      382              8021  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8021  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_4/GLOBALBUFFEROUTPUT        ICE_GB                       910              8931  11465  RISE      56
I__13460/I                                                                 gio2CtrlBuf                    0              8931  11465  RISE       1
I__13460/O                                                                 gio2CtrlBuf                    0              8931  11465  RISE       1
I__13461/I                                                                 GlobalMux                      0              8931  11465  RISE       1
I__13461/O                                                                 GlobalMux                    227              9159  11465  RISE       1
I__13462/I                                                                 CEMux                          0              9159  11465  RISE       1
I__13462/O                                                                 CEMux                        889             10047  11465  RISE       1
u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/ce                                     LogicCell40_SEQ_MODE_1010      0             10047  11465  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__21337/I                               GlobalMux                               0                 0  RISE       1
I__21337/O                               GlobalMux                             227               227  RISE       1
I__21412/I                               ClkMux                                  0               227  RISE       1
I__21412/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_14_12_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_14_12_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_14_12_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2319/I                                   Odrv12                         0              1420  RISE       1
I__2319/O                                   Odrv12                       724              2143  RISE       1
I__2320/I                                   Span12Mux_v                    0              2143  RISE       1
I__2320/O                                   Span12Mux_v                  724              2867  RISE       1
I__2321/I                                   Span12Mux_v                    0              2867  RISE       1
I__2321/O                                   Span12Mux_v                  724              3590  RISE       1
I__2322/I                                   Span12Mux_h                    0              3590  RISE       1
I__2322/O                                   Span12Mux_h                  724              4314  RISE       1
I__2323/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2323/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2324/I                                   LocalMux                       0              4665  RISE       1
I__2324/O                                   LocalMux                     486              5151  RISE       1
I__2325/I                                   IoInMux                        0              5151  RISE       1
I__2325/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__5255/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__5255/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__5256/I                                   GlobalMux                      0              6443  RISE       1
I__5256/O                                   GlobalMux                    227              6671  RISE       1
I__5258/I                                   ClkMux                         0              6671  RISE       1
I__5258/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_14_12_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_14_12_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__5261/I                                     LocalMux                       0              7922  60143  RISE       1
I__5261/O                                     LocalMux                     486              8407  60143  RISE       1
I__5263/I                                     InMux                          0              8407  60143  RISE       1
I__5263/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_14_12_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2319/I                                   Odrv12                         0              1420  RISE       1
I__2319/O                                   Odrv12                       724              2143  RISE       1
I__2320/I                                   Span12Mux_v                    0              2143  RISE       1
I__2320/O                                   Span12Mux_v                  724              2867  RISE       1
I__2321/I                                   Span12Mux_v                    0              2867  RISE       1
I__2321/O                                   Span12Mux_v                  724              3590  RISE       1
I__2322/I                                   Span12Mux_h                    0              3590  RISE       1
I__2322/O                                   Span12Mux_h                  724              4314  RISE       1
I__2323/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2323/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2324/I                                   LocalMux                       0              4665  RISE       1
I__2324/O                                   LocalMux                     486              5151  RISE       1
I__2325/I                                   IoInMux                        0              5151  RISE       1
I__2325/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__5255/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__5255/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__5256/I                                   GlobalMux                      0              6443  RISE       1
I__5256/O                                   GlobalMux                    227              6671  RISE       1
I__5258/I                                   ClkMux                         0              6671  RISE       1
I__5258/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_14_12_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_24_3/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/clk
Setup Constraint : 20830p
Path slack       : 11465p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8569
---------------------------------------   ----- 
End-of-path arrival time (ps)             10047
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__21337/I                                           GlobalMux                               0                 0  RISE       1
I__21337/O                                           GlobalMux                             227               227  RISE       1
I__21444/I                                           ClkMux                                  0               227  RISE       1
I__21444/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_24_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_24_3/lcout                      LogicCell40_SEQ_MODE_1010    796              1478  11465  RISE       2
I__3381/I                                                                  LocalMux                       0              1478  11465  RISE       1
I__3381/O                                                                  LocalMux                     486              1964  11465  RISE       1
I__3382/I                                                                  InMux                          0              1964  11465  RISE       1
I__3382/O                                                                  InMux                        382              2346  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_24_4/in1                LogicCell40_SEQ_MODE_0000      0              2346  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_24_4/lcout              LogicCell40_SEQ_MODE_0000    589              2936  11465  RISE      11
I__7240/I                                                                  LocalMux                       0              2936  11465  RISE       1
I__7240/O                                                                  LocalMux                     486              3422  11465  RISE       1
I__7244/I                                                                  InMux                          0              3422  11465  RISE       1
I__7244/O                                                                  InMux                        382              3804  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_11_24_1/in3           LogicCell40_SEQ_MODE_0000      0              3804  11465  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_11_24_1/lcout         LogicCell40_SEQ_MODE_0000    465              4269  11465  RISE      11
I__5887/I                                                                  LocalMux                       0              4269  11465  RISE       1
I__5887/O                                                                  LocalMux                     486              4755  11465  RISE       1
I__5891/I                                                                  InMux                          0              4755  11465  RISE       1
I__5891/O                                                                  InMux                        382              5137  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_11_25_4/in0              LogicCell40_SEQ_MODE_0000      0              5137  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_4_LC_11_25_4/lcout            LogicCell40_SEQ_MODE_0000    662              5799  11465  RISE       1
I__3922/I                                                                  Odrv12                         0              5799  11465  RISE       1
I__3922/O                                                                  Odrv12                       724              6523  11465  RISE       1
I__3923/I                                                                  Span12Mux_s10_h                0              6523  11465  RISE       1
I__3923/O                                                                  Span12Mux_s10_h              631              7153  11465  RISE       1
I__3924/I                                                                  LocalMux                       0              7153  11465  RISE       1
I__3924/O                                                                  LocalMux                     486              7639  11465  RISE       1
I__3925/I                                                                  IoInMux                        0              7639  11465  RISE       1
I__3925/O                                                                  IoInMux                      382              8021  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              8021  11465  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_4/GLOBALBUFFEROUTPUT        ICE_GB                       910              8931  11465  RISE      56
I__13460/I                                                                 gio2CtrlBuf                    0              8931  11465  RISE       1
I__13460/O                                                                 gio2CtrlBuf                    0              8931  11465  RISE       1
I__13461/I                                                                 GlobalMux                      0              8931  11465  RISE       1
I__13461/O                                                                 GlobalMux                    227              9159  11465  RISE       1
I__13462/I                                                                 CEMux                          0              9159  11465  RISE       1
I__13462/O                                                                 CEMux                        889             10047  11465  RISE       1
u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/ce                                     LogicCell40_SEQ_MODE_1010      0             10047  11465  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__21337/I                               GlobalMux                               0                 0  RISE       1
I__21337/O                               GlobalMux                             227               227  RISE       1
I__21412/I                               ClkMux                                  0               227  RISE       1
I__21412/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.crc16_q_3_LC_7_17_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_13_8_1/lcout
Path End         : u_app.out_data_q_0_LC_14_17_0/ce
Capture Clock    : u_app.out_data_q_0_LC_14_17_0/clk
Setup Constraint : 500000p
Path slack       : 481993p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5303
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505303

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5303
+ Clock To Q                                796
+ Data Path Delay                         17211
---------------------------------------   ----- 
End-of-path arrival time (ps)             23310
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                       724               724  RISE       1
I__5271/I                                       Span12Mux_s10_h                0               724  RISE       1
I__5271/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__5272/I                                       Sp12to4                        0              1354  RISE       1
I__5272/O                                       Sp12to4                      631              1985  RISE       1
I__5273/I                                       Span4Mux_v                     0              1985  RISE       1
I__5273/O                                       Span4Mux_v                   517              2502  RISE       1
I__5274/I                                       Span4Mux_s3_h                  0              2502  RISE       1
I__5274/O                                       Span4Mux_s3_h                341              2843  RISE       1
I__5275/I                                       LocalMux                       0              2843  RISE       1
I__5275/O                                       LocalMux                     486              3328  RISE       1
I__5276/I                                       IoInMux                        0              3328  RISE       1
I__5276/O                                       IoInMux                      382              3711  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3711  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4621  RISE     284
I__20998/I                                      gio2CtrlBuf                    0              4621  RISE       1
I__20998/O                                      gio2CtrlBuf                    0              4621  RISE       1
I__20999/I                                      GlobalMux                      0              4621  RISE       1
I__20999/O                                      GlobalMux                    227              4848  RISE       1
I__21117/I                                      ClkMux                         0              4848  RISE       1
I__21117/O                                      ClkMux                       455              5303  RISE       1
u_app.wait_cnt_q_6_LC_13_8_1/clk                LogicCell40_SEQ_MODE_1010      0              5303  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_13_8_1/lcout                      LogicCell40_SEQ_MODE_1010    796              6099  481993  RISE       2
I__6439/I                                               LocalMux                       0              6099  481993  RISE       1
I__6439/O                                               LocalMux                     486              6585  481993  RISE       1
I__6441/I                                               InMux                          0              6585  481993  RISE       1
I__6441/O                                               InMux                        382              6967  481993  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_7_0/in0                LogicCell40_SEQ_MODE_0000      0              6967  481993  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_13_7_0/lcout              LogicCell40_SEQ_MODE_0000    662              7629  481993  RISE       1
I__5179/I                                               LocalMux                       0              7629  481993  RISE       1
I__5179/O                                               LocalMux                     486              8114  481993  RISE       1
I__5180/I                                               InMux                          0              8114  481993  RISE       1
I__5180/O                                               InMux                        382              8497  481993  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_14_6_2/in3               LogicCell40_SEQ_MODE_0000      0              8497  481993  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_14_6_2/lcout             LogicCell40_SEQ_MODE_0000    465              8962  481993  RISE      14
I__14324/I                                              Odrv4                          0              8962  481993  RISE       1
I__14324/O                                              Odrv4                        517              9479  481993  RISE       1
I__14328/I                                              Span4Mux_h                     0              9479  481993  RISE       1
I__14328/O                                              Span4Mux_h                   444              9923  481993  RISE       1
I__14334/I                                              Span4Mux_v                     0              9923  481993  RISE       1
I__14334/O                                              Span4Mux_v                   517             10440  481993  RISE       1
I__14338/I                                              LocalMux                       0             10440  481993  RISE       1
I__14338/O                                              LocalMux                     486             10926  481993  RISE       1
I__14342/I                                              InMux                          0             10926  481993  RISE       1
I__14342/O                                              InMux                        382             11309  481993  RISE       1
u_app.u_flash_spi.in_ready_LC_17_12_1/in1               LogicCell40_SEQ_MODE_0000      0             11309  481993  RISE       1
u_app.u_flash_spi.in_ready_LC_17_12_1/lcout             LogicCell40_SEQ_MODE_0000    589             11898  481993  RISE      13
I__16169/I                                              Odrv12                         0             11898  481993  RISE       1
I__16169/O                                              Odrv12                       724             12621  481993  RISE       1
I__16176/I                                              LocalMux                       0             12621  481993  RISE       1
I__16176/O                                              LocalMux                     486             13107  481993  RISE       1
I__16185/I                                              InMux                          0             13107  481993  RISE       1
I__16185/O                                              InMux                        382             13490  481993  RISE       1
u_app.u_flash_spi.in_ready_li_m_LC_17_15_5/in3          LogicCell40_SEQ_MODE_0000      0             13490  481993  RISE       1
u_app.u_flash_spi.in_ready_li_m_LC_17_15_5/ltout        LogicCell40_SEQ_MODE_0000    403             13893  481993  FALL       1
I__8925/I                                               CascadeMux                     0             13893  481993  FALL       1
I__8925/O                                               CascadeMux                     0             13893  481993  FALL       1
u_app.u_flash_spi.out_ready_iv_5_LC_17_15_6/in2         LogicCell40_SEQ_MODE_0000      0             13893  481993  FALL       1
u_app.u_flash_spi.out_ready_iv_5_LC_17_15_6/lcout       LogicCell40_SEQ_MODE_0000    558             14451  481993  RISE       1
I__9006/I                                               Odrv12                         0             14451  481993  RISE       1
I__9006/O                                               Odrv12                       724             15175  481993  RISE       1
I__9007/I                                               LocalMux                       0             15175  481993  RISE       1
I__9007/O                                               LocalMux                     486             15660  481993  RISE       1
I__9008/I                                               InMux                          0             15660  481993  RISE       1
I__9008/O                                               InMux                        382             16043  481993  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_13_15_0/in3         LogicCell40_SEQ_MODE_0000      0             16043  481993  RISE       1
u_app.u_flash_spi.out_ready_iv_8_LC_13_15_0/ltout       LogicCell40_SEQ_MODE_0000    403             16446  481993  FALL       1
I__4782/I                                               CascadeMux                     0             16446  481993  FALL       1
I__4782/O                                               CascadeMux                     0             16446  481993  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_13_15_1/in2    LogicCell40_SEQ_MODE_0000      0             16446  481993  FALL       1
u_app.u_flash_spi.u_spi.en_q_RNIF3RON_LC_13_15_1/lcout  LogicCell40_SEQ_MODE_0000    558             17004  481993  RISE       2
I__4775/I                                               LocalMux                       0             17004  481993  RISE       1
I__4775/O                                               LocalMux                     486             17490  481993  RISE       1
I__4777/I                                               InMux                          0             17490  481993  RISE       1
I__4777/O                                               InMux                        382             17873  481993  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_13_15_4/in0    LogicCell40_SEQ_MODE_0000      0             17873  481993  RISE       1
u_app.u_flash_spi.u_spi.en_q_RNI0URMP_LC_13_15_4/lcout  LogicCell40_SEQ_MODE_0000    662             18534  481993  RISE       8
I__8867/I                                               Odrv4                          0             18534  481993  RISE       1
I__8867/O                                               Odrv4                        517             19051  481993  RISE       1
I__8870/I                                               Span4Mux_h                     0             19051  481993  RISE       1
I__8870/O                                               Span4Mux_h                   444             19495  481993  RISE       1
I__8875/I                                               Span4Mux_v                     0             19495  481993  RISE       1
I__8875/O                                               Span4Mux_v                   517             20012  481993  RISE       1
I__8880/I                                               Span4Mux_h                     0             20012  481993  RISE       1
I__8880/O                                               Span4Mux_h                   444             20457  481993  RISE       1
I__8884/I                                               Span4Mux_v                     0             20457  481993  RISE       1
I__8884/O                                               Span4Mux_v                   517             20974  481993  RISE       1
I__8887/I                                               Span4Mux_h                     0             20974  481993  RISE       1
I__8887/O                                               Span4Mux_h                   444             21418  481993  RISE       1
I__8889/I                                               Span4Mux_v                     0             21418  481993  RISE       1
I__8889/O                                               Span4Mux_v                   517             21935  481993  RISE       1
I__8890/I                                               LocalMux                       0             21935  481993  RISE       1
I__8890/O                                               LocalMux                     486             22421  481993  RISE       1
I__8891/I                                               CEMux                          0             22421  481993  RISE       1
I__8891/O                                               CEMux                        889             23310  481993  RISE       1
u_app.out_data_q_0_LC_14_17_0/ce                        LogicCell40_SEQ_MODE_1010      0             23310  481993  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5269/I                                       Odrv12                         0                 0  RISE       1
I__5269/O                                       Odrv12                       724               724  RISE       1
I__5271/I                                       Span12Mux_s10_h                0               724  RISE       1
I__5271/O                                       Span12Mux_s10_h              631              1354  RISE       1
I__5272/I                                       Sp12to4                        0              1354  RISE       1
I__5272/O                                       Sp12to4                      631              1985  RISE       1
I__5273/I                                       Span4Mux_v                     0              1985  RISE       1
I__5273/O                                       Span4Mux_v                   517              2502  RISE       1
I__5274/I                                       Span4Mux_s3_h                  0              2502  RISE       1
I__5274/O                                       Span4Mux_s3_h                341              2843  RISE       1
I__5275/I                                       LocalMux                       0              2843  RISE       1
I__5275/O                                       LocalMux                     486              3328  RISE       1
I__5276/I                                       IoInMux                        0              3328  RISE       1
I__5276/O                                       IoInMux                      382              3711  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3711  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4621  RISE     284
I__20998/I                                      gio2CtrlBuf                    0              4621  RISE       1
I__20998/O                                      gio2CtrlBuf                    0              4621  RISE       1
I__20999/I                                      GlobalMux                      0              4621  RISE       1
I__20999/O                                      GlobalMux                    227              4848  RISE       1
I__21065/I                                      ClkMux                         0              4848  RISE       1
I__21065/O                                      ClkMux                       455              5303  RISE       1
u_app.out_data_q_0_LC_14_17_0/clk               LogicCell40_SEQ_MODE_1010      0              5303  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference   : clk_app:R
Setup Time        : 523


Data Path Delay                5133
+ Setup Time                    693
- Capture Clock Path Delay    -5303
---------------------------- ------
Setup to Clock                  523

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__14059/I                                          Odrv12                     0      1670               RISE  1       
I__14059/O                                          Odrv12                     724    2393               RISE  1       
I__14060/I                                          Span12Mux_h                0      2393               RISE  1       
I__14060/O                                          Span12Mux_h                724    3117               RISE  1       
I__14061/I                                          Sp12to4                    0      3117               RISE  1       
I__14061/O                                          Sp12to4                    631    3747               RISE  1       
I__14062/I                                          Span4Mux_v                 0      3747               RISE  1       
I__14062/O                                          Span4Mux_v                 517    4264               RISE  1       
I__14063/I                                          LocalMux                   0      4264               RISE  1       
I__14063/O                                          LocalMux                   486    4750               RISE  1       
I__14064/I                                          InMux                      0      4750               RISE  1       
I__14064/O                                          InMux                      382    5133               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_10_2/in0  LogicCell40_SEQ_MODE_1010  0      5133               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                           Odrv12                     0      0                  RISE  1       
I__5269/O                                           Odrv12                     724    724                RISE  1       
I__5271/I                                           Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                           Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                           Sp12to4                    0      1354               RISE  1       
I__5272/O                                           Sp12to4                    631    1985               RISE  1       
I__5273/I                                           Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                           Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                           Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                           Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                           LocalMux                   0      2843               RISE  1       
I__5275/O                                           LocalMux                   486    3328               RISE  1       
I__5276/I                                           IoInMux                    0      3328               RISE  1       
I__5276/O                                           IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4621               RISE  284     
I__20998/I                                          gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                          gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                          GlobalMux                  0      4621               RISE  1       
I__20999/O                                          GlobalMux                  227    4848               RISE  1       
I__21055/I                                          ClkMux                     0      4848               RISE  1       
I__21055/O                                          ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_10_2/clk  LogicCell40_SEQ_MODE_1010  0      5303               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3737


Data Path Delay                4016
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3737

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__3970/I                                       Odrv4                      0      1670               RISE  1       
I__3970/O                                       Odrv4                      517    2186               RISE  1       
I__3971/I                                       Span4Mux_v                 0      2186               RISE  1       
I__3971/O                                       Span4Mux_v                 517    2703               RISE  1       
I__3972/I                                       Span4Mux_h                 0      2703               RISE  1       
I__3972/O                                       Span4Mux_h                 444    3148               RISE  1       
I__3973/I                                       LocalMux                   0      3148               RISE  1       
I__3973/O                                       LocalMux                   486    3634               RISE  1       
I__3974/I                                       InMux                      0      3634               RISE  1       
I__3974/O                                       InMux                      382    4016               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_28_4/in3  LogicCell40_SEQ_MODE_1010  0      4016               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                      GlobalMux                           0      0                  RISE  1       
I__21337/O                                      GlobalMux                           227    227                RISE  1       
I__21464/I                                      ClkMux                              0      227                RISE  1       
I__21464/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_28_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3272


Data Path Delay                3262
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3272

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2891/I                                      Odrv12                     0      1670               RISE  1       
I__2891/O                                      Odrv12                     724    2393               RISE  1       
I__2892/I                                      LocalMux                   0      2393               RISE  1       
I__2892/O                                      LocalMux                   486    2879               RISE  1       
I__2893/I                                      InMux                      0      2879               RISE  1       
I__2893/O                                      InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_0/in0  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                     GlobalMux                           0      0                  RISE  1       
I__21337/O                                     GlobalMux                           227    227                RISE  1       
I__21467/I                                     ClkMux                              0      227                RISE  1       
I__21467/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15616


Launch Clock Path Delay        5303
+ Clock To Q Delay              796
+ Data Path Delay              9517
---------------------------- ------
Clock To Out Delay            15616

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                       Odrv12                     0      0                  RISE  1       
I__5269/O                                       Odrv12                     724    724                RISE  1       
I__5271/I                                       Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                       Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                       Sp12to4                    0      1354               RISE  1       
I__5272/O                                       Sp12to4                    631    1985               RISE  1       
I__5273/I                                       Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                       Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                       Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                       Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                       LocalMux                   0      2843               RISE  1       
I__5275/O                                       LocalMux                   486    3328               RISE  1       
I__5276/I                                       IoInMux                    0      3328               RISE  1       
I__5276/O                                       IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    4621               RISE  284     
I__20998/I                                      gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                      gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                      GlobalMux                  0      4621               RISE  1       
I__20999/O                                      GlobalMux                  227    4848               RISE  1       
I__21047/I                                      ClkMux                     0      4848               RISE  1       
I__21047/O                                      ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_21_11_1/clk    LogicCell40_SEQ_MODE_1010  0      5303               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_21_11_1/lcout  LogicCell40_SEQ_MODE_1010  796    6099               FALL  7       
I__14108/I                                      Odrv4                      0      6099               FALL  1       
I__14108/O                                      Odrv4                      548    6647               FALL  1       
I__14115/I                                      Span4Mux_h                 0      6647               FALL  1       
I__14115/O                                      Span4Mux_h                 465    7112               FALL  1       
I__14118/I                                      Span4Mux_v                 0      7112               FALL  1       
I__14118/O                                      Span4Mux_v                 548    7660               FALL  1       
I__14119/I                                      Span4Mux_v                 0      7660               FALL  1       
I__14119/O                                      Span4Mux_v                 548    8208               FALL  1       
I__14120/I                                      Span4Mux_s2_v              0      8208               FALL  1       
I__14120/O                                      Span4Mux_s2_v              372    8580               FALL  1       
I__14121/I                                      IoSpan4Mux                 0      8580               FALL  1       
I__14121/O                                      IoSpan4Mux                 475    9055               FALL  1       
I__14122/I                                      LocalMux                   0      9055               FALL  1       
I__14122/O                                      LocalMux                   455    9510               FALL  1       
I__14123/I                                      IoInMux                    0      9510               FALL  1       
I__14123/O                                      IoInMux                    320    9830               FALL  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      9830               FALL  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     3297   13128              FALL  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      13128              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2488   15616              FALL  1       
sck                                             demo                       0      15616              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14406


Launch Clock Path Delay        5303
+ Clock To Q Delay              796
+ Data Path Delay              8307
---------------------------- ------
Clock To Out Delay            14406

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                          Odrv12                     0      0                  RISE  1       
I__5269/O                                          Odrv12                     724    724                RISE  1       
I__5271/I                                          Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                          Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                          Sp12to4                    0      1354               RISE  1       
I__5272/O                                          Sp12to4                    631    1985               RISE  1       
I__5273/I                                          Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                          Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                          Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                          Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                          LocalMux                   0      2843               RISE  1       
I__5275/O                                          LocalMux                   486    3328               RISE  1       
I__5276/I                                          IoInMux                    0      3328               RISE  1       
I__5276/O                                          IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    4621               RISE  284     
I__20998/I                                         gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                         gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                         GlobalMux                  0      4621               RISE  1       
I__20999/O                                         GlobalMux                  227    4848               RISE  1       
I__21090/I                                         ClkMux                     0      4848               RISE  1       
I__21090/O                                         ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_18_8_6/clk  LogicCell40_SEQ_MODE_1010  0      5303               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_18_8_6/lcout  LogicCell40_SEQ_MODE_1010  796    6099               FALL  1       
I__9918/I                                            Odrv12                     0      6099               FALL  1       
I__9918/O                                            Odrv12                     796    6895               FALL  1       
I__9919/I                                            Span12Mux_h                0      6895               FALL  1       
I__9919/O                                            Span12Mux_h                796    7691               FALL  1       
I__9920/I                                            Span12Mux_s1_v             0      7691               FALL  1       
I__9920/O                                            Span12Mux_s1_v             155    7846               FALL  1       
I__9921/I                                            LocalMux                   0      7846               FALL  1       
I__9921/O                                            LocalMux                   455    8301               FALL  1       
I__9922/I                                            IoInMux                    0      8301               FALL  1       
I__9922/O                                            IoInMux                    320    8621               FALL  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      8621               FALL  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     3297   11918              FALL  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      11918              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2488   14406              FALL  1       
sdo                                                  demo                       0      14406              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15709


Launch Clock Path Delay        5303
+ Clock To Q Delay              796
+ Data Path Delay              9610
---------------------------- ------
Clock To Out Delay            15709

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                                Odrv12                     0      0                  RISE  1       
I__5269/O                                                Odrv12                     724    724                RISE  1       
I__5271/I                                                Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                                Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                                Sp12to4                    0      1354               RISE  1       
I__5272/O                                                Sp12to4                    631    1985               RISE  1       
I__5273/I                                                Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                                Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                                Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                                Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                                LocalMux                   0      2843               RISE  1       
I__5275/O                                                LocalMux                   486    3328               RISE  1       
I__5276/I                                                IoInMux                    0      3328               RISE  1       
I__5276/O                                                IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                 ICE_GB                     910    4621               RISE  284     
I__20998/I                                               gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                               gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                               GlobalMux                  0      4621               RISE  1       
I__20999/O                                               GlobalMux                  227    4848               RISE  1       
I__21046/I                                               ClkMux                     0      4848               RISE  1       
I__21046/O                                               ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_12_7/clk  LogicCell40_SEQ_MODE_1011  0      5303               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_12_7/lcout  LogicCell40_SEQ_MODE_1011  796    6099               FALL  1       
I__12304/I                                                 Odrv12                     0      6099               FALL  1       
I__12304/O                                                 Odrv12                     796    6895               FALL  1       
I__12305/I                                                 Sp12to4                    0      6895               FALL  1       
I__12305/O                                                 Sp12to4                    662    7556               FALL  1       
I__12306/I                                                 Span4Mux_v                 0      7556               FALL  1       
I__12306/O                                                 Span4Mux_v                 548    8104               FALL  1       
I__12307/I                                                 Span4Mux_v                 0      8104               FALL  1       
I__12307/O                                                 Span4Mux_v                 548    8652               FALL  1       
I__12308/I                                                 Span4Mux_s3_v              0      8652               FALL  1       
I__12308/O                                                 Span4Mux_s3_v              496    9148               FALL  1       
I__12309/I                                                 LocalMux                   0      9148               FALL  1       
I__12309/O                                                 LocalMux                   455    9603               FALL  1       
I__12310/I                                                 IoInMux                    0      9603               FALL  1       
I__12310/O                                                 IoInMux                    320    9923               FALL  1       
ss_obuf_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      9923               FALL  1       
ss_obuf_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     3297   13221              FALL  1       
ss_obuf_iopad/DIN                                          IO_PAD                     0      13221              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                               IO_PAD                     2488   15709              FALL  1       
ss                                                         demo                       0      15709              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11833


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10355
---------------------------- ------
Clock To Out Delay            11833

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                           GlobalMux                           0      0                  RISE  1       
I__21337/O                                           GlobalMux                           227    227                RISE  1       
I__21377/I                                           ClkMux                              0      227                RISE  1       
I__21377/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_11_18_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_11_18_0/lcout        LogicCell40_SEQ_MODE_1010  796    1478               FALL  4       
I__8444/I                                                    Odrv4                      0      1478               FALL  1       
I__8444/O                                                    Odrv4                      548    2026               FALL  1       
I__8446/I                                                    Span4Mux_v                 0      2026               FALL  1       
I__8446/O                                                    Span4Mux_v                 548    2574               FALL  1       
I__8448/I                                                    Span4Mux_v                 0      2574               FALL  1       
I__8448/O                                                    Span4Mux_v                 548    3122               FALL  1       
I__8450/I                                                    LocalMux                   0      3122               FALL  1       
I__8450/O                                                    LocalMux                   455    3577               FALL  1       
I__8454/I                                                    InMux                      0      3577               FALL  1       
I__8454/O                                                    InMux                      320    3897               FALL  1       
I__8457/I                                                    CascadeMux                 0      3897               FALL  1       
I__8457/O                                                    CascadeMux                 0      3897               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_27_3/in2    LogicCell40_SEQ_MODE_0000  0      3897               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_10_27_3/lcout  LogicCell40_SEQ_MODE_0000  558    4455               RISE  1       
I__3418/I                                                    Odrv12                     0      4455               RISE  1       
I__3418/O                                                    Odrv12                     724    5179               RISE  1       
I__3419/I                                                    LocalMux                   0      5179               RISE  1       
I__3419/O                                                    LocalMux                   486    5665               RISE  1       
I__3420/I                                                    IoInMux                    0      5665               RISE  1       
I__3420/O                                                    IoInMux                    382    6047               RISE  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      6047               RISE  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     3297   9345               FALL  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      9345               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2488   11833              FALL  1       
usb_n:out                                                    demo                       0      11833              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12473


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10995
---------------------------- ------
Clock To Out Delay            12473

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                           GlobalMux                           0      0                  RISE  1       
I__21337/O                                           GlobalMux                           227    227                RISE  1       
I__21377/I                                           ClkMux                              0      227                RISE  1       
I__21377/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_11_18_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_11_18_0/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__8444/I                                                  Odrv4                      0      1478               RISE  1       
I__8444/O                                                  Odrv4                      517    1995               RISE  1       
I__8446/I                                                  Span4Mux_v                 0      1995               RISE  1       
I__8446/O                                                  Span4Mux_v                 517    2512               RISE  1       
I__8448/I                                                  Span4Mux_v                 0      2512               RISE  1       
I__8448/O                                                  Span4Mux_v                 517    3029               RISE  1       
I__8451/I                                                  LocalMux                   0      3029               RISE  1       
I__8451/O                                                  LocalMux                   486    3515               RISE  1       
I__8455/I                                                  InMux                      0      3515               RISE  1       
I__8455/O                                                  InMux                      382    3897               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_11_27_0/in1    LogicCell40_SEQ_MODE_0000  0      3897               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_11_27_0/lcout  LogicCell40_SEQ_MODE_0000  589    4486               RISE  1       
I__3980/I                                                  Odrv4                      0      4486               RISE  1       
I__3980/O                                                  Odrv4                      517    5003               RISE  1       
I__3981/I                                                  Span4Mux_v                 0      5003               RISE  1       
I__3981/O                                                  Span4Mux_v                 517    5520               RISE  1       
I__3982/I                                                  Span4Mux_s1_v              0      5520               RISE  1       
I__3982/O                                                  Span4Mux_s1_v              300    5820               RISE  1       
I__3983/I                                                  LocalMux                   0      5820               RISE  1       
I__3983/O                                                  LocalMux                   486    6306               RISE  1       
I__3984/I                                                  IoInMux                    0      6306               RISE  1       
I__3984/O                                                  IoInMux                    382    6688               RISE  1       
u_usb_p_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6688               RISE  1       
u_usb_p_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   9985               FALL  1       
u_usb_p_iopad/DIN                                          IO_PAD                     0      9985               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                               IO_PAD                     2488   12473              FALL  1       
usb_p:out                                                  demo                       0      12473              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference   : clk_app:R
Hold Time         : 584


Capture Clock Path Delay       5303
+ Hold  Time                      0
- Data Path Delay             -4719
---------------------------- ------
Hold Time                       584

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__14059/I                                          Odrv12                     0      1142               FALL  1       
I__14059/O                                          Odrv12                     796    1938               FALL  1       
I__14060/I                                          Span12Mux_h                0      1938               FALL  1       
I__14060/O                                          Span12Mux_h                796    2734               FALL  1       
I__14061/I                                          Sp12to4                    0      2734               FALL  1       
I__14061/O                                          Sp12to4                    662    3396               FALL  1       
I__14062/I                                          Span4Mux_v                 0      3396               FALL  1       
I__14062/O                                          Span4Mux_v                 548    3944               FALL  1       
I__14063/I                                          LocalMux                   0      3944               FALL  1       
I__14063/O                                          LocalMux                   455    4398               FALL  1       
I__14064/I                                          InMux                      0      4398               FALL  1       
I__14064/O                                          InMux                      320    4719               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_10_2/in0  LogicCell40_SEQ_MODE_1010  0      4719               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                           Odrv12                     0      0                  RISE  1       
I__5269/O                                           Odrv12                     724    724                RISE  1       
I__5271/I                                           Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                           Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                           Sp12to4                    0      1354               RISE  1       
I__5272/O                                           Sp12to4                    631    1985               RISE  1       
I__5273/I                                           Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                           Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                           Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                           Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                           LocalMux                   0      2843               RISE  1       
I__5275/O                                           LocalMux                   486    3328               RISE  1       
I__5276/I                                           IoInMux                    0      3328               RISE  1       
I__5276/O                                           IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4621               RISE  284     
I__20998/I                                          gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                          gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                          GlobalMux                  0      4621               RISE  1       
I__20999/O                                          GlobalMux                  227    4848               RISE  1       
I__21055/I                                          ClkMux                     0      4848               RISE  1       
I__21055/O                                          ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_10_2/clk  LogicCell40_SEQ_MODE_1010  0      5303               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2796


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                     -2796

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__3970/I                                       Odrv4                      0      1142               FALL  1       
I__3970/O                                       Odrv4                      548    1690               FALL  1       
I__3971/I                                       Span4Mux_v                 0      1690               FALL  1       
I__3971/O                                       Span4Mux_v                 548    2238               FALL  1       
I__3972/I                                       Span4Mux_h                 0      2238               FALL  1       
I__3972/O                                       Span4Mux_h                 465    2703               FALL  1       
I__3973/I                                       LocalMux                   0      2703               FALL  1       
I__3973/O                                       LocalMux                   455    3158               FALL  1       
I__3974/I                                       InMux                      0      3158               FALL  1       
I__3974/O                                       InMux                      320    3478               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_28_4/in3  LogicCell40_SEQ_MODE_1010  0      3478               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                      GlobalMux                           0      0                  RISE  1       
I__21337/O                                      GlobalMux                           227    227                RISE  1       
I__21464/I                                      ClkMux                              0      227                RISE  1       
I__21464/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_28_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2031


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                     -2031

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2891/I                                      Odrv12                     0      1142               FALL  1       
I__2891/O                                      Odrv12                     796    1938               FALL  1       
I__2892/I                                      LocalMux                   0      1938               FALL  1       
I__2892/O                                      LocalMux                   455    2393               FALL  1       
I__2893/I                                      InMux                      0      2393               FALL  1       
I__2893/O                                      InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_0/in0  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                     GlobalMux                           0      0                  RISE  1       
I__21337/O                                     GlobalMux                           227    227                RISE  1       
I__21467/I                                     ClkMux                              0      227                RISE  1       
I__21467/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_28_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15028


Launch Clock Path Delay        5303
+ Clock To Q Delay              796
+ Data Path Delay              8929
---------------------------- ------
Clock To Out Delay            15028

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                       Odrv12                     0      0                  RISE  1       
I__5269/O                                       Odrv12                     724    724                RISE  1       
I__5271/I                                       Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                       Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                       Sp12to4                    0      1354               RISE  1       
I__5272/O                                       Sp12to4                    631    1985               RISE  1       
I__5273/I                                       Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                       Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                       Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                       Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                       LocalMux                   0      2843               RISE  1       
I__5275/O                                       LocalMux                   486    3328               RISE  1       
I__5276/I                                       IoInMux                    0      3328               RISE  1       
I__5276/O                                       IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    4621               RISE  284     
I__20998/I                                      gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                      gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                      GlobalMux                  0      4621               RISE  1       
I__20999/O                                      GlobalMux                  227    4848               RISE  1       
I__21047/I                                      ClkMux                     0      4848               RISE  1       
I__21047/O                                      ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_21_11_1/clk    LogicCell40_SEQ_MODE_1010  0      5303               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_21_11_1/lcout  LogicCell40_SEQ_MODE_1010  796    6099               RISE  7       
I__14108/I                                      Odrv4                      0      6099               RISE  1       
I__14108/O                                      Odrv4                      517    6616               RISE  1       
I__14115/I                                      Span4Mux_h                 0      6616               RISE  1       
I__14115/O                                      Span4Mux_h                 444    7060               RISE  1       
I__14118/I                                      Span4Mux_v                 0      7060               RISE  1       
I__14118/O                                      Span4Mux_v                 517    7577               RISE  1       
I__14119/I                                      Span4Mux_v                 0      7577               RISE  1       
I__14119/O                                      Span4Mux_v                 517    8094               RISE  1       
I__14120/I                                      Span4Mux_s2_v              0      8094               RISE  1       
I__14120/O                                      Span4Mux_s2_v              372    8466               RISE  1       
I__14121/I                                      IoSpan4Mux                 0      8466               RISE  1       
I__14121/O                                      IoSpan4Mux                 424    8890               RISE  1       
I__14122/I                                      LocalMux                   0      8890               RISE  1       
I__14122/O                                      LocalMux                   486    9376               RISE  1       
I__14123/I                                      IoInMux                    0      9376               RISE  1       
I__14123/O                                      IoInMux                    382    9758               RISE  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      9758               RISE  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2956   12714              RISE  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      12714              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2314   15028              RISE  1       
sck                                             demo                       0      15028              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13840


Launch Clock Path Delay        5303
+ Clock To Q Delay              796
+ Data Path Delay              7741
---------------------------- ------
Clock To Out Delay            13840

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                          Odrv12                     0      0                  RISE  1       
I__5269/O                                          Odrv12                     724    724                RISE  1       
I__5271/I                                          Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                          Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                          Sp12to4                    0      1354               RISE  1       
I__5272/O                                          Sp12to4                    631    1985               RISE  1       
I__5273/I                                          Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                          Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                          Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                          Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                          LocalMux                   0      2843               RISE  1       
I__5275/O                                          LocalMux                   486    3328               RISE  1       
I__5276/I                                          IoInMux                    0      3328               RISE  1       
I__5276/O                                          IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    4621               RISE  284     
I__20998/I                                         gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                         gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                         GlobalMux                  0      4621               RISE  1       
I__20999/O                                         GlobalMux                  227    4848               RISE  1       
I__21090/I                                         ClkMux                     0      4848               RISE  1       
I__21090/O                                         ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_18_8_6/clk  LogicCell40_SEQ_MODE_1010  0      5303               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_18_8_6/lcout  LogicCell40_SEQ_MODE_1010  796    6099               RISE  1       
I__9918/I                                            Odrv12                     0      6099               RISE  1       
I__9918/O                                            Odrv12                     724    6822               RISE  1       
I__9919/I                                            Span12Mux_h                0      6822               RISE  1       
I__9919/O                                            Span12Mux_h                724    7546               RISE  1       
I__9920/I                                            Span12Mux_s1_v             0      7546               RISE  1       
I__9920/O                                            Span12Mux_s1_v             155    7701               RISE  1       
I__9921/I                                            LocalMux                   0      7701               RISE  1       
I__9921/O                                            LocalMux                   486    8187               RISE  1       
I__9922/I                                            IoInMux                    0      8187               RISE  1       
I__9922/O                                            IoInMux                    382    8569               RISE  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      8569               RISE  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     2956   11526              RISE  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      11526              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2314   13840              RISE  1       
sdo                                                  demo                       0      13840              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 15090


Launch Clock Path Delay        5303
+ Clock To Q Delay              796
+ Data Path Delay              8991
---------------------------- ------
Clock To Out Delay            15090

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_14_12_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__5269/I                                                Odrv12                     0      0                  RISE  1       
I__5269/O                                                Odrv12                     724    724                RISE  1       
I__5271/I                                                Span12Mux_s10_h            0      724                RISE  1       
I__5271/O                                                Span12Mux_s10_h            631    1354               RISE  1       
I__5272/I                                                Sp12to4                    0      1354               RISE  1       
I__5272/O                                                Sp12to4                    631    1985               RISE  1       
I__5273/I                                                Span4Mux_v                 0      1985               RISE  1       
I__5273/O                                                Span4Mux_v                 517    2502               RISE  1       
I__5274/I                                                Span4Mux_s3_h              0      2502               RISE  1       
I__5274/O                                                Span4Mux_s3_h              341    2843               RISE  1       
I__5275/I                                                LocalMux                   0      2843               RISE  1       
I__5275/O                                                LocalMux                   486    3328               RISE  1       
I__5276/I                                                IoInMux                    0      3328               RISE  1       
I__5276/O                                                IoInMux                    382    3711               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      3711               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                 ICE_GB                     910    4621               RISE  284     
I__20998/I                                               gio2CtrlBuf                0      4621               RISE  1       
I__20998/O                                               gio2CtrlBuf                0      4621               RISE  1       
I__20999/I                                               GlobalMux                  0      4621               RISE  1       
I__20999/O                                               GlobalMux                  227    4848               RISE  1       
I__21046/I                                               ClkMux                     0      4848               RISE  1       
I__21046/O                                               ClkMux                     455    5303               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_12_7/clk  LogicCell40_SEQ_MODE_1011  0      5303               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_20_12_7/lcout  LogicCell40_SEQ_MODE_1011  796    6099               RISE  1       
I__12304/I                                                 Odrv12                     0      6099               RISE  1       
I__12304/O                                                 Odrv12                     724    6822               RISE  1       
I__12305/I                                                 Sp12to4                    0      6822               RISE  1       
I__12305/O                                                 Sp12to4                    631    7453               RISE  1       
I__12306/I                                                 Span4Mux_v                 0      7453               RISE  1       
I__12306/O                                                 Span4Mux_v                 517    7970               RISE  1       
I__12307/I                                                 Span4Mux_v                 0      7970               RISE  1       
I__12307/O                                                 Span4Mux_v                 517    8487               RISE  1       
I__12308/I                                                 Span4Mux_s3_v              0      8487               RISE  1       
I__12308/O                                                 Span4Mux_s3_v              465    8952               RISE  1       
I__12309/I                                                 LocalMux                   0      8952               RISE  1       
I__12309/O                                                 LocalMux                   486    9438               RISE  1       
I__12310/I                                                 IoInMux                    0      9438               RISE  1       
I__12310/O                                                 IoInMux                    382    9820               RISE  1       
ss_obuf_preio/DOUT0                                        PRE_IO_PIN_TYPE_011001     0      9820               RISE  1       
ss_obuf_preio/PADOUT                                       PRE_IO_PIN_TYPE_011001     2956   12776              RISE  1       
ss_obuf_iopad/DIN                                          IO_PAD                     0      12776              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                               IO_PAD                     2314   15090              RISE  1       
ss                                                         demo                       0      15090              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8168


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6690
---------------------------- ------
Clock To Out Delay             8168

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                            GlobalMux                           0      0                  RISE  1       
I__21337/O                                            GlobalMux                           227    227                RISE  1       
I__21463/I                                            ClkMux                              0      227                RISE  1       
I__21463/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_27_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_27_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__6324/I                                                         LocalMux                   0      1478               FALL  1       
I__6324/O                                                         LocalMux                   455    1933               FALL  1       
I__6330/I                                                         InMux                      0      1933               FALL  1       
I__6330/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_10_27_6/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_10_27_6/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  5       
I__20320/I                                                        Odrv12                     0      2677               FALL  1       
I__20320/O                                                        Odrv12                     796    3473               FALL  1       
I__20324/I                                                        LocalMux                   0      3473               FALL  1       
I__20324/O                                                        LocalMux                   455    3928               FALL  1       
I__20329/I                                                        InMux                      0      3928               FALL  1       
I__20329/O                                                        InMux                      320    4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_30_4/in3    LogicCell40_SEQ_MODE_0000  0      4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_30_4/lcout  LogicCell40_SEQ_MODE_0000  424    4672               FALL  2       
I__3474/I                                                         Odrv4                      0      4672               FALL  1       
I__3474/O                                                         Odrv4                      548    5220               FALL  1       
I__3476/I                                                         LocalMux                   0      5220               FALL  1       
I__3476/O                                                         LocalMux                   455    5675               FALL  1       
I__3478/I                                                         IoInMux                    0      5675               FALL  1       
I__3478/O                                                         IoInMux                    320    5995               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      5995               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    6254               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      6254               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   8168               RISE  1       
usb_n:out                                                         demo                       0      8168               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9015


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7537
---------------------------- ------
Clock To Out Delay             9015

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__21337/I                                            GlobalMux                           0      0                  RISE  1       
I__21337/O                                            GlobalMux                           227    227                RISE  1       
I__21463/I                                            ClkMux                              0      227                RISE  1       
I__21463/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_27_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_27_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__6324/I                                                         LocalMux                   0      1478               FALL  1       
I__6324/O                                                         LocalMux                   455    1933               FALL  1       
I__6330/I                                                         InMux                      0      1933               FALL  1       
I__6330/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_10_27_6/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_10_27_6/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  5       
I__20320/I                                                        Odrv12                     0      2677               FALL  1       
I__20320/O                                                        Odrv12                     796    3473               FALL  1       
I__20324/I                                                        LocalMux                   0      3473               FALL  1       
I__20324/O                                                        LocalMux                   455    3928               FALL  1       
I__20329/I                                                        InMux                      0      3928               FALL  1       
I__20329/O                                                        InMux                      320    4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_30_4/in3    LogicCell40_SEQ_MODE_0000  0      4248               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_30_4/lcout  LogicCell40_SEQ_MODE_0000  424    4672               FALL  2       
I__3475/I                                                         Odrv4                      0      4672               FALL  1       
I__3475/O                                                         Odrv4                      548    5220               FALL  1       
I__3477/I                                                         Span4Mux_s2_v              0      5220               FALL  1       
I__3477/O                                                         Span4Mux_s2_v              372    5592               FALL  1       
I__3479/I                                                         IoSpan4Mux                 0      5592               FALL  1       
I__3479/O                                                         IoSpan4Mux                 475    6068               FALL  1       
I__3480/I                                                         LocalMux                   0      6068               FALL  1       
I__3480/O                                                         LocalMux                   455    6523               FALL  1       
I__3481/I                                                         IoInMux                    0      6523               FALL  1       
I__3481/O                                                         IoInMux                    320    6843               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6843               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7101               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7101               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9015               RISE  1       
usb_p:out                                                         demo                       0      9015               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

