{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:kFM4V80Y5EsC", "title": "Device exploration of nanosheet transistors for sub-7-nm technology node", "published_by": "IEEE Transactions on Electron Devices 64 (6), 2707-2713, 2017", "authors": ["D Jang", "D Yakimets", "G Eneman", "P Schuddinck", "MG Bardon", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11346192550040188278", "cited_by": 208.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:HKuYlFsi-qEC", "title": "Vertical GAAFETs for the ultimate CMOS scaling", "published_by": "IEEE Transactions on Electron Devices 62 (5), 1433-1439, 2015", "authors": ["D Yakimets", "G Eneman", "P Schuddinck", "TH Bao", "MG Bardon", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5542773749186689027", "cited_by": 188.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:8xglSJ46CyEC", "title": "Coarse-grained reconfigurable array architectures", "published_by": "Handbook of signal processing systems, 427-472, 2019", "authors": ["BD Sutter", "P Raghavan", "A Lambrechts"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5184596908944254929", "cited_by": 135.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:CzVmvSWNoUEC", "title": "Understanding energy efficiency benefits of carbon nanotube field-effect transistors for digital VLSI", "published_by": "IEEE Transactions on Nanotechnology 17 (6), 1259-1269, 2018", "authors": ["G Hills", "MG Bardon", "G Doornbos", "D Yakimets", "P Schuddinck", "R Baert", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11782463916310950308", "cited_by": 107.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:121WXH0ir18C", "title": "Impact of Wire Geometry on Interconnect RC and Circuit Delay", "published_by": "IEEE Transactions on Electron Devices 63 (6), 2488-2496, 2016", "authors": ["I Ciofi", "A Contino", "PJ Roussel", "R Baert", "VH Vega-Gonzalez", "K Croes", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18193752384247609288", "cited_by": 93.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:R8TPKZP7usQC", "title": "Self-heating on bulk FinFET from 14nm down to 7nm node", "published_by": "2015 IEEE International Electron Devices Meeting (IEDM), 11.6. 1-11.6. 4, 2015", "authors": ["D Jang", "E Bury", "R Ritzenthaler", "MG Bardon", "T Chiarella", "K Miyaguchi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7611818809400739264", "cited_by": 92.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:7q08wCQPkLwC", "title": "Polarity control in WSe2 double-gate transistors", "published_by": "Scientific reports 6 (1), 29448, 2016", "authors": ["GV Resta", "S Sutar", "Y Balaji", "D Lin", "P Raghavan", "I Radu", "F Catthoor", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11244482654997527086", "cited_by": 87.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:23Hg5vt_rPQC", "title": "Power aware FinFET and lateral nanosheet FET targeting for 3nm CMOS technology", "published_by": "2017 IEEE International Electron Devices Meeting (IEDM), 20.4. 1-20.4. 4, 2017", "authors": ["D Yakimets", "MG Bardon", "D Jang", "P Schuddinck", "Y Sherazi", "P Weckx", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9046633937992104102", "cited_by": 86.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:zYLM7Y9cAGgC", "title": "Future software-defined radio platforms and mapping flows", "published_by": "IEEE Signal Processing Magazine 27 (2), 22-33, 2010", "authors": ["M Palkovic", "P Raghavan", "M Li", "A Dejonghe", "L Van der Perre", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13756350821025085654", "cited_by": 78.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:xtRiw3GOFMkC", "title": "Comparison of reaction-diffusion and atomistic trap-based BTI models for logic gates", "published_by": "IEEE transactions on device and materials reliability 14 (1), 182-193, 2013", "authors": ["H K\u00fckner", "S Khan", "P Weckx", "P Raghavan", "S Hamdioui", "B Kaczer", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15358495858136446334", "cited_by": 72.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:f5lEeLvKxmwC", "title": "Extreme scaling enabled by 5 tracks cells: Holistic design-device co-optimization for FinFETs and lateral nanowires", "published_by": "2016 IEEE International Electron Devices Meeting (IEDM), 28.2. 1-28.2. 4, 2016", "authors": ["MG Bardon", "Y Sherazi", "P Schuddinck", "D Jang", "D Yakimets", "P Debacker", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16392213627878680193", "cited_by": 70.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:roLk4NBRz8UC", "title": "Defect-based methodology for workload-dependent circuit lifetime projections-Application to SRAM", "published_by": "2013 IEEE International Reliability Physics Symposium (IRPS), 3A. 4.1-3A. 4.7, 2013", "authors": ["P Weckx", "B Kaczer", "M Toledano-Luque", "T Grasser", "PJ Roussel", "H Kukner", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1687950455444399508", "cited_by": 65.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:NMxIlDl6LWMC", "title": "Bias temperature instability analysis of FinFET based SRAM cells", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["S Khan", "I Agbo", "S Hamdioui", "H Kukner", "B Kaczer", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15580734395946700589", "cited_by": 61.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:WTkkuPxyGkUC", "title": "Design and benchmarking of hybrid CMOS-spin wave device circuits compared to 10nm CMOS", "published_by": "2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO), 686-689, 2015", "authors": ["O Zografos", "B Sor\u00e9e", "A Vaysset", "S Cosemans", "L Amaru", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1395798256874148627", "cited_by": 59.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:u-x6o8ySG0sC", "title": "Power breakdown analysis for a heterogeneous NoC platform running a video application", "published_by": "2005 IEEE International Conference on Application-Specific Systems\u00a0\u2026, 2005", "authors": ["A Lambrechts", "P Raghavan", "A Leroy", "G Talavera", "TV Aa", "M Jayapala", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15191532762161724581", "cited_by": 59.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:u5HHmVD_uO8C", "title": "A unified instruction set programmable architecture for multi-standard advanced forward error correction", "published_by": "2008 IEEE Workshop on Signal Processing Systems, 31-36, 2008", "authors": ["F Naessens", "B Bougard", "S Bressinck", "L Hollevoet", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=563908883164403352", "cited_by": 58.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:yBxuCEhX224C", "title": "Vertical device architecture for 5nm and beyond: device & circuit implications", "published_by": "2015 Symposium on VLSI Technology (VLSI Technology), T26-T27, 2015", "authors": ["AVY Thean", "D Yakimets", "TH Bao", "P Schuddinck", "S Sakhare", "MG Bardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4104861301070049246", "cited_by": 55.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:ZeXyd9-uunAC", "title": "BTI impact on logical gates in nano-scale CMOS technology", "published_by": "2012 IEEE 15th International Symposium on Design and Diagnostics of\u00a0\u2026, 2012", "authors": ["S Khan", "S Hamdioui", "H Kukner", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17345024104538759328", "cited_by": 55.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:d1gkVwhDpl0C", "title": "A 200Mbps+ 2.14 nJ/b digital baseband multi processor system-on-chip for SDRs", "published_by": "2009 Symposium on VLSI Circuits, 292-293, 2009", "authors": ["V Derudder", "B Bougard", "A Couvreur", "A Dewilde", "S Dupont", "L Folens", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16534373799943810277", "cited_by": 55.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&citation_for_view=1deOKekAAAAJ:WMj-6b1RDO4C", "title": "The impact of sequential-3D integration on semiconductor scaling roadmap", "published_by": "2017 IEEE International Electron Devices Meeting (IEDM), 32.1. 1-31.1. 4, 2017", "authors": ["A Mallik", "A Vandooren", "L Witters", "A Walke", "J Franco", "Y Sherazi", "P Weckx", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10938551391775827355", "cited_by": 54.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:HDshCWvjkbEC", "title": "Implications of BTI-induced time-dependent statistics on yield estimation of digital circuits", "published_by": "IEEE Transactions on Electron Devices 61 (3), 666-673, 2014", "authors": ["P Weckx", "B Kaczer", "M Toledano-Luque", "P Raghavan", "J Franco", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1307412007798057751", "cited_by": 51.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:R0GtuAMwyXEC", "title": "Holisitic device exploration for 7nm node", "published_by": "2015 IEEE Custom Integrated Circuits Conference (CICC), 1-5, 2015", "authors": ["P Raghavan", "MG Bardon", "D Jang", "P Schuddinck", "D Yakimets", "J Ryckaert", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10429889753303973034", "cited_by": 48.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:tvutLEwYQz8C", "title": "Technology/system codesign and benchmarking for lateral and vertical GAA nanowire FETs at 5-nm technology node", "published_by": "IEEE Transactions on Electron Devices 62 (10), 3125-3132, 2015", "authors": ["C Pan", "P Raghavan", "D Yakimets", "P Debacker", "F Catthoor", "N Collaert", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3779463142104518378", "cited_by": 44.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:J_g5lzvAfSwC", "title": "Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies", "published_by": "2014 44th European Solid State Device Research Conference (ESSDERC), 102-105, 2014", "authors": ["TH Bao", "D Yakimets", "J Ryckaert", "I Ciofi", "R Baert", "A Veloso", "J Boemmels", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11817397731317265019", "cited_by": 44.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:OP2qWFMeUpEC", "title": "Stacked nanosheet fork architecture for SRAM design and device co-optimization toward 3nm", "published_by": "2017 IEEE International Electron Devices Meeting (IEDM), 20.5. 1-20.5. 4, 2017", "authors": ["P Weckx", "J Ryckaert", "V Putcha", "A De Keersgieter", "J Boemmels", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=35358657704145616", "cited_by": 43.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:r5WMYYrv30cC", "title": "Integral impact of BTI, PVT variation, and workload on SRAM sense amplifier", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (4\u00a0\u2026, 2017", "authors": ["I Agbo", "M Taouil", "D Kraak", "S Hamdioui", "H K\u00fckner", "P Weckx", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11344836843693399544", "cited_by": 41.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:MaiMEk8tZqMC", "title": "Dimensioning for power and performance under 10nm: The limits of FinFETs scaling", "published_by": "2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015", "authors": ["MG Bardon", "P Schuddinck", "P Raghavan", "D Jang", "D Yakimets", "A Mercha", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13284947049514702441", "cited_by": 41.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:QC-2xSqExF4C", "title": "Standard cell design in N7: EUV vs. immersion", "published_by": "Design-Process-Technology Co-optimization for Manufacturability IX 9427, 110-118, 2015", "authors": ["B Chava", "D Rio", "Y Sherazi", "D Trivkovic", "W Gillijns", "P Debacker", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8355899117620807410", "cited_by": 41.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:2osOgNQ5qMEC", "title": "A 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11 n, 802.16 e and 3GPP-LTE", "published_by": "2010 Symposium on VLSI Circuits, 213-214, 2010", "authors": ["F Naessens", "V Derudder", "H Cappelle", "L Hollevoet", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17967453202723519279", "cited_by": 40.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:IjCSPb-OGe4C", "title": "Architectures and circuits for software-defined radios: Scaling and scalability for low cost and low energy", "published_by": "2007 IEEE International Solid-State Circuits Conference. Digest of Technical\u00a0\u2026, 2007", "authors": ["L Van der Perre", "B Bougard", "J Craninckx", "W Dehaene", "L Hollevoet", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12650154210227571294", "cited_by": 39.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:M3NEmzRMIkIC", "title": "Distributed loop controller architecture for multi-threading in uni-threaded processors", "published_by": "US Patent App. 12/129,559, 2008", "authors": ["M Jayapala", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15404537266868391592", "cited_by": 38.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:zBCjByih94YC", "title": "Design-technology co-optimization for OxRRAM-based synaptic processing unit", "published_by": "2017 Symposium on VLSI Technology, T178-T179, 2017", "authors": ["A Mallik", "D Garbin", "A Fantini", "D Rodopoulos", "R Degraeve", "J Stuijt", "AK Das", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17301089395179955309", "cited_by": 37.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:MIUEjqm7qCUC", "title": "Spintronic majority gates", "published_by": "2015 IEEE International Electron Devices Meeting (IEDM), 32.5. 1-32.5. 4, 2015", "authors": ["IP Radu", "O Zografos", "A Vaysset", "F Ciubotaru", "J Yan", "J Swerts", "D Radisic", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3493285299913600180", "cited_by": 37.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:_cFkbNEifk0C", "title": "DTCO at N7 and beyond: patterning and electrical compromises and opportunities", "published_by": "Design-Process-Technology Co-optimization for Manufacturability IX 9427, 101-108, 2015", "authors": ["J Ryckaert", "P Raghavan", "P Schuddinck", "HB Trong", "A Mallik", "SS Sakhare", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5686940541996396353", "cited_by": 37.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:Y0pCki6q_DkC", "title": "Ultra-low energy domain-specific instruction-set processors", "published_by": "Springer Science & Business Media, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14953896883257561453", "cited_by": 37.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:LkGwnXOMwfcC", "title": "Architectures for cognitive radio testbeds and demonstrators\u2014an overview", "published_by": "2010 Proceedings of the Fifth International Conference on Cognitive Radio\u00a0\u2026, 2010", "authors": ["O Gustafsson", "K Amiri", "D Andersson", "A Blad", "C Bonnet", "JR Cavallaro", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17403291430862584400", "cited_by": 37.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:9yKSN-GCB0IC", "title": "Very wide register: An asymmetric register file organization for low power embedded processors", "published_by": "2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007", "authors": ["P Raghavan", "A Lambrechts", "M Jayapala", "F Catthoor", "D Verkest", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7300843117220090602", "cited_by": 36.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:HOg0WoviCygC", "title": "Non-volatile spin wave majority gate at the nanoscale", "published_by": "Aip Advances 7 (5), 2017", "authors": ["O Zografos", "S Dutta", "M Manfrini", "A Vaysset", "B Sor\u00e9e", "A Naeemi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13748390881395991085", "cited_by": 34.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:B71Od6CY_ssC", "title": "Benchmarking of MoS2FETs With Multigate Si-FET Options for 5 nm and Beyond", "published_by": "IEEE Transactions on Electron Devices 62 (12), 4051-4056, 2015", "authors": ["T Agarwal", "D Yakimets", "P Raghavan", "I Radu", "A Thean", "M Heyns", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3050627827356765240", "cited_by": 33.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:UeHWp8X0CEIC", "title": "Coffee: COmpiler Framework for Energy-Aware Exploration", "published_by": "High Performance Embedded Architectures and Compilers: Third International\u00a0\u2026, 2008", "authors": ["P Raghavan", "A Lambrechts", "J Absar", "M Jayapala", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10213533199441467064", "cited_by": 33.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:qjMakFHDy7sC", "title": "Energy-aware interconnect-exploration of coarse grained reconfigurable processors", "published_by": "Proc. of Workshop on Application Specific Processors 23, 2005", "authors": ["A Lambrechts", "P Raghavan", "M Jayapala", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5936015870169279318", "cited_by": 33.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:HE397vMXCloC", "title": "Design technology co-optimization for N10", "published_by": "Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 1-8, 2014", "authors": ["J Ryckaert", "P Raghavan", "R Baert", "MG Bardon", "M Dusa", "A Mallik", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14991757172485160247", "cited_by": 31.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:RGFaLdJalmkC", "title": "An area and energy efficient half-row-paralleled layer LDPC decoder for the 802.11 AD standard", "published_by": "SiPS 2013 Proceedings, 112-117, 2013", "authors": ["M Li", "F Naessens", "P Debacker", "P Raghavan", "C Desset", "M Li", "A Dejonghe", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5382207536146261493", "cited_by": 31.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:9LrdxYebArsC", "title": "Low track height standard cell design in iN7 using scaling boosters", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XI 10148\u00a0\u2026, 2017", "authors": ["SMY Sherazi", "C Jha", "D Rodopoulos", "P Debacker", "B Chava", "L Matti", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12515019648745121438", "cited_by": 30.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:eflP2zaiRacC", "title": "Degradation analysis of datapath logic subblocks under NBTI aging in FinFET technology", "published_by": "Fifteenth International Symposium on Quality Electronic Design, 473-479, 2014", "authors": ["H K\u00fckner", "M Khatib", "S Morrison", "P Weckx", "P Raghavan", "B Kaczer", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5254294096100441114", "cited_by": 30.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:W7OEmFMy1HYC", "title": "A customized cross-bar for data-shuffling in domain-specific simd processors", "published_by": "Architecture of Computing Systems-ARCS 2007: 20th International Conference\u00a0\u2026, 2007", "authors": ["P Raghavan", "S Munaga", "ER Ramos", "A Lambrechts", "M Jayapala", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4882292844193088362", "cited_by": 30.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:tJ_1M1FLfZ0C", "title": "Impact of a SADP flow on the design and process for N10/N7 metal layers", "published_by": "Design-Process-Technology Co-optimization for Manufacturability IX 9427, 71-79, 2015", "authors": ["W Gillijns", "SMY Sherazi", "D Trivkovic", "B Chava", "B Vandewalle", "V Gerousis", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8671035996461352300", "cited_by": 29.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:B3FOqHPlNUQC", "title": "Non-Monte-Carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation\u2014Application to 6T SRAM", "published_by": "2014 IEEE International Reliability Physics Symposium, 5D. 2.1-5D. 2.6, 2014", "authors": ["P Weckx", "B Kaczer", "H Kukner", "J Roussel", "P Raghavan", "F Catthoor", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10336576733464632971", "cited_by": 29.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:bEWYMUwI8FkC", "title": "Ultra low power ASIP architecture", "published_by": "US Patent 7,694,084, 2010", "authors": ["P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15776484787973430404", "cited_by": 29.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:ufrVoPGSRksC", "title": "Energy-aware interconnect optimization for a coarse grained reconfigurable processor", "published_by": "21st International Conference on VLSI Design (VLSID 2008), 201-207, 2008", "authors": ["A Lambrechts", "P Raghavan", "M Jayapala", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13714623008382080009", "cited_by": 28.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:fhZv66dCuXAC", "title": "Limitations on lateral nanowire scaling beyond 7-nm node", "published_by": "IEEE Electron Device Letters 38 (1), 9-11, 2016", "authors": ["UK Das", "MG Bardon", "D Jang", "G Eneman", "P Schuddinck", "D Yakimets", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11121304401321117502", "cited_by": 27.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:6jAoOr-ogVAC", "title": "Integrated circuit power distribution network", "published_by": "US Patent 10,510,774, 2019", "authors": ["P Debacker", "P Raghavan", "VC Gerousis"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13692407978306450090", "cited_by": 26.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:1W67FsDfIBAC", "title": "Semiconductor cell configured to perform logic operations", "published_by": "US Patent App. 15/820,239, 2018", "authors": ["D Garbin", "D Rodopoulos", "P Debacker", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4846658439978938685", "cited_by": 26.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:JQPmwQThujIC", "title": "Inversion optimization in majority-inverter graphs", "published_by": "2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00a0\u2026, 2016", "authors": ["E Testa", "M Soeken", "O Zografos", "L Amaru", "P Raghavan", "R Lauwereins", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13261750582964147447", "cited_by": 26.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:U_h31ocWZrQC", "title": "Technology/circuit/system co-optimization and benchmarking for multilayer graphene interconnects at sub-10-nm technology node", "published_by": "IEEE Transactions on Electron Devices 62 (5), 1530-1536, 2015", "authors": ["C Pan", "P Raghavan", "A Ceyhan", "F Catthoor", "Z Tokei", "A Naeemi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13385360418694790567", "cited_by": 26.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:R1TrASrH5esC", "title": "Architectural strategies in standard-cell design for the 7 nm and beyond technology node", "published_by": "Journal of Micro/Nanolithography, MEMS, and MOEMS 15 (1), 013507-013507, 2016", "authors": ["SMY Sherazi", "B Chava", "P Debacker", "MG Bardon", "P Schuddinck", "F Firouzi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16336391438815112283", "cited_by": 25.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:Tyk-4Ss8FVUC", "title": "Novel energy-efficient scalable soft-output SSFE MIMO detector architectures", "published_by": "2009 International Symposium on Systems, Architectures, Modeling, and\u00a0\u2026, 2009", "authors": ["R Fasthuber", "M Li", "D Novo", "P Raghavan", "L Van Der Perre", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8329940992025427748", "cited_by": 25.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:aK62MiYD7mUC", "title": "Adaptive sparse linear solvers for implicit CFD using Newton-Krylov algorithms", "published_by": "Proceedings of the Second MIT Conference on Computational Fluid and Solid\u00a0\u2026, 2003", "authors": ["L McInnes", "B Norris", "S Bhowmick", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14568481726208564722", "cited_by": 25.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:_FxGoFyzp5QC", "title": "An integrated reconfigurable engine for multi-purpose sensing up to 6 GHz", "published_by": "2011 IEEE International Symposium on Dynamic Spectrum Access Networks\u00a0\u2026, 2011", "authors": ["S Pollin", "L Hollevoet", "P Van Wesemael", "M Desmet", "A Bourdoux", "E Lopez", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14065347491140360920", "cited_by": 24.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:EO1llL0aI9sC", "title": "Quantification of sense amplifier offset voltage degradation due to zero-and run-time variability", "published_by": "2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 725-730, 2016", "authors": ["I Agbo", "M Taouil", "S Hamdioui", "P Weckx", "S Cosemans", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12817576402497242216", "cited_by": 23.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:s-mE-ZzancgC", "title": "A quality of service approach for high-performance numerical components", "published_by": "Proceedings of Workshop on QoS in Component-Based Software Engineering\u00a0\u2026, 2003", "authors": ["P Hovland", "K Keahey", "LC McInnes", "B Norris", "LF Diachin", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=118129023025525274", "cited_by": 23.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:BulkYocH2doC", "title": "The defect-centric perspective of device and circuit reliability\u2014From gate oxide defects to circuits", "published_by": "Solid-State Electronics 125, 52-62, 2016", "authors": ["B Kaczer", "J Franco", "P Weckx", "PJ Roussel", "M Simicic", "V Putcha", "E Bury", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7703745964307413740", "cited_by": 22.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:nb7KW1ujOQ8C", "title": "Bilayer graphene tunneling FET for sub-0.2 V digital CMOS logic applications", "published_by": "IEEE Electron Device Letters 35 (12), 1308-1310, 2014", "authors": ["TK Agarwal", "A Nourbakhsh", "P Raghavan", "I Radu", "S De Gendt", "M Heyns", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1208685713593163913", "cited_by": 22.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:dTyEYWd-f8wC", "title": "Scaling of BTI reliability in presence of time-zero variability", "published_by": "2014 IEEE International Reliability Physics Symposium, CA. 5.1-CA. 5.7, 2014", "authors": ["H K\u00fckner", "P Weckx", "J Franco", "M Toledano-Luque", "M Cho", "B Kaczer", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8884209762235672186", "cited_by": 22.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:YsMSGLbcyi4C", "title": "Design of a low power pre-synchronization ASIP for multimode SDR terminals", "published_by": "Embedded Computer Systems: Architectures, Modeling, and Simulation: 7th\u00a0\u2026, 2007", "authors": ["T Schuster", "B Bougard", "P Raghavan", "R Priewasser", "D Novo", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8420893466547311273", "cited_by": 22.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:LwieBGrN4GEC", "title": "Ultra-fast SOT-MRAM cell with STT current for deterministic switching", "published_by": "2017 IEEE International Conference on Computer Design (ICCD), 463-468, 2017", "authors": ["B Zeinali", "JK Madsen", "P Raghavan", "F Moradi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5116757236159679589", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:hKmHnHMtuq0C", "title": "Exchange-driven magnetic logic", "published_by": "Scientific reports 7 (1), 12154, 2017", "authors": ["O Zografos", "M Manfrini", "A Vaysset", "B Sor\u00e9e", "F Ciubotaru", "C Adelmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8183959403362995879", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:bYbwfsIO_fQC", "title": "Comparison of short-channel effects in monolayer MoS2 based junctionless and inversion-mode field-effect transistors", "published_by": "Applied Physics Letters 108 (2), 2016", "authors": ["T Agarwal", "B Sor\u00e9e", "I Radu", "P Raghavan", "G Fiori", "G Iannaccone", "A Thean", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11330994749634896988", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:T0nwzvlCxs8C", "title": "The defect-centric perspective of device and circuit reliability\u2014From individual defects to circuits", "published_by": "2015 45th European Solid State Device Research Conference (ESSDERC), 218-225, 2015", "authors": ["B Kaczer", "J Franco", "P Weckx", "PJ Roussel", "E Bury", "M Cho", "R Degraeve", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14234017957349317205", "cited_by": 21.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:ult01sCh7k0C", "title": "Integrated circuit device with power gating switch in back end of line", "published_by": "US Patent App. 14/565,159, 2015", "authors": ["P Raghavan", "J Genoe", "S Steudel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4956811351704082734", "cited_by": 21.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:maZDTaKrznsC", "title": "Enabling efficient system configurations for dynamic wireless applications using system scenarios", "published_by": "International journal of wireless information networks 20, 140-156, 2013", "authors": ["N Zompakis", "A Papanikolaou", "P Raghavan", "D Soudris", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5462925924847832381", "cited_by": 21.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:5nxA0vEk-isC", "title": "2PARMA: parallel paradigms and run-time management techniques for many-core architectures", "published_by": "VLSI 2010 Annual Symposium: Selected papers, 65-79, 2011", "authors": ["C Silvano", "W Fornaciari", "SC Reghizzi", "G Agosta", "G Palermo", "V Zaccaria", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6422764964220690031", "cited_by": 21.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:dw5aoL0HVgwC", "title": "Low\u2010leakage sub\u2010threshold 9 T\u2010SRAM cell in 14\u2010nm FinFET technology", "published_by": "International Journal of Circuit Theory and Applications 45 (11), 1647-1659, 2017", "authors": ["B Zeinali", "JK Madsen", "P Raghavan", "F Moradi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1296342952866085017", "cited_by": 20.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:P--cqP0FnSgC", "title": "Material-device-circuit co-optimization of 2D material based FETs for ultra-scaled technology nodes", "published_by": "Scientific reports 7 (1), 5016, 2017", "authors": ["TK Agarwal", "B Soree", "I Radu", "P Raghavan", "G Iannaccone", "G Fiori", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4080223921554425892", "cited_by": 20.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:BDTQWqO089sC", "title": "Physical design solutions to tackle FEOL/BEOL degradation in gate-level monolithic 3D ICs", "published_by": "Proceedings of the 2016 International Symposium on Low Power Electronics and\u00a0\u2026, 2016", "authors": ["BW Ku", "P Debacker", "D Milojevic", "P Raghavan", "D Verkest", "A Thean", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13687641084616128276", "cited_by": 20.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:_IwLajd9sWMC", "title": "Buried interconnect for semiconductor circuits", "published_by": "US Patent 10,043,798, 2018", "authors": ["S Cosemans", "P Raghavan", "S Demuynck", "J Ryckaert"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10915633553802238589", "cited_by": 19.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:WYtWvJut7doC", "title": "Single-and multilayer graphene wires as alternative interconnects", "published_by": "Microelectronic engineering 156, 131-135, 2016", "authors": ["M Politou", "I Asselberghs", "B Soree", "CS Lee", "S Sayan", "D Lin", "P Pashaei", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2183073128270730339", "cited_by": 19.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:NRnkAyzcrGMC", "title": "The impact of process variation and stochastic aging in nanoscale VLSI", "published_by": "2016 IEEE International Reliability Physics Symposium (IRPS), CR-1-1-CR-1-6, 2016", "authors": ["S Kiamehr", "P Weckx", "M Tahoori", "B Kaczer", "H Kukner", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15746786662398020889", "cited_by": 19.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:W91e3rS6dHEC", "title": "Integral impact of BTI and voltage temperature variation on SRAM sense amplifier", "published_by": "2015 IEEE 33rd VLSI Test Symposium (VTS), 1-6, 2015", "authors": ["I Agbo", "M Taouil", "S Hamdioui", "H Kukner", "P Weckx", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1476912313994033330", "cited_by": 19.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:_xSYboBqXhAC", "title": "Energy-efficient communication processors", "published_by": "Springer, New York, NY 10, 978-1, 2013", "authors": ["R Fasthuber", "F Catthoor", "P Raghavan", "F Naessens"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5111003201271168803", "cited_by": 19.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:BqipwSGYUEgC", "title": "Incorporating parameter variations in BTI impact on nano-scale logical gates analysis", "published_by": "2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2012", "authors": ["S Khan", "S Hamdioui", "H Kukner", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17300278690863889617", "cited_by": 19.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:qxL8FJ1GzNcC", "title": "A multi-threaded coarse-grained array processor for wireless baseband", "published_by": "2011 IEEE 9th Symposium on Application Specific Processors (SASP), 102-107, 2011", "authors": ["T Vander Aa", "M Palkovic", "M Hartmann", "P Raghavan", "A Dejonghe", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3346393793252654521", "cited_by": 19.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:mRAYM1lGiDwC", "title": "Defect-based compact modeling for RTN and BTI variability", "published_by": "2017 IEEE International Reliability Physics Symposium (IRPS), CR-7.1-CR-7.6, 2017", "authors": ["P Weckx", "M Simicic", "K Nomoto", "M Ono", "B Parvais", "B Kaczer", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15171854971872932024", "cited_by": 18.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:QxtoOqDH1aQC", "title": "Wave pipelining for majority-based beyond-CMOS technologies", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["O Zografos", "A De Meester", "E Testa", "M Soeken", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9014908949722044707", "cited_by": 18.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:BHd7YmozNHgC", "title": "On-chip interconnect trends, challenges and solutions: how to keep RC and reliability under control", "published_by": "2016 IEEE Symposium on VLSI Technology, 1-2, 2016", "authors": ["Z T\u0151kei", "I Ciofi", "P Roussel", "P Debacker", "P Raghavan", "MH Van Der Veen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=398934641900666074", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:NaGl4SEjCO4C", "title": "System-level assessment and area evaluation of spin wave logic circuits", "published_by": "Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2014", "authors": ["O Zografos", "P Raghavan", "L Amaru", "B Sor\u00e9e", "R Lauwereins", "I Radu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7414261593256241018", "cited_by": 18.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:aSKcRT6rTsQC", "title": "Benchmarking of monolithic 3D integrated MX2 FETs with Si FinFETs", "published_by": "2017 IEEE international electron devices meeting (IEDM), 5.7. 1-5.7. 4, 2017", "authors": ["T Agarwal", "A Szabo", "MG Bardon", "B Sor\u00e9e", "I Radu", "P Raghavan", "M Luisier", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3090223372813484957", "cited_by": 17.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:npT69zEmqdIC", "title": "Lateral NWFET optimization for beyond 7nm nodes", "published_by": "2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015", "authors": ["D Yakimets", "D Jang", "P Raghavan", "G Eneman", "H Mertens", "P Schuddinck", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14437688373474329685", "cited_by": 17.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:e5wmG9Sq2KIC", "title": "Parallel paradigms and run-time management techniques for many-core architectures: The 2parma approach", "published_by": "Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi\u00a0\u2026, 2012", "authors": ["C Silvano", "W Fornaciari", "SC Reghizzi", "G Agosta", "G Palermo", "V Zaccaria", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10655699772224574422", "cited_by": 17.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:0EnyYjriUFMC", "title": "Interconnect exploration for energy versus performance tradeoffs for coarse grained reconfigurable architectures", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 17 (1), 151-155, 2008", "authors": ["A Lambrechts", "P Raghavan", "M Jayapala", "B Mei", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13288755153584771756", "cited_by": 17.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:WF5omc3nYNoC", "title": "Distributed loop controller for multithreading in unithreaded ILP architectures", "published_by": "IEEE Transactions on Computers 58 (3), 311-321, 2008", "authors": ["P Raghavan", "A Lambrechts", "M Jayapala", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6450038911159340301", "cited_by": 17.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:GO5CT2y9xrEC", "title": "Comparative BTI analysis for various sense amplifier designs", "published_by": "2016 IEEE 19th International Symposium on Design and Diagnostics of\u00a0\u2026, 2016", "authors": ["I Agbo", "M Taouil", "S Hamdioui", "P Weckx", "S Cosemans", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3306575982921844734", "cited_by": 15.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:8AbLer7MMksC", "title": "Feasibility exploration of NVM based I-cache through MSHR enhancements", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["M Komalan", "JIG P\u00e9rez", "C Tenllado", "P Raghavan", "M Hartmann", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10776446480532580058", "cited_by": 15.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:RHpTSmoSYBkC", "title": "Resolving the memory bottleneck for single supply near-threshold computing", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["T Gemmeke", "MM Sabry", "J Stuijt", "P Raghavan", "F Catthoor", "D Atienza"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9152207523839202715", "cited_by": 15.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:tkaPQYYpVKoC", "title": "A processor based multi-standard low-power LDPC engine for multi-Gbps wireless communication", "published_by": "2013 IEEE Global Conference on Signal and Information Processing, 1254-1257, 2013", "authors": ["M Li", "F Naessens", "M Li", "P Debacker", "C Desset", "P Raghavan", "A Dejonghe", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12031409411256854792", "cited_by": 15.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:hqOjcs7Dif8C", "title": "Energy-aware compilation and hardware design for VLIW embedded systems", "published_by": "International Journal of Embedded Systems 3 (1-2), 73-82, 2007", "authors": ["JL Ayala", "M L\u00f3pez-Vallejo", "D Atienza", "P Raghavan", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11417139907188379357", "cited_by": 15.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:UebtZRa9Y70C", "title": "Software simultaneous multi-threading, a technique to exploit task-level parallelism to improve instruction-and data-level parallelism", "published_by": "Integrated Circuit and System Design. Power and Timing Modeling\u00a0\u2026, 2006", "authors": ["DP Scarpazza", "P Raghavan", "D Novo", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5434300787533057186", "cited_by": 15.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:z0_F5_TITjQC", "title": "Vertical M1 routing-aware detailed placement for congestion and wirelength reduction in sub-10nm nodes", "published_by": "Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017", "authors": ["P Debacker", "K Han", "AB Kahng", "H Lee", "P Raghavan", "L Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11842843129363949263", "cited_by": 14.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:cpgjJtNNFA0C", "title": "Sub-threshold sram design in 14 nm finfet technology with improved access time and leakage power", "published_by": "2015 IEEE Computer Society Annual Symposium on VLSI, 74-79, 2015", "authors": ["B Zeinali", "JK Madsen", "P Raghavan", "F Moradi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12295649202815352873", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=20&pagesize=80&citation_for_view=1deOKekAAAAJ:9w-KRoa3VEQC", "title": "Parallel adaptive solvers in compressible PETSc-FUN3D simulations", "published_by": "Parallel Computational Fluid Dynamics 2005, 277-284, 2006", "authors": ["S Bhowmick", "D Kaushik", "L McInnes", "B Norris", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14574620099430496834", "cited_by": 14.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:StPPYsf1FV0C", "title": "Exploratory design of on-chip power delivery for 14, 10, and 7 nm and beyond FinFET ICs", "published_by": "Integration 61, 11-19, 2018", "authors": ["K Xu", "R Patel", "P Raghavan", "EG Friedman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1210759786351623868", "cited_by": 13.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:_WP0DvM6eX8C", "title": "Design and pitch scaling for affordable node transition and EUV insertion scenario", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XI 10148\u00a0\u2026, 2017", "authors": ["R Kim", "J Ryckaert", "P Raghavan", "Y Sherazi", "P Debacker", "D Trivkovic", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9728486422473714647", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:-A4928QJj7oC", "title": "Relaxation of time-dependent NBTI variability and separation from RTN", "published_by": "2017 IEEE International Reliability Physics Symposium (IRPS), XT-9.1-XT-9.5, 2017", "authors": ["P Weckx", "B Kaczer", "C Chen", "P Raghavan", "D Linten", "A Mocuta"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14499499762390386588", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:aJ-3-MYELVsC", "title": "Defect-centric perspective of combined BTI and RTN time-dependent variability", "published_by": "2015 IEEE International Integrated Reliability Workshop (IIRW), 21-28, 2015", "authors": ["P Weckx", "B Kaczer", "J Franco", "PJ Roussel", "E Bury", "A Subirats", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=150514287718476513", "cited_by": 13.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:csTP5AdqY_wC", "title": "Simplistic simulation-based device-vt-targeting technique to determine technology high-density lele-gate-patterned finfet sram in sub-10 nm era", "published_by": "IEEE Transactions on Electron Devices 62 (6), 1716-1724, 2014", "authors": ["SS Sakhare", "K Miyaguchi", "P Raghavan", "A Mercha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=904560121193160891", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:5ugPr518TE4C", "title": "Majority logic synthesis for spin wave technology", "published_by": "2014 17th Euromicro Conference on Digital System Design, 691-694, 2014", "authors": ["O Zografos", "L Amaru", "PE Gaillardon", "P Raghavan", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14481894559170871090", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:a0OBvERweLwC", "title": "Impact of partial resistive defects and bias temperature instability on sram decoder reliablity", "published_by": "2013 8th IEEE Design and Test Symposium, 1-6, 2013", "authors": ["S Khan", "M Taouil", "S Hamdioui", "H Kukner", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=774203995307560894", "cited_by": 13.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:3fE2CSJIrl8C", "title": "Exploration of soft-output MIMO detector implementations on massive parallel processors", "published_by": "Journal of Signal Processing Systems 64, 75-92, 2011", "authors": ["R Fasthuber", "M Li", "D Novo", "P Raghavan", "L Van Der Perre", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10838240783645265544", "cited_by": 13.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:kNdYIx-mwKoC", "title": "Versatile spectrum sensing on mobile devices?", "published_by": "2010 IEEE Symposium on New Frontiers in Dynamic Spectrum (DySPAN), 1-6, 2010", "authors": ["A Dejonghe", "S Pollin", "L Hollevoet", "F Naessens", "E Lopez", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11368805110775855624", "cited_by": 13.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:rlwtDmSc194C", "title": "IMEC N7, N5 and beyond: DTCO, STCO and EUV insertion strategy to maintain affordable scaling trend", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XII 10588\u00a0\u2026, 2018", "authors": ["R Kim", "Y Sherazi", "P Debacker", "P Raghavan", "J Ryckaert", "A Malik", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16678309684104090324", "cited_by": 12.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:XyWThvt29VcC", "title": "Track height reduction for standard-cell in below 5nm node: how low can you go?", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XII 10588, 66-78, 2018", "authors": ["SMY Sherazi", "JK Chae", "P Debacker", "L Matti", "P Raghavan", "V Gerousis", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11052957875063149613", "cited_by": 12.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:lYbyOjaXH8MC", "title": "Effect of material parameters on two-dimensional materials based TFETs: An energy-delay perspective", "published_by": "2016 46th European Solid-State Device Research Conference (ESSDERC), 47-50, 2016", "authors": ["T Agarwal", "I Radu", "P Raghavan", "G Fiori", "A Thean", "M Heyns", "W Dehaene"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10614656032786029228", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:3s2jc9hNhkQC", "title": "Capturing true workload dependency of bti-induced degradation in cpu components", "published_by": "Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 373-376, 2016", "authors": ["D Stamoulis", "S Corbetta", "D Rodopoulos", "P Weckx", "P Debacker", "BH Meyer", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12093436654554227840", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:mB3voiENLucC", "title": "DART\u2014a high level software-defined radio platform model for developing the run-time controller", "published_by": "Journal of Signal Processing Systems 69, 317-327, 2012", "authors": ["M Palkovic", "J Declerck", "P Avasare", "M Glassee", "A Dewilde", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=509190163666535959", "cited_by": 12.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:ULOm3_A8WrAC", "title": "SDR platform for 802.11 n and 3-GPP LTE", "published_by": "2010 International Conference on Embedded Computer Systems: Architectures\u00a0\u2026, 2010", "authors": ["J Declerck", "P Raghavan", "F Naessens", "T Vander Aa", "L Hollevoet", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7064094663672011677", "cited_by": 12.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:Se3iqnhoufwC", "title": "Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006", "authors": ["P Raghavan", "A Lambrechts", "M Jayapala", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2821358687429430921", "cited_by": 12.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:AE81f6nWjdQC", "title": "IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 89-94, 2017", "authors": ["L Mattii", "DM Milojevic", "P Debacker", "Y Sherazi", "M Berekovic", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2926479728219465883", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:YiZc1oW-E3oC", "title": "A novel nondestructive bit-line discharging scheme for deep submicrometer STT-RAMs", "published_by": "IEEE Transactions on Emerging Topics in Computing 7 (2), 294-300, 2016", "authors": ["B Zeinali", "JK Madsen", "P Raghavan", "F Moradi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=593266495344454810", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:D4n_APcuzvwC", "title": "How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?", "published_by": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-7, 2016", "authors": ["BW Ku", "P Debacker", "D Milojevic", "P Raghavan", "SK Lim"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=307631474663729622", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:vYYylRVofzEC", "title": "Impact of interconnect multiple-patterning variability on SRAMs", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 609-612, 2015", "authors": ["I Karageorgos", "M Stucchi", "P Raghavan", "J Ryckaert", "Z Tokei", "D Verkest", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7652798953575527669", "cited_by": 11.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:j3f4tGmQtD8C", "title": "Data memory optimization in LTE downlink", "published_by": "2013 IEEE International Conference on Acoustics, Speech and Signal\u00a0\u2026, 2013", "authors": ["N Sharma", "T Vander Aa", "P Agrawal", "P Raghavan", "PR Panda", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10377461572112838681", "cited_by": 11.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:MXK_kJrjxJIC", "title": "Ultra low energy domain specific instruction-set processor for on-line surveillance", "published_by": "2010 IEEE 8th Symposium on Application Specific Processors (SASP), 30-35, 2010", "authors": ["D Novo", "A Kritikakou", "P Raghavan", "L Van der Perre", "J Huisken", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6508266866069434667", "cited_by": 11.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:8k81kl-MbHgC", "title": "EMPIRE: Empirical power/area/timing models for register files", "published_by": "Microprocessors and Microsystems 33 (4), 295-300, 2009", "authors": ["P Raghavan", "A Lambrechts", "M Jayapala", "F Catthoor", "D Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1912041871410095733", "cited_by": 11.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:BFeJNCPbDVwC", "title": "Characterization and simulation methodology for time-dependent variability in advanced technologies", "published_by": "2015 IEEE Custom Integrated Circuits Conference (CICC), 1-8, 2015", "authors": ["P Weckx", "B Kaczer", "P Raghavan", "J Franco", "M Simicic", "PJ Roussel", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=317445715424547810", "cited_by": 10.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:JoZmwDi-zQgC", "title": "NBTI aging on 32-bit adders in the downscaling planar FET technology nodes", "published_by": "2014 17th Euromicro Conference on Digital System Design, 98-107, 2014", "authors": ["H Kukner", "P Weckx", "S Morrison", "P Raghavan", "B Kaczer", "F Catthoor", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17068932184615020163", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:EUQCXRtRnyEC", "title": "Group IV channels for 7nm FinFETs: Performance for SoCs power and speed metrics", "published_by": "2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical\u00a0\u2026, 2014", "authors": ["MG Bardon", "P Raghavan", "G Eneman", "P Schuddinck", "M Dehan", "A Mercha", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5131790671908348236", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:-f6ydRqryjwC", "title": "Impact of duty factor, stress stimuli, gate and drive strength on gate delay degradation with an atomistic trap-based BTI model", "published_by": "Microprocessors and Microsystems 37 (8), 792-800, 2013", "authors": ["H K\u00fckner", "P Weckx", "P Raghavan", "B Kaczer", "F Catthoor", "L Van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13304215076663749177", "cited_by": 10.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:4TOpqqG69KYC", "title": "Playing the trade-off game: Architecture exploration using coffeee", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 14 (3\u00a0\u2026, 2009", "authors": ["P Raghavan", "M Jayapala", "A Lambrechts", "J Absar", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12974252835899512515", "cited_by": 10.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:fXCg-C-QWH4C", "title": "Patterning challenges in advanced device architectures: FinFETs to nanowires", "published_by": "Advanced Etch Technology for Nanopatterning V 9782, 978209, 2016", "authors": ["N Horiguchi", "AP Milenin", "Z Tao", "H Hubert", "E Altamirano-Sanchez", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=989674752364364059", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:n2kG1_zAmykC", "title": "Array interleaving\u2014an energy-efficient data layout transformation", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 20 (3\u00a0\u2026, 2015", "authors": ["N Sharma", "PR Panda", "F Catthoor", "P Raghavan", "TV Aa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=899970500241721462", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:hMod-77fHWUC", "title": "Memristor-based (reram) data memory architecture in asip design", "published_by": "2013 Euromicro Conference on Digital System Design, 795-798, 2013", "authors": ["M Hartmann", "P Raghavan", "L Van Der Perre", "P Agrawal", "W Dehaene"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15380514331249157374", "cited_by": 9.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:9ZlFYXVOiuMC", "title": "Systematic architecture exploration based on optimistic cycle estimation for low energy embedded processors", "published_by": "2009 Asia and South Pacific Design Automation Conference, 449-454, 2009", "authors": ["I Taniguchi", "M Jayapala", "P Raghavan", "F Catthoor", "K Sakanushi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=181014543676410556", "cited_by": 9.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:QIV2ME_5wuYC", "title": "Compiler-driven leakage energy reduction in banked register files", "published_by": "Integrated Circuit and System Design. Power and Timing Modeling\u00a0\u2026, 2006", "authors": ["D Atienza", "P Raghavan", "JL Ayala", "G De Micheli", "F Catthoor", "D Verkest", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2847464678504046458", "cited_by": 9.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:bNB6FdaCRgEC", "title": "Robust algorithms and software for parallel PDE-based simulations", "published_by": "Proceedings of the Advanced Simulation Technologies Conference, ASTC 4, 18-22, 2004", "authors": ["S Bhowmick", "L McInnes", "B Norris", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=711461875088607730", "cited_by": 9.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:_kc_bZDykSQC", "title": "A Class of Graphs for Processor Interconnection.", "published_by": "ICPP, 154-157, 1983", "authors": ["JG Kuhl", "SM Reddy", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10965197881533939316", "cited_by": 9.0, "year": 1983.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:5s9rAH04UEoC", "title": "Static random access memory device having interconnected stacks of transistors", "published_by": "US Patent 10,332,588, 2019", "authors": ["TH Bao", "J Ryckaert", "P Raghavan", "P Weckx"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16788160394603766256", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:o_fBUN_Or78C", "title": "Device circuit and technology co-optimisation for FinFET based 6T SRAM cells beyond N7", "published_by": "2017 47th European Solid-State Device Research Conference (ESSDERC), 256-259, 2017", "authors": ["MK Gupta", "P Weckx", "S Cosemans", "P Schuddinck", "R Baert", "D Yakimets", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13443529138727285202", "cited_by": 8.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:ZM__uENUXnMC", "title": "Variability of quadruple-patterning interconnect processes", "published_by": "2015 IEEE International Interconnect Technology Conference and 2015 IEEE\u00a0\u2026, 2015", "authors": ["R Baert", "I Ciofi", "CJ Wilson", "VV Gonzalez", "J B\u00f6mmels", "Z T\u00f6kei", "J Ryckaert", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13285088746901883264", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:abG-DnoFyZgC", "title": "System level comparison of 3d integration technologies for future mobile mpsoc platform", "published_by": "IEEE Embedded Systems Letters 6 (4), 85-88, 2014", "authors": ["P Agrawal", "D Milojevic", "P Raghavan", "F Catthoor", "L Van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8124174898037576800", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:ldfaerwXgEUC", "title": "Method and system for improving performance and reducing energy consumption by converting a first program code into a second program code and implementing SIMD", "published_by": "US Patent 8,726,281, 2014", "authors": ["P Raghavan", "DN Bruna", "F Catthoor", "A Krithikakou"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14968547911697819017", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:KlAtU1dfN6UC", "title": "Method and system for automated code conversion", "published_by": "US Patent 8,261,252, 2012", "authors": ["P Raghavan", "M Jayapala", "F Catthoor", "A Javed", "A Lambrechts"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4745220746524017304", "cited_by": 8.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:M3ejUd6NZC8C", "title": "Locality optimization in a compiler for wireless applications", "published_by": "Design Automation for Embedded Systems 13, 53-72, 2009", "authors": ["J Absar", "P Raghavan", "A Lambrechts", "M Li", "M Jayapala", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2135109330011256228", "cited_by": 8.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:IWHjjKOFINEC", "title": "Joint hardware\u2013software leakage minimization approach for the register file of VLIW embedded architectures", "published_by": "Integration 41 (1), 38-48, 2008", "authors": ["D Atienza", "P Raghavan", "JL Ayala", "G De Micheli", "F Catthoor", "D Verkest", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=202761434122168948", "cited_by": 8.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:-rwTIRUNLawC", "title": "Low track height standard-cells enable high-placement density and low-BEOL cost (Conference Presentation)", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XI 10148, 12-12, 2017", "authors": ["P Debacker", "L Matti", "SMY Sherazi", "R Baert", "V Gerousis", "C Nauts", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5804024916985319424", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:Y1W0x10ZrwMC", "title": "A smaller, faster, and more energy-efficient complementary stt-mram cell uses three transistors and a ground grid: More is actually less", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 25 (4\u00a0\u2026, 2016", "authors": ["R Appeltans", "P Raghavan", "GS Kar", "A Furn\u00e9mont", "L Van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13763793909490730626", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:V-j82LJCZ3MC", "title": "Metal stack optimization for low-power and high-density for N7-N5", "published_by": "Design-Process-Technology Co-optimization for Manufacturability X 9781, 231-238, 2016", "authors": ["P Raghavan", "F Firouzi", "L Matti", "P Debacker", "R Baert", "SMY Sherazi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1056456161709002542", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:6B7w4NK6UsoC", "title": "Graphene wires as alternative interconnects", "published_by": "2015 IEEE International Interconnect Technology Conference and 2015 IEEE\u00a0\u2026, 2015", "authors": ["I Asselberghs", "M Politou", "B Soree", "S Sayan", "D Lin", "P Pashaei", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16798303613498820120", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:1qzjygNMrQYC", "title": "Microcomputer for low power efficient baseband processing", "published_by": "US Patent App. 14/072,584, 2014", "authors": ["M Hartmann", "M Li", "T Vander Aa", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11820614178870485559", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:hC7cP41nSMkC", "title": "Early exploration for platform architecture instantiation with multi-mode application partitioning", "published_by": "Proceedings of the 50th Annual Design Automation Conference, 1-8, 2013", "authors": ["P Agrawal", "P Raghavan", "M Hartman", "N Sharma", "L Van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11716899666123627869", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:mVmsd5A6BfQC", "title": "Multicore embedded systems for future SDR platforms: architecture and mapping flow overview", "published_by": "IEEE Signal Process Mag 27, 22-33, 2010", "authors": ["M Palkovic", "P Raghavan", "M Li", "A Dejonghe", "L Van der Perre", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17660376525739437860", "cited_by": 7.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:uWQEDVKXjbEC", "title": "Reconfigurable AGU: An address generation unit based on address calculation pattern for low energy and high performance embedded processors", "published_by": "IEICE transactions on fundamentals of electronics, communications and\u00a0\u2026, 2009", "authors": ["I Taniguchi", "P Raghavan", "M Jayapala", "F Catthoor", "Y Takeuchi", "M Imai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8269615113977784658", "cited_by": 7.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:in81wS_EFI4C", "title": "Empirical power/area/timing model for register files", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16713677259546977368", "cited_by": 7.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:M3hCyctIOBoC", "title": "Three transistor two junction magnetoresistive random-access memory (MRAM) bit cell", "published_by": "US Patent 10,127,961, 2018", "authors": ["R Appeltans", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12488454650654697512", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:ae0xyBWlIcIC", "title": "Memories for NTC", "published_by": "Near Threshold Computing: Technology, Methods and Applications, 75-100, 2016", "authors": ["T Gemmeke", "MM Sabry", "J Stuijt", "P Schuddinck", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15036499098476845355", "cited_by": 6.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:BMiRioqqltAC", "title": "Area and routing efficiency of SWD circuits compared to advanced CMOS", "published_by": "2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015", "authors": ["O Zografos", "P Raghavan", "Y Sherazi", "A Vaysset", "F Ciubatoru", "B Sor\u00e9e", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11213879177480914821", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:R3hNpaxXUhUC", "title": "A scalable MIMO detector processor with near-ASIC energy efficiency", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (10\u00a0\u2026, 2014", "authors": ["R Fasthuber", "P Raghavan", "L Van der Perre", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15999053471916372612", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:5AT-p8ixKR4C", "title": "Interconnects scaling challenge for sub-20nm spin torque transfer magnetic random access memory technology", "published_by": "IEEE International Interconnect Technology Conference, 341-344, 2014", "authors": ["T Min", "Z Tokei", "GS Kar", "S Coseman", "J Bekaert", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12545569234064118968", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:l7t_Zn2s7bgC", "title": "BTI reliability from Planar to FinFET nodes", "published_by": "Proc. of the 3rd Workshop on Manufacturable and Dependable Multicore\u00a0\u2026, 2014", "authors": ["H Kukner", "P Weckx", "P Raghavan", "B Kaczer", "F Catthoor", "LR van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10867892371532330162", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:ECvNt0vk_34C", "title": "CMOS low-power transceivers for 60GHz multi Gbit/s communications", "published_by": "Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 1-8, 2013", "authors": ["V Vidojkovic", "V Szortyka", "K Khalaf", "G Mangraviti", "B Parvais", "K Vaesen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2332372424613425329", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:SeFeTyx0c_EC", "title": "Bias temperature instability analysis in SRAM decoder", "published_by": "2013 18th IEEE European Test Symposium (ETS 2013), 1-1, 2013", "authors": ["S Khan", "S Hamdioui", "H Kukner", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2351870361874915790", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:YOwf2qJgpHMC", "title": "Partitioning and assignment exploration for multiple modes of ieee 802.11 n modem on heterogeneous mpsoc platforms", "published_by": "2012 15th Euromicro Conference on Digital System Design, 608-615, 2012", "authors": ["P Agrawal", "K Sugand", "M Palkovic", "P Raghavan", "L Van Der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7237242607197144472", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:4DMP91E08xMC", "title": "Energy-efficient run-time scalable soft-output SSFE MIMO detector architectures", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7686542637227378496", "cited_by": 6.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:L8Ckcad2t8MC", "title": "An efficient memory organization for high-ILP inner modem baseband SDR processors", "published_by": "Journal of Signal Processing Systems 61, 157-179, 2010", "authors": ["B De Sutter", "O Allam", "P Raghavan", "R Vandebriel", "H Cappelle", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17095945860344409124,7157153795629097742", "cited_by": 6.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:V8JMcbNWlSUC", "title": "Topology management for group oriented networks", "published_by": "21st Annual IEEE International Symposium on Personal, Indoor and Mobile\u00a0\u2026, 2010", "authors": ["D C\u00e2mara", "C Bonnet", "N Nikaein"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3654687574688813940", "cited_by": 6.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:Wp0gIr-vW9MC", "title": "Exploiting finite precision information to guide data-flow mapping", "published_by": "Proceedings of the 47th Design Automation Conference, 248-253, 2010", "authors": ["D Novo", "M Li", "R Fasthuber", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12562410627940931482", "cited_by": 6.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:Zph67rFs4hoC", "title": "Low energy VLIW architecture extensions and compiler plug-ins for embedded systems", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5033744402672047914", "cited_by": 6.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:aqlVkmm33-oC", "title": "Semi custom design: a case study on SIMD shufflers", "published_by": "Integrated Circuit and System Design. Power and Timing Modeling\u00a0\u2026, 2007", "authors": ["P Raghavan", "N Sethubalasubramanian", "S Munaga", "ER Ramos", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5055250035569787470", "cited_by": 6.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:lRzkMCTRmMwC", "title": "A quality-of-service architecture for high-performance numerical components", "published_by": "Proceedings of the Workshop on QoS in Component-Based Software Engineering, 2003", "authors": ["P Hovland", "K Keahey", "LC McInnes", "B Norris", "L Freitag", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2122156923826011783", "cited_by": 6.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:lAj_JhtUatoC", "title": "Design and simulation of plasmonic interference-based majority gate", "published_by": "AIP Advances 7 (6), 2017", "authors": ["J Doevenspeck", "O Zografos", "S Gurunarayanan", "R Lauwereins", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14091331978427412868", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:-Rb0Dl3RFGgC", "title": "5nm: Has the time for a device change come?", "published_by": "2016 17th International Symposium on Quality Electronic Design (ISQED), 275-277, 2016", "authors": ["P Raghavan", "MG Bardon", "P Debacker", "P Schuddinck", "D Jang", "R Baert", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=112574445677338872", "cited_by": 5.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:fSKd39tHJ84C", "title": "Feasibility study of grapho-epitaxy DSA for complementing EUV lithography beyond N10", "published_by": "Proc. SPIE 9049, 90491O, 2015", "authors": ["A Brion", "C Lin", "Y Zou"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8474028315587777632", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:TFP_iSt0sucC", "title": "A flexible platform architecture for Gbps wireless communication", "published_by": "2012 International Symposium on System on Chip (SoC), 1-6, 2012", "authors": ["J Declerck", "P Avasare", "M Glassee", "A Amin", "E Umans", "A Dewilde", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18096667470639891805", "cited_by": 5.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:4JMBOYKVnBMC", "title": "Unified C-programmable ASIP architecture for multi-standard Viterbi, Turbo and LDPC decoding", "published_by": "IP-Embedded System Conference and Exhibition-IP-SOC, Date: 2011/01/12-2011\u00a0\u2026, 2011", "authors": ["F Naessens", "P Raghavan", "L Van der Perre", "A Dejonghe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10084492377138482745", "cited_by": 5.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:7PzlFSSx8tAC", "title": "Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 12 (4\u00a0\u2026, 2007", "authors": ["Y Kobayashi", "M Jayapala", "P Raghavan", "F Catthoor", "M Imai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2322300259781354739", "cited_by": 5.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:TQgYirikUcIC", "title": "Reduction of register file delay due to process variability in vliw embedded processors", "published_by": "2007 IEEE International Symposium on Circuits and Systems, 121-124, 2007", "authors": ["P Raghavan", "JL Ayala", "D Atienza", "F Catthoor", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1930247265763761344", "cited_by": 5.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:dhFuZR0502QC", "title": "Enabling word-width aware energy optimizations for embedded processors", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7211111949548050750", "cited_by": 5.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:EfTNjLFZ3b0C", "title": "Methods for forming conductive paths and vias", "published_by": "US Patent 10,147,637, 2018", "authors": ["Y Drissi", "RRH Kim", "S Lariviere", "P Raghavan", "D Trivkovic"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9170782606680586021", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:pZYLKkizsIQC", "title": "Post place and route design-technology co-optimization for scaling at single-digit nodes with constant ground rules", "published_by": "Journal of Micro/Nanolithography, MEMS, and MOEMS 17 (1), 013503-013503, 2018", "authors": ["L Mattii", "D Milojevic", "P Debacker", "M Berekovic", "SMY Sherazi", "B Chava", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6848627260961248848", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:5thYEm8kiqcC", "title": "Overview of spin-based majority gates and interconnect implications", "published_by": "2016 IEEE International Interconnect Technology Conference/Advanced\u00a0\u2026, 2016", "authors": ["IP Radu", "O Zografos", "A Vaysset", "F Ciubotaru", "M Manfrini", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=205399983865402660", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:rVBkUn48wTwC", "title": "STT-MRAM cell design with partial source line planes: Improving the trade-off between area and series resistance", "published_by": "2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA), 1-6, 2015", "authors": ["R Appeltans", "S Cosemans", "P Raghavan", "D Verkest", "L Van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6488322976522103310", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:LpHykl0McycC", "title": "Comparative analysis of rd and atomistic trap-based bti models on sram sense amplifier", "published_by": "2015 10th International Conference on Design & Technology of Integrated\u00a0\u2026, 2015", "authors": ["I Agbo", "M Taouil", "S Hamdioui", "S Cosemans", "P Weckx", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2287483473994050032", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:70eg2SAEIzsC", "title": "Methods for viterbi decoder implementation", "published_by": "US Patent 8,839,082, 2014", "authors": ["F Catthoor", "F Naessens", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9802748790648649775", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:vNwWLMROEM0C", "title": "BTI Reliability from Planar to FinFET nodes: Will the next node be more or less reliable?", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=22262354368588678", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:r655XaDZu5IC", "title": "Enabling efficient system configurations for dynamic wireless baseband engines using system scenarios", "published_by": "2011 IEEE Workshop on Signal Processing Systems (SiPS), 305-310, 2011", "authors": ["N Zompakis", "A Papanikolaou", "R Praveen", "D Soudris", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13047470620732440670", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:isC4tDSrTZIC", "title": "Clustered l0 (loop) buffer organization and combination with data clusters", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 115-141, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18257989168034731682", "cited_by": 4.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:iH-uZ7U-co4C", "title": "Power-aware evaluation flowfor digital decimation filter architectures for high-speed adcs", "published_by": "2009 IEEE Workshop on Signal Processing Systems, 151-156, 2009", "authors": ["D Novo", "R Fasthuber", "P Raghavan", "A Bourdoux", "M Li", "L Van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14297914411921138547", "cited_by": 4.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:Tiz5es2fbqcC", "title": "System and method for implementing a multiplication", "published_by": "US Patent 9,632,752, 2017", "authors": ["R Fasthuber", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16095720611451599309", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:Nb0HLiwjfsIC", "title": "The effect of patterning options on embedded memory cells in logic technologies at iN10 and iN7", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XI 10148\u00a0\u2026, 2017", "authors": ["R Appeltans", "P Weckx", "P Raghavan", "RH Kim", "GS Kar", "A Furn\u00e9mont", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6841385930075823715", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:Xxrp-jDxsD4C", "title": "Impact of device and interconnect process variability on clock distribution", "published_by": "2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015", "authors": ["N Fi\u00e9vet", "P Raghavan", "R Baert", "F Robert", "A Mercha", "D Verkest", "A Thean"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=414421171912533851", "cited_by": 3.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:tOudhMTPpwUC", "title": "A C-programmable baseband processor with inner modem implementations for LTE Cat-4/5/7 and Gbps 80MHz 4\u00d7 4 802.11 ac", "published_by": "2013 IEEE Global Conference on Signal and Information Processing, 1222-1225, 2013", "authors": ["M Li", "A Amin", "R Appeltans", "A Folens", "U Ahmad", "H Cappelle", "P Debacker", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17068015569095190138", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:YFjsv_pBGBYC", "title": "Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach", "published_by": "6th International Workshop on Reconfigurable Communication-Centric Systems\u00a0\u2026, 2011", "authors": ["C Silvano", "W Fornaciari", "SC Reghizzi", "G Agosta", "G Palermo", "V Zaccaria", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3862280480504635424", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:_Qo2XoVZTnwC", "title": "Parallelization exploration of wireless applications using MPA", "published_by": "Parallel Computing: From Multicores and GPU's to Petascale, 712-719, 2010", "authors": ["M Palkovic", "P Raghavan", "TJ Ashby", "A Folens", "H Cappelle", "M Glassee", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10077264987457196131", "cited_by": 3.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:GnPB-g6toBAC", "title": "Register file exploration for a multi-standard wireless forward error correction ASIP", "published_by": "2009 IEEE Workshop on Signal Processing Systems, 024-029, 2009", "authors": ["P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=38471963565173133", "cited_by": 3.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:blknAaTinKkC", "title": "Compilation technique for loop overhead minimization", "published_by": "2009 12th Euromicro Conference on Digital System Design, Architectures\u00a0\u2026, 2009", "authors": ["N Kroupis", "P Raghavan", "M Jayapala", "F Catthoor", "D Soudris"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11719797831161400322", "cited_by": 3.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:JV2RwH3_ST0C", "title": "Efficient method to generate an energy efficient schedule using operation shuffling", "published_by": "IEICE Transactions on Fundamentals of Electronics, Communications and\u00a0\u2026, 2008", "authors": ["Y Kobayashi", "M Jayapala", "P Raghavan", "F Catthoor", "M Imai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9186855312524312585", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:zmHQPunddckC", "title": "FAST: Force-directed approximate subspace transformation to improve unsupervised document classification", "published_by": "Proceedings of 6th Text Mining Workshop held in Conjunction with SIAM\u00a0\u2026, 2008", "authors": ["A Chatterjee", "S Bhowmick", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2859189624931825056", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:qUcmZB5y_30C", "title": "Cost-aware strength reduction for constant multiplication in VLIW processors", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=512841345354233860", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:hFOr9nPyWt4C", "title": "Low power custom crossbars for SIMD shuffles", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=254068160999719532", "cited_by": 3.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:oQ8ZOKt5vhAC", "title": "Control plane organization for flexible digital data plane", "published_by": "US Patent 10,802,743, 2020", "authors": ["F Catthoor", "P Raghavan", "D Garbin", "D Rodopoulos", "O Zografos"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3196802040642839439", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=100&pagesize=100&citation_for_view=1deOKekAAAAJ:vJdfVD8-6ZYC", "title": "Magnetoresistive device and method of fabricating same", "published_by": "US Patent 10,797,224, 2020", "authors": ["P Raghavan", "DF Crotti", "R Appeltans"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2073898308879342899", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:BQCiT8P4igIC", "title": "Beyond\u2010CMOS Technologies for Next Generation Computer Design", "published_by": "Springer International Publishing, 2019", "authors": ["O Rasit", "H Topaloglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10999064690422725683", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:bxbQgRQgr4sC", "title": "Spin-Based Majority Computation", "published_by": "Beyond-CMOS Technologies for Next Generation Computer Design, 231-262, 2019", "authors": ["O Zografos", "A Vaysset", "B Sor\u00e9e", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2366997834234068388", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:kyHTWmgVackC", "title": "Efficient place and route enablement of 5-tracks standard-cells through euv compatible n5 ruleset", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XII 10588, 11-17, 2018", "authors": ["L Matti", "V Gerousis", "M Berekovic", "P Debacker", "SMY Sherazi", "D Milojevic", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15613780865259233258", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:IaRkJ05COeQC", "title": "Material selection and device design guidelines for two-dimensional materials based TFETs", "published_by": "2017 47th European Solid-State Device Research Conference (ESSDERC), 54-57, 2017", "authors": ["T Agarwal", "B Soree", "I Radu", "P Raghavan", "G Fiori", "M Heyns", "W Dehaene"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12716969554246373813", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:lDOOmgye57wC", "title": "Large marginal 2D self-aligned via patterning for sub-5nm technology", "published_by": "Design-Process-Technology Co-optimization for Manufacturability XI 10148\u00a0\u2026, 2017", "authors": ["S Choi", "JU Lee", "VMB Carballo", "P Debacker", "P Raghavan", "RH Kim", "Y Shin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13057159049752135775", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:xMZGxf1v-3YC", "title": "Power noise in 14, 10, and 7 nm FinFET CMOS technologies", "published_by": "2016 IEEE International Symposium on Circuits and Systems (ISCAS), 37-40, 2016", "authors": ["R Patel", "EG Friedman", "P Raghavan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1815958950304387806", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:lu5AzqVF4qYC", "title": "Modeling FinFET metal gate stack resistance for 14nm node and beyond", "published_by": "2015 International Conference on IC Design & Technology (ICICDT), 1-4, 2015", "authors": ["K Miyaguchi", "B Parvais", "L\u00c5 Ragnarsson", "P Wambacq", "P Raghavan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12340380359078622682", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:3q5vy9RXY8EC", "title": "BTI analysis for high performance and low power SRAM sense amplifier designs", "published_by": "4th MEDIAN Project Workshop (organised as a DATE 2015 Friday Workshop), 2015", "authors": ["I Agbo", "M Taouil", "S Hamdioui", "P Weckx", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2733069377313955429", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:rCuJAniQoLoC", "title": "Comparative BTI impact for SRAM cell and sense amplifier designs", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7281154942550086782", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:5awf1xo2G04C", "title": "Design space exploration of distributed loop buffer architectures with incompatible loop-nest organisations in embedded systems", "published_by": "Journal of Signal Processing Systems 72, 69-85, 2013", "authors": ["A Artes", "R Fasthuber", "JL Ayala", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18408099091966170826", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:PQ1NLOpCoVAC", "title": "An highly-efficient processor template for wireless communication systems", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2254429529805488138", "cited_by": 2.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:TPlbvKeUp3cC", "title": "A programmable low energy massive-parallel architecture for wireless communication systems", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13500353250176042815", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:geHnlv5EZngC", "title": "Micro-architectural optimization of a coarse-grained array based baseband processor", "published_by": "2010 IEEE Workshop On Signal Processing Systems, 146-150, 2010", "authors": ["T Vander Aa", "M Hartmann", "P Raghavan", "A Dejonghe", "L Van der Perre"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13261866069841999177", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:vV6vV6tmYwMC", "title": "Embedded tutorial\u2014Compilation techniques for CGRAs: Exploring all parallelization approaches", "published_by": "2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign\u00a0\u2026, 2010", "authors": ["T Vander Aa", "P Raghavan", "S Mahlke", "B De Sutter", "A Shrivastava", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16722503502638508293", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:O3NaXMp0MMsC", "title": "Method and system for code compilation", "published_by": "US Patent App. 12/399,831, 2009", "authors": ["A Lambrechts", "P Raghavan", "M Jayapala", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15445571283208501925", "cited_by": 2.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:lSLTfruPkqcC", "title": "Battery-friendly design of signal processing algorithms", "published_by": "2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No. 03TH8682\u00a0\u2026, 2003", "authors": ["P Raghavan", "C Chakrabarti"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16706460194495455652", "cited_by": 2.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:FGHlONkF9GcC", "title": "Sense amplifier offset voltage analysis for both time-zero and time-dependent variability", "published_by": "Microelectronics Reliability 99, 52-61, 2019", "authors": ["I Agbo", "M Taouil", "D Kraak", "S Hamdioui", "P Weckx", "S Cosemans", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17960989455953718460", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:JVJ6OkSwpHsC", "title": "Dedicated technology threshold voltage tuning for 6T SRAM beyond N7", "published_by": "2017 IEEE International Conference on IC Design and Technology (ICICDT), 1-4, 2017", "authors": ["MK Gupta", "P Weckx", "S Cosemans", "P Schuddinck", "R Baert", "D Jang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4818609049955294169", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:8s22W2WWFy4C", "title": "High-volume manufacturing compatible dry development rinse process (DDRP): patterning and defectivity performance for EUVL", "published_by": "Extreme Ultraviolet (EUV) Lithography VIII 10143, 178-185, 2017", "authors": ["S Sayan", "P Vanelderen", "I Hetel", "BT Chan", "P Raghavan", "V Blanco", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15313239048087396439", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:FmXltp8y-ZkC", "title": "SRAM enablement beyond N7: A BTI study", "published_by": "2017 IEEE International Reliability Physics Symposium (IRPS), CR-4.1-CR-4.6, 2017", "authors": ["MK Gupta", "P Weckx", "S Cosemans", "P Schuddinck", "R Baert", "D Jang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1834013789562899186", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:hzvVvKpMvx4C", "title": "MILP-Based Optimization of 2-D Block Masks for Timing-Aware Dummy Segment Removal in Self-Aligned Multiple Patterning Layouts", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2017", "authors": ["P Debacker", "K Han", "AB Kahng", "H Lee", "P Raghavan", "L Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1959696041488560402", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:2ZctHUgIzyAC", "title": "RRAM-based neuro-inspired computing for unsupervised temporal predictions", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4214815922813081890", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:LGh1lRt-7sUC", "title": "Comparison of NBTI aging on adder architectures and ring oscillators in the downscaling technology nodes", "published_by": "Microprocessors and Microsystems 39 (8), 1039-1051, 2015", "authors": ["H Kuekner", "P Weckx", "S Morrison", "J Franco", "M Toledano-Luque", "M Cho", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7947305902621539478", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:dYRx7efp7U0C", "title": "Technology/circuit co-optimization and benchmarking for graphene interconnects at Sub-10nm technology node", "published_by": "Sixteenth International Symposium on Quality Electronic Design, 599-603, 2015", "authors": ["C Pan", "P Raghavan", "F Catthoor", "Z Tokei", "A Naeemi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=564353788483866490", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:wbdj-CoPYUoC", "title": "2D vs 3D integration: Architecture-technology co-design for future mobile MPSoC platforms", "published_by": "IEEE International Interconnect Technology Conference, 381-384, 2014", "authors": ["P Agrawal", "D Milojevic", "P Raghavan", "F Catthoor", "L Van der Perre", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14251170674746738042", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:ZHo1McVdvXMC", "title": "Algorithm-architecture co-optimization of area-efficient SDR baseband for highly diversified digital TV standards", "published_by": "2012 IEEE 75th Vehicular Technology Conference (VTC Spring), 1-5, 2012", "authors": ["K Kobayashi", "H Yomo", "M Li", "R Appeltans", "H Cappelle", "A Amin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2476987847322849660", "cited_by": 1.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:r0BpntZqJG4C", "title": "High level analysis of trade-offs across different partitioning schemes for wireless applications", "published_by": "2011 IEEE Workshop on Signal Processing Systems (SiPS), 156-162, 2011", "authors": ["P Agrawal", "R Fasthuber", "P Raghavan", "T Vander Aa", "U Ahmad", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10925364327603332986", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:ns9cj8rnVeAC", "title": "An energy aware design space exploration for vliw agu model with fine grained power gating", "published_by": "2011 14th Euromicro Conference on Digital System Design, 693-700, 2011", "authors": ["I Taniguchi", "M Uchida", "H Tomiyama", "M Fukui", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4888506626058715070", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:bnK-pcrLprsC", "title": "Time-space energy consumption modeling of dynamic reconfigurable coarse-grain array processor datapath for wireless applications", "published_by": "2010 IEEE Workshop On Signal Processing Systems, 134-139, 2010", "authors": ["M Palkovic", "M Hartmann", "O Allam", "P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14806528018163804730", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:5Ul4iDaHHb8C", "title": "An Asymmetrical Register File: The VWR", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 199-222, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10799629541590565098", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:4fKUyHm3Qg0C", "title": "Energy Consumption Breakdown and Requirements for an Embedded Platform", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 33-81, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10226065693828033554", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:WbkHhVStYXYC", "title": "SARA: StreAm register allocation", "published_by": "Proceedings of the 7th IEEE/ACM international conference on Hardware\u00a0\u2026, 2009", "authors": ["P Raghavan", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9698161706790150359", "cited_by": 1.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:eMMeJKvmdy0C", "title": "PathFinding-Determining the technology/design sweetspot", "published_by": "3D IC Design and Architecture Workshop, 2008", "authors": ["P Marchal", "D Milojevic", "P Raghavan", "DD Verkest"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16571465920185533322", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:RYcK_YlVTxYC", "title": "Locality optimization in wireless applications", "published_by": "Proceedings of the 5th IEEE/ACM international conference on Hardware\u00a0\u2026, 2007", "authors": ["J Absar", "M Li", "P Raghavan", "A Lambrechts", "M Jayapala", "A Vandecappelle", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16658595341933142650", "cited_by": 1.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:D_sINldO8mEC", "title": "Compilation for delay impact minimization in VLIW embedded systems", "published_by": "International Workshop on Innovative Architecture for Future Generation High\u00a0\u2026, 2006", "authors": ["JL Ayala", "D Atienza", "P Raghavan", "M L\u00f3pez-Vallejo", "F Catthoor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11651850649387674909", "cited_by": 1.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:k_IJM867U9cC", "title": "Operation shuffling for low energy L0 cluster generation on heterogeneous VLIW processors", "published_by": "3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005., 81-86, 2005", "authors": ["Y Kobayashi", "M Jayapala", "P Raghavan", "F Catthoor", "M Imai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5424201097218310097", "cited_by": 1.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:Zp9IZb6oESQC", "title": "Convolution engine for neural networks", "published_by": "US Patent 11,475,101, 2022", "authors": ["F Catthoor", "P Raghavan", "D Rodopoulos", "M Dandekar"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:0Tn0GYh_KFEC", "title": "Double-gate vertical transistor semiconductor device", "published_by": "US Patent 10,355,128, 2019", "authors": ["P Raghavan", "O Zografos"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:Ns2bVKt8YxIC", "title": "Ultrafine Pitch 3D Stacked Integrated Circuits: Technology, Design Enablement, and Application", "published_by": "Handbook of 3D Integration: Design, Test, and Thermal Management 4, 21-40, 2019", "authors": ["D Milojevic", "P Agrawal", "P Raghavan", "G Van der Plas", "F Catthoor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:Xc8JtHQmRf8C", "title": "Handbook of 3D Integration: Ultra-Fine Pitch 3D-Stacked Integrated Circuits: Technology, Design, 4", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:69viAa4lnfgC", "title": "Ultrafine Pitch 3D Stacked Integrated Circuits: Technology, Design Enablement, and Application", "published_by": "John Wiley & Sons, 2019", "authors": ["L Van der Perre", "G Van der Plas", "D Milojevic", "P Raghavan", "D Velenis", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:5AlGpL-oHpAC", "title": "Inter-cluster data communication network for a dynamic shared communication platform", "published_by": "US Patent 10,073,802, 2018", "authors": ["F Catthoor", "P Raghavan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:N2osnxbUuuUC", "title": "Low-layer memory for a computing platform", "published_by": "US Patent 10,019,361, 2018", "authors": ["F Catthoor", "P Raghavan", "M Hartmann", "KM Perumkunnil", "JI Gomez", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:5bFWG3eDk9wC", "title": "IMEC N7, N5 and beyond: DTCO, STCO and EUV insertion strategy to maintain affordable scaling trend", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:P_fFXc30I2UC", "title": "1A. 1-Leveraging Value Locality for Efficient Design of a Hybrid Cache in Multicore Processors Mohammad Arjomand, Amin Jadidi, Mahmut Kandemir, Chita Das 1A. 2-Exploring Cache\u00a0\u2026", "published_by": "International Conference on Computer-Aided Design (ICCAD), 2017", "authors": ["YE Liang", "X Li", "X Xie", "MC Yang", "YH Chang", "F Wu", "TW Kuo", "DHC Du", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:aXwx4OqTWR4C", "title": "Patterning Aware Design Optimization of Selective Etching in N5 and Beyond", "published_by": "2017 IEEE International Conference on Computer Design (ICCD), 415-418, 2017", "authors": ["Y Lin", "P Debacker", "D Trivkovic", "RH Kim", "P Raghavan", "DZ Pan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:jg3FfqxSHJQC", "title": "In-design and signoff lithography physical analysis for 7/5nm (Erratum)", "published_by": "Optical Microlithography XXX 10147, 26-31, 2017", "authors": ["C Tabery", "J Ye", "Y Zou", "V Arnoux", "P Raghavan", "R Kim", "M C\u00f4t\u00e9", "L Mattii", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:GjXqcohcbckC", "title": "Estimation of sense amplifier offset voltage degradation due to zero-and run-time variability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:b9WrW9Envh0C", "title": "Design and pitch scaling for affordable node transition and EUV insertion scenario", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:PN3Jufe71OMC", "title": "Benchmarking of monolithic 3D integrated MX2 FETs with Si FinFETs", "published_by": "2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 131-134, 2017", "authors": ["T Agarwal Kumar", "A Szabo", "M Garcia Bardon", "B Soree", "I Radu", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:Usae8uB1euoC", "title": "Exploratory power noise models of standard cell 14, 10, and 7 nm FinFET ICs", "published_by": "Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 233-238, 2016", "authors": ["R Patel", "K Xu", "EG Friedman", "P Raghavan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:OA9cGvo6324C", "title": "Device/system performance modeling of stacked lateral NWFET logic", "published_by": "2016 17th International Symposium on Quality Electronic Design (ISQED), 215-220, 2016", "authors": ["V Huang", "C Pan", "D Yakimets", "P Raghavan", "A Naeemi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:XiVPGOgt02cC", "title": "Method for system scenario based design of dynamic embedded systems", "published_by": "US Patent 9,244,701, 2016", "authors": ["F Catthoor", "E Bempelis", "W Van Thillo", "P Raghavan", "R Fasthuber", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:l2sC-qQILUoC", "title": "EDA role in the design-technology co-optimization towards N7", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:bXvxhPDrUX0C", "title": "Reconfigurable neuromorphic synapse interconnects with TFTs", "published_by": "ESSDERC 2016: Technology and Architectures Development for Brain Inspired\u00a0\u2026, 2016", "authors": ["J Genoe", "P Raghavan", "Z Tokei", "F Catthoor", "S Steudel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:lf0D1wPZyaoC", "title": "Comparison of NBTI aging on adder architectures and ring oscillators in the downscaled technologies", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:PWMd_Z0sy-4C", "title": "Benchmarking of MoS2 FETs with multigate Si-FET options for 5 nm and beyond", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:2C0LhDdYSbcC", "title": "Dimensioning for power and performance under 10nm: The limits of FinFETs scaling", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:-152x6qmK5kC", "title": "Impact of a SADP flow on the design and process for N10/N7 layers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:VFGfXyYpp08C", "title": "Comparison of NBTI aging on adder architectures and ring oscillators in the downscaled technologies", "published_by": "Microprocessors and Microsystems 39 (8), 1039-1051, 2015", "authors": ["H Kukner", "P Weckx", "S Morrison", "J Franco", "M Toledano Luque", "MJ Cho", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:dshw04ExmUIC", "title": "Digital front-end circuit and method for using the same", "published_by": "US Patent 8,861,656, 2014", "authors": ["L Hollevoet", "F Naessens", "P Raghavan", "S Pollin", "EL Estraviz"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:08ZZubdj9fEC", "title": "Modelling and mitigation of time-zero variability in sub-16nm finfet-based STT-MRAM memories", "published_by": "Proceedings of the 24th edition of the great lakes symposium on VLSI, 243-244, 2014", "authors": ["M Hartmann", "H Kukner", "P Agrawal", "P Raghavan", "L Van der Perre", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:bFI3QPDXJZMC", "title": "Fast and accurate architecture exploration for high performance and low energy VLIW data-path", "published_by": "IEICE Transactions on Fundamentals of Electronics, Communications and\u00a0\u2026, 2014", "authors": ["I Taniguchi", "K Aoki", "H Tomiyama", "P Raghavan", "F Catthoor", "M Fukui"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:D03iK_w7-QYC", "title": "Hard versus soft software defined radio", "published_by": "2014 27th International Conference on VLSI Design and 2014 13th\u00a0\u2026, 2014", "authors": ["W Meeus", "T Vander Aa", "P Raghavan", "D Stroobandt"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:Et1yZiPVzsMC", "title": "Group IV channels for 7nm FinFETs: Performance for SoCs power and speed metrics", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:VOx2b1Wkg3QC", "title": "Energy impact in the design space exploration of loop buffer schemes in embedded systems", "published_by": "2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration\u00a0\u2026, 2013", "authors": ["A Artes", "JL Ayala", "R Fasthuber", "P Raghavan", "F Catthoor"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:mqcSLZKRP28C", "title": "Reliability in nanometer CMOS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:_B80troHkn4C", "title": "Introduction and Motivation", "published_by": "Energy-Efficient Communication Processors: Design and Implementation for\u00a0\u2026, 2013", "authors": ["R Fasthuber", "F Catthoor", "P Raghavan", "F Naessens", "R Fasthuber", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:Mojj43d5GZwC", "title": "Case Study 2: DSIP Architecture Instances for FIR Filtering", "published_by": "Energy-Efficient Communication Processors: Design and Implementation for\u00a0\u2026, 2013", "authors": ["R Fasthuber", "F Catthoor", "P Raghavan", "F Naessens", "R Fasthuber", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:kRWSkSYxWN8C", "title": "Case Study 3: DSIP Architecture Instance for FFT Computation", "published_by": "Energy-Efficient Communication Processors: Design and Implementation for\u00a0\u2026, 2013", "authors": ["R Fasthuber", "F Catthoor", "P Raghavan", "F Naessens", "R Fasthuber", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:LPZeul_q3PIC", "title": "The Proposed DSIP Architecture Template for the Wireless Communication Domain", "published_by": "Energy-Efficient Communication Processors: Design and Implementation for\u00a0\u2026, 2013", "authors": ["R Fasthuber", "F Catthoor", "P Raghavan", "F Naessens", "R Fasthuber", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:UxriW0iASnsC", "title": "Case Study 1: DSIP Architecture Instance for MIMO Detection", "published_by": "Energy-Efficient Communication Processors: Design and Implementation for\u00a0\u2026, 2013", "authors": ["R Fasthuber", "F Catthoor", "P Raghavan", "F Naessens", "R Fasthuber", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:u_35RYKgDlwC", "title": "Front-End Design Flow: Bridging the Algorithm-Architecture Gap", "published_by": "Energy-Efficient Communication Processors: Design and Implementation for\u00a0\u2026, 2013", "authors": ["R Fasthuber", "F Catthoor", "P Raghavan", "F Naessens", "R Fasthuber", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:zA6iFVUQeVQC", "title": "Design Flow for Silicon Chip Implementing Novel Platform Architecture for Wireless Communication", "published_by": "International Journal of Embedded and Real-Time Communication Systems\u00a0\u2026, 2013", "authors": ["P Avasare", "J Declerck", "M Glassee", "A Amin", "E Umans", "P Raghavan", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:mvPsJ3kp5DgC", "title": "Data transferring device", "published_by": "US Patent App. 13/465,277, 2012", "authors": ["P Raghavan", "M Glassee"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:tUtwDVdCwjgC", "title": "Workload-dependent BTI reliability evaluation of CMOS logic gates", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:w2Gke83ceDMC", "title": "Requirements and tools for embedded platform mapping in communication systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:BZGggv0hN9sC", "title": "Implementation of a flexible, low power and high performance 4G baseband processor with the Cadence CPF flow", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:HygtOXotxAUC", "title": "Finding the right mix of parallelism in a coarse-grained array baseband processor", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:Dh4RK7yvr34C", "title": "Incorporating Parameter Variations in BTI Impact on Nano-scale Logical Gates Analysis", "published_by": "DFT 2012/Austin USA, 1-6, 2012", "authors": ["MSK Seyab", "S Hamdioui", "H Kukner", "P Raghavan", "F Catthoor"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:4_yl7nwqy4oC", "title": "BTI Impacts on logical gates in nano-scale CMOS technology", "published_by": "DDECS 2012, 1-6, 2012", "authors": ["MSK Seyab", "S Hamdioui", "H Kukner", "F Catthoor", "P Raghavan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:D_25heFg6JwC", "title": "Parallel paradigms and run-time management techniques for many-core architectures", "published_by": "Proceedings of the 2012 Interconnection Network Architecture on On-Chip\u00a0\u2026, 2012", "authors": ["C Silvano", "W Fornaciari", "S CRESPI REGHIZZI", "G Agosta", "G Palermo", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:KxtntwgDAa4C", "title": "Automated architecture exploration for low energy reconfigurable AGU", "published_by": "2011 International SoC Design Conference, 191-194, 2011", "authors": ["I Taniguchi", "M Jayapala", "P Raghavan", "F Catthoor", "K Sakanushi", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:9AucIJLffosC", "title": "Leakage Control in SoCs........................................... and Wim Dahaene", "published_by": "Energy-Aware Memory Management for Embedded Multimedia Systems, 265-288, 2011", "authors": ["P Raghavan", "A Sathanur", "S Cosemans"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:eJXPG6dFmWUC", "title": "Leakage control in SoCs", "published_by": "Energy-Aware Memory Management for Embedded Multimedia Systems: A Computer\u00a0\u2026, 2011", "authors": ["P Raghavan", "A Sathanur", "S Cosemans", "W Dahaene"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:sSrBHYA8nusC", "title": "Leakage current mechanisms and estimation in memories and logic", "published_by": "Energy-Aware Memory Management for Embedded Multimedia Systems: A Computer\u00a0\u2026, 2011", "authors": ["A Sathanur", "P Raghavan", "S Cosemans", "W Dehaene"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:738O_yMBCRsC", "title": "Storage allocation for streaming-based register file", "published_by": "Energy-Aware Memory Management for Embedded Multimedia Systems: A Computer\u00a0\u2026, 2011", "authors": ["P Raghavan", "F Catthoor"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:PbrqR9PZhrEC", "title": "An Energy Aware Design Space Exploration for VLIW AGU Model with Fine Grained Power Gating", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:XdYaqolBBq8C", "title": "Exploration of data access and address optimization for multimedia coding on VLIW processors", "published_by": "Submited to IEEE Transactions on Transactions on Image Processing (TIP), 2011", "authors": ["G Talavera", "A Portero", "P Raghavan", "M Jayapala", "J Carrabina", "F Catthoor"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:K3LRdlH-MEoC", "title": "Early exploration of partitioning trade-offs for heterogeneous MPSoCs", "published_by": "Advanced Computer Architecture and Compilation for High-Performance and\u00a0\u2026, 2011", "authors": ["P Agrawal", "R Fasthuber", "P Raghavan", "T Vander Aa", "F Catthoor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:1AS7WB7zg6gC", "title": "Time-space energy consumption modeling of multithreaded wide-SIMD coarse-grain array processor datapath for wireless applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:AXPGKjj_ei8C", "title": "Overall Framework for Exploration", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 83-113, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:BrmTIyaxlBUC", "title": "Strength Reduction of Multipliers", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 275-314, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:fQNAKQ3IYiAC", "title": "Multi-threading in Uni-threaded Processor", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 143-165, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:tS2w5q8j5-wC", "title": "Handling Irregular Indexed Arrays and Dynamically Accessed Data on Scratchpad Memory Organisations", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 167-198, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:SP6oXDckpogC", "title": "Exploiting Word-Width Information During Mapping", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 223-273, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:1sJd4Hv_s6UC", "title": "An highly-efficient programmable MIMO detector architecture for advanced wireless communication", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:NhqRSupF_l8C", "title": "Global State-of-the-Art Overview", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 17-32, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:pyW8ca7W8N0C", "title": "Bioimaging ASIP benchmark study", "published_by": "Ultra-Low Energy Domain-Specific Instruction-Set Processors, 315-372, 2010", "authors": ["F Catthoor", "P Raghavan", "A Lambrechts", "M Jayapala", "A Kritikakou", "J Absar", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=200&pagesize=100&citation_for_view=1deOKekAAAAJ:4OULZ7Gr8RgC", "title": "Low Energy VLIW Architecture Extensions and Compiler Plug-Ins for Embedded Systems (Lage energie VLIW architecturen en compiler extensies voor ingebedde systemen)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:YDt8mvgFZ2cC", "title": "Scalable low-power MIMO detector architectures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:WA5NYHcadZ8C", "title": "A soft-output Near-ML MIMO baseband receiver for 75Mbps+ SDR", "published_by": "ICT MobileSummit, 2009", "authors": ["R Fasthuber", "M Li", "D Novo Bruna", "P Raghavan", "L Van der Perre", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:J-pR_7NvFogC", "title": "Low-power run-time scalable MIMO detector architectures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:P5F9QuxV20EC", "title": "Architecture exploration for digital decimation filters", "published_by": "Proceedings of IEEE Workshop on Signal Processing Systems-SiPS, 2009", "authors": ["D Novo Bruna", "R Fasthuber", "P Raghavan", "A Bourdoux", "F Catthoor", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:M05iB0D1s5AC", "title": "An unified ASIP for multi-standard turbo and LDPC decoding", "published_by": "Proceedings of the 9th Architectures and Compilers for Embedded Systems\u00a0\u2026, 2009", "authors": ["P Raghavan", "F Naessens", "V Derudder", "JW Weijers", "S Dupont", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:b0M2c_1WBrUC", "title": "Operation shuffling over cycle boundaries for low energy L0 clustering", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["Y Kobayashi", "M Jayapala", "P Raghavan", "F Catthoor", "M Imai"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:A1VvXmYcXXgC", "title": "Low power instruction memory and register file plug-ins", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:CHSYGLWDkRkC", "title": "Register file exploration for LDPC decoders", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:eHo_KFcuhuIC", "title": "Session 1-High-Level Design-Software Simultaneous Multi-Threading, a Technique to Exploit Task-Level Parallelism to Improve Instruction-and Data-Level Parallelism", "published_by": "Lecture Notes in Computer Science 4148, 12-23, 2006", "authors": ["DP Scarpazza", "P Raghavan", "D Novo", "F Catthoor", "D Verkest"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:q3oQSFYPqjQC", "title": "Distributed loop buffer for energy efficiency in VLIW processors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:zxqBrjVgvjwC", "title": "BIT Numerical Mathematics", "published_by": "BIT Numerical Mathematics 45 (4), v-vi, 2005", "authors": ["K \u00c5hlander", "E Allen", "AI Aptekarev", "M Arioli", "M Arnold", "M Asadzadeh", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:1HYIo8DVeu0C", "title": "Overview of processor architectures for multimedia and SDR", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:f2IySw72cVMC", "title": "Energy aware architecture exploration of a CGRA template", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:dfsIfKJdRG4C", "title": "Energy-aware exploration of coarse grained reconfigurable processors", "published_by": "Proceedings Symposium on Architectures and Compilers for Embedded Systems\u00a0\u2026, 2005", "authors": ["P Raghavan", "M Jayapala", "F Catthoor", "D Verkest"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:g5m5HwL7SMYC", "title": "Power breakdown analysis for a heterogeneous NoC platform", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:It3QlvBKHbMC", "title": "BOTNET DETECTION BASED ON COARSE GRAINED PEER-TO-PEER TECHNIQUE", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:UO8fSLLLPykC", "title": "Device and Circuit considerations towards Spin-Based Logic", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:7f0ks1Axv_QC", "title": "Memory Design 10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:MStqg_gSLBcC", "title": "Session 1A: Soft Errors and Reliability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:wyoMR1qFDH8C", "title": "Comparative BTI Analysis for Various Sense Amplifier Designs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:eq2jaN3J8jMC", "title": "DSD 2012", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:V3AGJWp-ZtQC", "title": "Tobias Kenter Andreas Kern Frank Kienle Alexander Klimm", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:vRqMK49ujn8C", "title": "IP-SOC 2011", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:XiSMed-E-HIC", "title": "Renfors, Markku Robert, Fabien", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:OU6Ihb5iCvQC", "title": "Silicon and Column IV Semiconductors Devices", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:fPk4N6BV_jEC", "title": "Jan-Willem Weijers Justin Wong Xiaoxia Wu Aditya Yanamandra", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:3s1wT3WcHBgC", "title": "Study of Media Functions on Vector Processing Engines for Network Processing Applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:pqnbT2bcN3wC", "title": "ASAP 2012", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1deOKekAAAAJ&cstart=300&pagesize=100&citation_for_view=1deOKekAAAAJ:35N4QoGY0k4C", "title": "SiPS 2012", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["4607", "36", "128"], "Since 2018": ["2678", "25", "76"]}, "chart": {"2005": 13, "2006": 23, "2007": 40, "2008": 43, "2009": 62, "2010": 133, "2011": 125, "2012": 128, "2013": 167, "2014": 170, "2015": 240, "2016": 339, "2017": 395, "2018": 521, "2019": 473, "2020": 487, "2021": 490, "2022": 429, "2023": 278}}, "co_authors": [{"link": "https://scholar.google.com/citations?hl=en&user=RloaPYEAAAAJ", "name": "Liesbet Van der Perre", "ext": "KULeuven"}, {"link": "https://scholar.google.com/citations?hl=en&user=W6JItNUAAAAJ", "name": "Aaron Thean", "ext": "National University of Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=hP44pwEAAAAJ", "name": "Peter Debacker", "ext": "Principal Member of Technical Staff, imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=OmupHyMAAAAJ", "name": "Marie Garcia Bardon", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=aBTCUi4AAAAJ", "name": "Andy Lambrechts", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=_7SQevkAAAAJ", "name": "Ryckaert Julien", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=pDHHDJcAAAAJ", "name": "Dmitry Yakimets", "ext": "Huawei"}, {"link": "https://scholar.google.com/citations?hl=en&user=HcEECwEAAAAJ", "name": "Guido Groeseneken", "ext": "imec and KU Leuven"}, {"link": "https://scholar.google.com/citations?hl=en&user=rrVnWxEAAAAJ", "name": "Ben Kaczer", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=6ER8PHIAAAAJ", "name": "Syed Muhammad Yasser Sherazi", "ext": "R&D Team Leader, IMEC"}, {"link": "https://scholar.google.com/citations?hl=en&user=bFlEPT4AAAAJ", "name": "A. Mercha", "ext": "Director -  Technology Platforms"}, {"link": "https://scholar.google.com/citations?hl=en&user=fMz8f4wAAAAJ", "name": "Halil K\u00fckner", "ext": "R&D Engineer, imec Leuven"}, {"link": "https://scholar.google.com/citations?hl=en&user=im-TzKwAAAAJ", "name": "Iuliana Radu", "ext": "TSMC"}, {"link": "https://scholar.google.com/citations?hl=en&user=dxKLP-oAAAAJ", "name": "Rudy Lauwereins", "ext": "Vice president imec and professor computer architectures, KU Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=n7vZxJEAAAAJ", "name": "Wim Dehaene", "ext": "KULeuven  ESAT MICAS"}, {"link": "https://scholar.google.com/citations?hl=en&user=La560wQAAAAJ", "name": "Said Hamdioui", "ext": "Delft University of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=8MA28_UAAAAJ", "name": "Alessio Spessot", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=J29iF40AAAAJ", "name": "Min Li", "ext": "NXP Semiconductors"}, {"link": "https://scholar.google.com/citations?hl=en&user=PuF93WQAAAAJ", "name": "Bart Soree", "ext": "Principal scientist @ imec and part-time professor University Antwerp  & KULeuven"}, {"link": "https://scholar.google.com/citations?hl=en&user=c11Y9wkAAAAJ", "name": "Odysseas Zografos", "ext": "R&D team leader, imec, Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=rVzsIgcAAAAJ", "name": "Stefan Cosemans", "ext": "Axelera AI"}, {"link": "https://scholar.google.com/citations?hl=en&user=7SUnVDsAAAAJ", "name": "Giovanni De Micheli", "ext": "EPFL, Stanford"}, {"link": "https://scholar.google.com/citations?hl=en&user=k1almGsAAAAJ", "name": "Tom Vander Aa", "ext": "ExaScience Life Lab at imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=4u-XPmYAAAAJ", "name": "Jacopo Franco", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=3LwQqbUAAAAJ", "name": "Dimitrios Rodopoulos", "ext": "Graphcore"}, {"link": "https://scholar.google.com/citations?hl=en&user=ouP3gOQAAAAJ", "name": "Innocent Agbo", "ext": "Delft University of Technology, The Netherlands"}, {"link": "https://scholar.google.com/citations?hl=en&user=_H2Wp5oAAAAJ", "name": "Seyab Khan", "ext": "PhD  student, Technical university Delft"}, {"link": "https://scholar.google.com/citations?hl=en&user=9U2rzRQAAAAJ", "name": "NOVO David", "ext": "LIRMM,University of Montpellier, and CNRS"}, {"link": "https://scholar.google.com/citations?hl=en&user=b9Fy1qMAAAAJ", "name": "Adrien Vaysset", "ext": "CEA-Leti"}, {"link": "https://scholar.google.com/citations?hl=en&user=kce0-dUAAAAJ", "name": "Angeliki Kritikakou", "ext": "Univerity of Rennes 1, IRISA/INRIA"}, {"link": "https://scholar.google.com/citations?hl=en&user=GW4HzEQAAAAJ", "name": "Mottaqiallah Taouil", "ext": "Delft University of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=XCEWkcYAAAAJ", "name": "Trong Huynh-Bao", "ext": "TSMC"}, {"link": "https://scholar.google.com/citations?hl=en&user=Hlc_2eEAAAAJ", "name": "Pierre - Emmanuel GAILLARDON", "ext": "Associate Professor, University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=EpXh5Q8AAAAJ", "name": "Bertrand Parvais", "ext": "imec & VUB"}, {"link": "https://scholar.google.com/citations?hl=en&user=CqMLGHAAAAAJ", "name": "Dragomir Milojevic", "ext": "Universit\u00e9 libre de Bruxelles"}, {"link": "https://scholar.google.com/citations?hl=en&user=pQ5i4LIAAAAJ", "name": "Luca Amar\u00f9", "ext": "Principal R&D Engineer at Synopsys Inc."}, {"link": "https://scholar.google.com/citations?hl=en&user=Ammupy0AAAAJ", "name": "Dan Mocuta", "ext": "Micron Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=ftuz688AAAAJ", "name": "Dimitri Linten", "ext": "Imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=q_RNkPUAAAAJ", "name": "Arindam Mallik", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=21ojWWUAAAAJ", "name": "Azad Naeemi", "ext": "Professor of Electrical and Computer Engineering, Georgia Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=8FLiKGcAAAAJ", "name": "Mauricio Manfrini", "ext": "Kepler Computing"}, {"link": "https://scholar.google.com/citations?hl=en&user=7cu3EBwAAAAJ", "name": "Andre Bourdoux", "ext": "IMEC"}, {"link": "https://scholar.google.com/citations?hl=en&user=zZ3AqKwAAAAJ", "name": "Christoph Adelmann", "ext": "Imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=prJFPwUAAAAJ", "name": "Boyana Norris", "ext": "Associate Professor, Computer Science, University of Oregon"}, {"link": "https://scholar.google.com/citations?hl=en&user=myZbQOkAAAAJ", "name": "Lois Curfman McInnes", "ext": "Argonne National Laboratory"}, {"link": "https://scholar.google.com/citations?hl=en&user=H1JXhMIAAAAJ", "name": "David Atienza", "ext": "Professor of Electrical and Computer Engineering, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=X1JOheMAAAAJ", "name": "Jos\u00e9 L. Ayala", "ext": "Professor, Architecture and Technology of Computing Systems Group, Complutense\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=9X6LDRAAAAAJ", "name": "De Sutter Bjorn", "ext": "Ghent University"}, {"link": "https://scholar.google.com/citations?hl=en&user=8mdtOdEAAAAJ", "name": "Robin Degraeve", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=E88irBkAAAAJ", "name": "Dennis Han Chung Lin", "ext": "IMEC"}, {"link": "https://scholar.google.com/citations?hl=en&user=7n26odgAAAAJ", "name": "Chenyun Pan", "ext": "Assistant Professor of EE, University of Texas at Arlington"}, {"link": "https://scholar.google.com/citations?hl=en&user=Lc5oaM8AAAAJ", "name": "Romain Ritzenthaler", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=aeLeAzUAAAAJ", "name": "Tibor Grasser", "ext": "Professor at TU Wien, Head of Institute for Microelectronics, Fellow IEEE"}, {"link": "https://scholar.google.com/citations?hl=en&user=LrlccxYAAAAJ", "name": "Behzad Zeinali", "ext": "Apple, Swindon, United Kingdom"}, {"link": "https://scholar.google.com/citations?hl=en&user=Xe4ioRUAAAAJ", "name": "Farshad Moradi", "ext": "Professor, Department of Electrical and Computer Engineering, Aarhus University"}, {"link": "https://scholar.google.com/citations?hl=en&user=y1tvkRwAAAAJ", "name": "Florin Ciubotaru", "ext": "Imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=NmZPS_wAAAAJ", "name": "Mustafa Badaroglu", "ext": "Qualcomm Technologies"}, {"link": "https://scholar.google.com/citations?hl=en&user=NCFpNjsAAAAJ", "name": "Marisa Lopez-Vallejo", "ext": "IPT Center, UPM"}, {"link": "https://scholar.google.com/citations?hl=en&user=Z0lAS90AAAAJ", "name": "Gianluca Fiori", "ext": "University of Pisa, Italy"}, {"link": "https://scholar.google.com/citations?hl=en&user=kEh-m1sAAAAJ", "name": "Sung Kyu Lim", "ext": "Professor, Georgia Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=zFx53eYAAAAJ", "name": "Bon Woong Ku", "ext": "Georgia Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=i4tmuoQAAAAJ", "name": "Gouri Sankar Kar", "ext": "VP R&D, IMEC Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=MegF9mYAAAAJ", "name": "Sanjukta Bhowmick", "ext": "University of North Texas"}, {"link": "https://scholar.google.com/citations?hl=en&user=lWuTmpEAAAAJ", "name": "Dimitrios Soudris", "ext": "Professor, Electrical & Computer Eng., National Technical Univ. of Athens"}, {"link": "https://scholar.google.com/citations?hl=en&user=njEKf_QAAAAJ", "name": "Kristof croes", "ext": "Imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=ovkqSosAAAAJ", "name": "Ittetsu Taniguchi", "ext": "Associate Professor, Osaka University"}, {"link": "https://scholar.google.com/citations?hl=en&user=56RfquoAAAAJ", "name": "Lars-\u00c5ke Ragnarsson", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=BsKe2i0AAAAJ", "name": "meng LI", "ext": "senior researcher @ imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=KfXGVx0AAAAJ", "name": "Marko Simicic", "ext": "R&D engineer at Imec, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=wAIEL8QAAAAJ", "name": "Sofie Pollin", "ext": "Professor Electrical Engineering, KU Leuven"}, {"link": "https://scholar.google.com/citations?hl=en&user=aqUq0AoAAAAJ", "name": "Frederic Robert", "ext": "professeur d'\u00e9lectronique, Universit\u00e9 libre de Bruxelles"}, {"link": "https://scholar.google.com/citations?hl=en&user=V9-s3BIAAAAJ", "name": "Jordi Carrabina", "ext": "Universitat Aut\u00f2noma de barcelona"}, {"link": "https://scholar.google.com/citations?hl=en&user=WTN9CugAAAAJ", "name": "Guillermo Talavera", "ext": "IDIBAPS (Institut d'Investigacions Biom\u00e8diques August Pi i Sunyer)"}, {"link": "https://scholar.google.com/citations?hl=en&user=Nh5k-BAAAAAJ", "name": "Jan Craninckx", "ext": "Fellow, IMEC"}, {"link": "https://scholar.google.com/citations?hl=en&user=NtNjxfIAAAAJ", "name": "Namita Sharma", "ext": "Intel India, Indian Institute of Technology Delhi"}, {"link": "https://scholar.google.com/citations?hl=en&user=v5qZSX8AAAAJ", "name": "Claude Desset", "ext": "Senior researcher, wireless communications, imec, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=BWrxCj4AAAAJ", "name": "Bingfeng Mei", "ext": "Principal Scientist at Broadcom"}, {"link": "https://scholar.google.com/citations?hl=en&user=y_pcfEgAAAAJ", "name": "Giovanni V. Resta", "ext": "GAP - UNIGE"}, {"link": "https://scholar.google.com/citations?hl=en&user=X7a38bAAAAAJ", "name": "Farshad Firouzi", "ext": "Duke University"}, {"link": "https://scholar.google.com/citations?hl=en&user=kdTYW58AAAAJ", "name": "Paul D. Hovland", "ext": "Senior Computer Scientist, Argonne National Laboratory"}, {"link": "https://scholar.google.com/citations?hl=en&user=rRR3aqsAAAAJ", "name": "Geert Deconinck", "ext": "Professor of smart grids (prof.dr.ir.), KU Leuven, EnergyVille"}, {"link": "https://scholar.google.com/citations?hl=en&user=9CbdWhwAAAAJ", "name": "Antonis Papanikolaou", "ext": "Hypertech SA"}, {"link": "https://scholar.google.com/citations?hl=en&user=5M6XWXkAAAAJ", "name": "Tobias Gemmeke", "ext": "iDS, RWTH Aachen University"}, {"link": "https://scholar.google.com/citations?hl=en&user=eCo7XWkAAAAJ", "name": "Mohamed M. Sabry Aly", "ext": "Assistant Professor, Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?hl=en&user=4Q2DOC4AAAAJ", "name": "Preeti Ranjan Panda", "ext": "Professor in Computer Science and Engineering, Indian Institute of Technology Delhi"}, {"link": "https://scholar.google.com/citations?hl=en&user=CFyEBQIAAAAJ", "name": "Sasikanth Manipatruni", "ext": "Kepler/Intel/Cornell"}, {"link": "https://scholar.google.com/citations?hl=en&user=i_wa4gQAAAAJ", "name": "Dmitri E. Nikonov", "ext": "Principal Engineer, Intel"}, {"link": "https://scholar.google.com/citations?hl=en&user=28DB0BUAAAAJ", "name": "Daniele Paolo Scarpazza", "ext": "Citadel Securities"}, {"link": "https://scholar.google.com/citations?hl=en&user=abQajwsAAAAJ", "name": "Manu Perumkunnil Komalan", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=8KiENbAAAAAJ", "name": "Moustafa Khatib", "ext": "Fondazione Bruno Kessler"}, {"link": "https://scholar.google.com/citations?hl=en&user=bARv_mQAAAAJ", "name": "Jos Huisken", "ext": "Always looking for new challenges ;-)"}, {"link": "https://scholar.google.com/citations?hl=en&user=wuCzk3kAAAAJ", "name": "Ahmet Ceyhan", "ext": "Intel Corporation"}, {"link": "https://scholar.google.com/citations?hl=en&user=pUlEzL8AAAAJ", "name": "Robert Priewasser", "ext": "Concept Engineer, Infineon Technologies Austria AG"}, {"link": "https://scholar.google.com/citations?hl=en&user=bKzv5lkAAAAJ", "name": "Amirhasan Nourbakhsh", "ext": "MIT"}, {"link": "https://scholar.google.com/citations?hl=en&user=fa9SE3MAAAAJ", "name": "Marian Verhelst", "ext": "Micas - ESAT - KU Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=oTvMEzYAAAAJ", "name": "Ioannis Karageorgos", "ext": "Associate Research Scientist, Yale University"}, {"link": "https://scholar.google.com/citations?hl=en&user=OSDLoLUAAAAJ", "name": "Sudhakar Reddy", "ext": "Department of ECE, University of Iowa"}, {"link": "https://scholar.google.com/citations?hl=en&user=t5oIXjkAAAAJ", "name": "Jon Kuhl", "ext": "Professor of Electrical and Computer Engineering, University of iowa"}, {"link": "https://scholar.google.com/citations?hl=en&user=UdZp9C0AAAAJ", "name": "Hiroyuki Tomiyama", "ext": "Ritsumeikan University"}, {"link": "https://scholar.google.com/citations?hl=en&user=qD7HKYAAAAAJ", "name": "Sven Cornelissen", "ext": "Materialise"}, {"link": "https://scholar.google.com/citations?hl=en&user=6tGur2kAAAAJ", "name": "Khaled Khalaf", "ext": "Researcher Analog/RF design, imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=hSPCXnoAAAAJ", "name": "Vito Giannini", "ext": "Distinguished Principal Engineer - RFIC Design at Uhnder Inc."}, {"link": "https://scholar.google.com/citations?hl=en&user=z5-gB98AAAAJ", "name": "Kuba Raczkowski", "ext": "Researcher, imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=u5DHuKcAAAAJ", "name": "Chaitali Chakrabarti", "ext": "Professor of Electrical Engineering, SECEE, Arizona State University"}, {"link": "https://scholar.google.com/citations?hl=en&user=Ok-uazUAAAAJ", "name": "Frank Hannig", "ext": "Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg (FAU)"}, {"link": "https://scholar.google.com/citations?hl=en&user=-XpZ4fgAAAAJ", "name": "Scott Mahlke", "ext": "Professor, Electrical Engineering and Computer Science Dept., University of Michigan"}, {"link": "https://scholar.google.com/citations?hl=en&user=zlzK-v0AAAAJ", "name": "Aviral Shrivastava", "ext": "Arizona State University"}, {"link": "https://scholar.google.com/citations?hl=en&user=GKTKZ8kAAAAJ", "name": "Sethuraman Panchanathan", "ext": "Professor of Computer Science and Engineering, Arizona State University"}, {"link": "https://scholar.google.com/citations?hl=en&user=O98LNFEAAAAJ", "name": "Portal Jean-Michel", "ext": "Full Professor Aix-Marseille Universit\u00e9 - IM2NP"}, {"link": "https://scholar.google.com/citations?hl=en&user=rcH12-4AAAAJ", "name": "Damien Deleruyelle", "ext": "Institut des Nanotechnologies de Lyon (INL)"}, {"link": "https://scholar.google.com/citations?hl=en&user=VWEqaAgAAAAJ", "name": "Mengyue Li", "ext": "Postdocoral Scholar Quantum Device Physics Laboratory Department of Microtechnology\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=j67v24EAAAAJ", "name": "Mahmut Kandemir", "ext": "Pennsylvania State University"}, {"link": "https://scholar.google.com/citations?hl=en&user=4Mj-BjwAAAAJ", "name": "Mary Jane (Janie) Irwin", "ext": "Emerita Evan Pugh University Professor, CSE, Penn State University"}, {"link": "https://scholar.google.com/citations?hl=en&user=MGXRuXYAAAAJ", "name": "Flavio Chierichetti", "ext": "Professor at Sapienza University of Rome"}, {"link": "https://scholar.google.com/citations?hl=en&user=DFP0cxYAAAAJ", "name": "Meng Li", "ext": "Brookhaven National Laboratory"}, {"link": "https://scholar.google.com/citations?hl=en&user=J_XhIsgAAAAJ", "name": "Ravi Kumar", "ext": "Google"}, {"link": "https://scholar.google.com/citations?hl=en&user=y13hYl0AAAAJ", "name": "Doyoung Jang", "ext": "SK hynix"}, {"link": "https://scholar.google.com/citations?hl=en&user=OSx0RzAAAAAJ", "name": "Prathima Agrawal", "ext": "Professor of electrical and computer engineering"}], "interests": [], "affiliates": [], "last_updated": "2023/10/31 20:28"}