{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 20:02:44 2018 " "Info: Processing started: Thu Nov 08 20:02:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_COMP4 -c MY_COMP4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_COMP4 -c MY_COMP4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] M 8.712 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"M\" is 8.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns B\[3\] 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'B\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "MY_COMP4.vhd" "" { Text "D:/LKW_108/MY_COMP4/MY_COMP4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(0.438 ns) 3.651 ns LessThan0~280 2 COMB LCCOMB_X60_Y4_N28 5 " "Info: 2: + IC(2.234 ns) + CELL(0.438 ns) = 3.651 ns; Loc. = LCCOMB_X60_Y4_N28; Fanout = 5; COMB Node = 'LessThan0~280'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { B[3] LessThan0~280 } "NODE_NAME" } } { "MY_COMP4.vhd" "" { Text "D:/LKW_108/MY_COMP4/MY_COMP4.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.419 ns) 4.349 ns LessThan1~268 3 COMB LCCOMB_X60_Y4_N22 3 " "Info: 3: + IC(0.279 ns) + CELL(0.419 ns) = 4.349 ns; Loc. = LCCOMB_X60_Y4_N22; Fanout = 3; COMB Node = 'LessThan1~268'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { LessThan0~280 LessThan1~268 } "NODE_NAME" } } { "MY_COMP4.vhd" "" { Text "D:/LKW_108/MY_COMP4/MY_COMP4.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.438 ns) 5.265 ns G~61 4 COMB LCCOMB_X60_Y4_N12 1 " "Info: 4: + IC(0.478 ns) + CELL(0.438 ns) = 5.265 ns; Loc. = LCCOMB_X60_Y4_N12; Fanout = 1; COMB Node = 'G~61'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { LessThan1~268 G~61 } "NODE_NAME" } } { "MY_COMP4.vhd" "" { Text "D:/LKW_108/MY_COMP4/MY_COMP4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(2.788 ns) 8.712 ns M 5 PIN PIN_W19 0 " "Info: 5: + IC(0.659 ns) + CELL(2.788 ns) = 8.712 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'M'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { G~61 M } "NODE_NAME" } } { "MY_COMP4.vhd" "" { Text "D:/LKW_108/MY_COMP4/MY_COMP4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.062 ns ( 58.10 % ) " "Info: Total cell delay = 5.062 ns ( 58.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 41.90 % ) " "Info: Total interconnect delay = 3.650 ns ( 41.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.712 ns" { B[3] LessThan0~280 LessThan1~268 G~61 M } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.712 ns" { B[3] {} B[3]~combout {} LessThan0~280 {} LessThan1~268 {} G~61 {} M {} } { 0.000ns 0.000ns 2.234ns 0.279ns 0.478ns 0.659ns } { 0.000ns 0.979ns 0.438ns 0.419ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Peak virtual memory: 154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 20:02:47 2018 " "Info: Processing ended: Thu Nov 08 20:02:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
