digraph "CFG for '_Z9solutionsSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z9solutionsSt6vectorIiSaIiEE' function";

	Node0x5633dbd32ac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%1:\l  %2 = alloca i32, align 4\l  %3 = alloca i32, align 4\l  store i32 0, i32* %2, align 4\l  store i32 0, i32* %3, align 4\l  br label %4\l}"];
	Node0x5633dbd32ac0 -> Node0x5633dbd333c0;
	Node0x5633dbd333c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l4:                                                \l  %5 = load i32, i32* %3, align 4\l  %6 = mul nsw i32 %5, 2\l  %7 = sext i32 %6 to i64\l  %8 = call i64 @_ZNKSt6vectorIiSaIiEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %0) #1\l  %9 = icmp ult i64 %7, %8\l  br i1 %9, label %10, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5633dbd333c0:s0 -> Node0x5633dbd33480;
	Node0x5633dbd333c0:s1 -> Node0x5633dbd33a20;
	Node0x5633dbd33480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%10:\l10:                                               \l  %11 = load i32, i32* %3, align 4\l  %12 = mul nsw i32 %11, 2\l  %13 = sext i32 %12 to i64\l  %14 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %13) #1\l  %15 = load i32, i32* %14, align 4\l  %16 = srem i32 %15, 2\l  %17 = icmp eq i32 %16, 1\l  br i1 %17, label %18, label %26\l|{<s0>T|<s1>F}}"];
	Node0x5633dbd33480:s0 -> Node0x5633dbd340c0;
	Node0x5633dbd33480:s1 -> Node0x5633dbd34110;
	Node0x5633dbd340c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%18:\l18:                                               \l  %19 = load i32, i32* %3, align 4\l  %20 = mul nsw i32 %19, 2\l  %21 = sext i32 %20 to i64\l  %22 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %21) #1\l  %23 = load i32, i32* %22, align 4\l  %24 = load i32, i32* %2, align 4\l  %25 = add nsw i32 %24, %23\l  store i32 %25, i32* %2, align 4\l  br label %26\l}"];
	Node0x5633dbd340c0 -> Node0x5633dbd34110;
	Node0x5633dbd34110 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%26:\l26:                                               \l  br label %27\l}"];
	Node0x5633dbd34110 -> Node0x5633dbd34790;
	Node0x5633dbd34790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%27:\l27:                                               \l  %28 = load i32, i32* %3, align 4\l  %29 = add nsw i32 %28, 1\l  store i32 %29, i32* %3, align 4\l  br label %4, !llvm.loop !4\l}"];
	Node0x5633dbd34790 -> Node0x5633dbd333c0;
	Node0x5633dbd33a20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%30:\l30:                                               \l  %31 = load i32, i32* %2, align 4\l  ret i32 %31\l}"];
}
