
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003675                       # Number of seconds simulated
sim_ticks                                  3674962000                       # Number of ticks simulated
final_tick                                 3674962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290645                       # Simulator instruction rate (inst/s)
host_op_rate                                   290645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              213621765                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    17.20                       # Real time elapsed on the host
sim_insts                                     5000002                       # Number of instructions simulated
sim_ops                                       5000002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           99456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          249920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             349376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        99456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        97152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           97152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1518                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1518                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27063137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           68006145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95069282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27063137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27063137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        26436192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26436192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        26436192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27063137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          68006145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121505474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1518                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5459                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1518                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 349184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  349376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                97152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               69                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3673805500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1518                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.127217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.531909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.265131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          391     23.91%     23.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          534     32.66%     56.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          401     24.53%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           85      5.20%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      3.18%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      1.71%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.16%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.10%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          107      6.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           88                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.795455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.206808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    210.947079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             81     92.05%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      3.41%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      2.27%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      1.14%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      1.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            88                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           88                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.034091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.999411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.098053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               45     51.14%     51.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.14%     52.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36     40.91%     93.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      6.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            88                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     62443750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               164743750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11444.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30194.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        95.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1075                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     526559.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5496120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2998875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18782400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4581360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            239531760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            955848960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1362086250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2589325725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.003162                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2262517500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     122460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1284498500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6864480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3745500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23751000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5132160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            239531760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1561636125                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            830685750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2671346775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.369677                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1373090000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     122460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2172033750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  262487                       # Number of BP lookups
system.cpu.branchPred.condPredicted             46725                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2667                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               150481                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  143870                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.606754                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106486                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       472462                       # DTB read hits
system.cpu.dtb.read_misses                        172                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   472634                       # DTB read accesses
system.cpu.dtb.write_hits                       57415                       # DTB write hits
system.cpu.dtb.write_misses                       210                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   57625                       # DTB write accesses
system.cpu.dtb.data_hits                       529877                       # DTB hits
system.cpu.dtb.data_misses                        382                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   530259                       # DTB accesses
system.cpu.itb.fetch_hits                      617394                       # ITB hits
system.cpu.itb.fetch_misses                       134                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  617528                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7349925                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             729331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5063553                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      262487                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             250356                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6459481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5197                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    617394                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2170                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7197015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.703563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.906647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6129305     85.16%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4208      0.06%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290792      4.04%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3211      0.04%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363196      5.05%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2842      0.04%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112103      1.56%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2348      0.03%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   289010      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7197015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.035713                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.688926                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   314483                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6237647                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35714                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607098                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2073                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107981                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   873                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5049917                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3401                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2073                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   418296                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3094621                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19644                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    418019                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3244362                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5046556                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   264                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3066941                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    358                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  55203                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4816744                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7282456                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1044567                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237808                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794249                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    22394                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                502                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            396                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4148757                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               469393                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58929                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2091                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              783                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5025536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 714                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5024309                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               221                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           26154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        12131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7197015                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.698110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.805024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3363248     46.73%     46.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2928190     40.69%     87.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              676165      9.40%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202156      2.81%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8816      0.12%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12125      0.17%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3682      0.05%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1724      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 909      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7197015                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     227      0.93%      0.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19101     77.85%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3137     12.79%     91.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2071      8.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                521860     10.39%     10.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     10.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.69%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.34%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               473409      9.42%     98.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57928      1.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5024309                       # Type of FU issued
system.cpu.iq.rate                           0.683586                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24536                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004883                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8391912                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            620621                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       586386                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878477                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431927                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429628                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 600023                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448822                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1770                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4777                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3406                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4977                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2073                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  751518                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                233139                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5041432                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               763                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                469393                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                58929                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                386                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95447                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16728                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            152                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            540                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2122                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5022125                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                472635                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2183                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15182                       # number of nop insts executed
system.cpu.iew.exec_refs                       530262                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   257829                       # Number of branches executed
system.cpu.iew.exec_stores                      57627                       # Number of stores executed
system.cpu.iew.exec_rate                     0.683289                       # Inst execution rate
system.cpu.iew.wb_sent                        5016732                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5016014                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4236986                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5233949                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.682458                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809520                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           26919                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1810                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7192475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.697048                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.316836                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4395287     61.11%     61.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1719049     23.90%     85.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       722652     10.05%     95.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157934      2.20%     97.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3801      0.05%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53204      0.74%     98.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1843      0.03%     98.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26576      0.37%     98.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       112129      1.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7192475                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013501                       # Number of instructions committed
system.cpu.commit.committedOps                5013501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520131                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254984                       # Number of branches committed
system.cpu.commit.fp_insts                    4428921                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105675                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647019     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55523      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013501                       # Class of committed instruction
system.cpu.commit.bw_lim_events                112129                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12119037                       # The number of ROB reads
system.cpu.rob.rob_writes                    10085503                       # The number of ROB writes
system.cpu.timesIdled                            4183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          152910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000002                       # Number of Instructions Simulated
system.cpu.committedOps                       5000002                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.469984                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.469984                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.680279                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.680279                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1032125                       # number of integer regfile reads
system.cpu.int_regfile_writes                  402964                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236439                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403524                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    582                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3564                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.644236                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.869480                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         141667750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.644236                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2091076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2091076                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       464758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          464758                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47708                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          288                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          290                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          290                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512466                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512466                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512466                       # number of overall hits
system.cpu.dcache.overall_hits::total          512466                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7525                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7525                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8693                       # number of overall misses
system.cpu.dcache.overall_misses::total          8693                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     77332500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     77332500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    539696560                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    539696560                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       527000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       527000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    617029060                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    617029060                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    617029060                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    617029060                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       465926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       465926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521159                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002507                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.136241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.136241                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.043189                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043189                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016680                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66209.332192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66209.332192                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71720.473090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71720.473090                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 40538.461538                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40538.461538                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70979.990797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70979.990797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70979.990797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70979.990797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35234                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.695346                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3250                       # number of writebacks
system.cpu.dcache.writebacks::total              3250                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          387                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4238                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4238                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4625                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          781                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3287                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4068                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4068                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     54531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    246581406                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    246581406                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    301112906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    301112906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    301112906                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    301112906                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026578                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026578                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007806                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007806                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007806                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69822.663252                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69822.663252                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75017.160329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75017.160329                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        28375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        28375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74019.888397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74019.888397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74019.888397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74019.888397                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              5718                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.788009                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              610689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.462710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          17997750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.788009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2475422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2475422                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       610689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          610689                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        610689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           610689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       610689                       # number of overall hits
system.cpu.icache.overall_hits::total          610689                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6705                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6705                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6705                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6705                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6705                       # number of overall misses
system.cpu.icache.overall_misses::total          6705                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    217056995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    217056995                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    217056995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    217056995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    217056995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    217056995                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       617394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       617394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       617394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       617394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       617394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       617394                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.010860                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010860                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.010860                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010860                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.010860                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010860                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 32372.407905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32372.407905                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 32372.407905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32372.407905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 32372.407905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32372.407905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          509                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    84.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          859                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          859                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          859                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5846                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5846                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5846                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5846                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5846                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    168378755                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168378755                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    168378755                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168378755                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    168378755                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168378755                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009469                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009469                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 28802.387102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28802.387102                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 28802.387102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28802.387102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 28802.387102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28802.387102                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2956                       # number of replacements
system.l2.tags.tagsinuse                  1842.425309                       # Cycle average of tags in use
system.l2.tags.total_refs                        4890                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.979175                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      957.269487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        699.081655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        186.074167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.467417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.341348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.090857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899622                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     60970                       # Number of tag accesses
system.l2.tags.data_accesses                    60970                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 4292                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  131                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4423                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3250                       # number of Writeback hits
system.l2.Writeback_hits::total                  3250                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    40                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  4292                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   171                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4463                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4292                       # number of overall hits
system.l2.overall_hits::cpu.data                  171                       # number of overall hits
system.l2.overall_hits::total                    4463                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1554                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                657                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2211                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3248                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1554                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3905                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5459                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1554                       # number of overall misses
system.l2.overall_misses::cpu.data               3905                       # number of overall misses
system.l2.overall_misses::total                  5459                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    117394750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     52436250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       169831000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    242838250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     242838250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     117394750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     295274500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        412669250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    117394750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    295274500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       412669250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             5846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6634                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3250                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3250                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3288                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5846                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9922                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5846                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9922                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.265823                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.833756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.333283                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987835                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.265823                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.958047                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.550191                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.265823                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.958047                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.550191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75543.597169                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79811.643836                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76811.849842                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74765.471059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74765.471059                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75543.597169                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75614.468630                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75594.293827                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75543.597169                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75614.468630                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75594.293827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1518                       # number of writebacks
system.l2.writebacks::total                      1518                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2211                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3248                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5459                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     99607250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     44933750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    144541000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    205813750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    205813750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     99607250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    250747500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    350354750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     99607250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    250747500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    350354750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.265823                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.833756                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.333283                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987835                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.265823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.958047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.550191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.265823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.958047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.550191                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64097.329472                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 68392.313546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65373.586612                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 63366.302340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63366.302340                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64097.329472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64211.907810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64179.291079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64097.329472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64211.907810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64179.291079                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2211                       # Transaction distribution
system.membus.trans_dist::ReadResp               2211                       # Transaction distribution
system.membus.trans_dist::Writeback              1518                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3248                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3248                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       446528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  446528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6977                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6977    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6977                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6524500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14780250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               6634                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              6634                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3288                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       374144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       468864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 843008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            13172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13172    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9836000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9116745                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6900000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
