// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/20/2025 20:58:51"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SubBytes (
	OUT,
	Clk,
	IN);
output 	[127:0] OUT;
input 	Clk;
input 	[127:0] IN;

// Design Ports Information
// OUT[127]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[126]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[125]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[124]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[123]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[122]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[121]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[120]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[119]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[118]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[117]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[116]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[115]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[114]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[113]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[112]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[111]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[110]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[109]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[108]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[107]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[106]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[105]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[104]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[103]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[102]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[101]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[100]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[99]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[98]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[97]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[96]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[95]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[94]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[93]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[92]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[91]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[90]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[89]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[88]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[87]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[86]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[85]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[84]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[83]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[82]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[81]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[80]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[79]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[78]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[77]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[76]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[75]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[74]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[73]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[72]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[71]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[70]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[69]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[68]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[67]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[66]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[65]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[64]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[63]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[62]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[61]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[60]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[59]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[58]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[57]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[56]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[55]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[54]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[53]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[52]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[51]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[50]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[49]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[48]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[47]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[46]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[45]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[44]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[43]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[42]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[41]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[40]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[39]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[38]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[37]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[36]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[35]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[34]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[33]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[32]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[31]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[30]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[29]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[28]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[27]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[26]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[25]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[24]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[23]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[22]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[21]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[20]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[19]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[18]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[17]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[16]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[15]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[14]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[13]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[12]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[11]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[10]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[9]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[8]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[7]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[4]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[3]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[2]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[1]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[0]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[120]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[121]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[122]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[123]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[124]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[125]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[126]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[127]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[112]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[113]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[114]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[115]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[116]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[117]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[118]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[119]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[104]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[105]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[106]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[107]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[108]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[109]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[110]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[111]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[96]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[97]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[98]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[99]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[100]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[101]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[102]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[103]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[88]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[89]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[90]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[91]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[92]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[93]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[94]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[95]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[80]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[81]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[82]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[83]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[84]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[85]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[86]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[87]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[72]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[73]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[74]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[75]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[76]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[77]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[78]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[79]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[64]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[65]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[66]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[67]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[68]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[69]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[70]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[71]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[56]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[57]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[58]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[59]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[60]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[61]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[62]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[63]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[48]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[49]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[50]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[51]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[52]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[53]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[54]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[55]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[40]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[41]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[42]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[43]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[44]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[45]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[46]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[47]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[32]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[33]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[34]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[35]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[36]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[37]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[38]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[39]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[24]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[25]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[26]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[27]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[28]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[29]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[30]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[31]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[16]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[17]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[18]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[19]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[20]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[21]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[22]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[23]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[8]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[9]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[10]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[11]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[12]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[13]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[14]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[15]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[1]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[2]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[3]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[4]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[5]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[6]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN[7]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire [7:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst2|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst3|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst4|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst5|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst6|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst7|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst8|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst9|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst10|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst11|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst12|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst13|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst14|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst15|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [127:0] \IN~combout ;

wire [7:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst2|altsyncram_component|auto_generated|q_a [0] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst2|altsyncram_component|auto_generated|q_a [1] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst2|altsyncram_component|auto_generated|q_a [2] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst2|altsyncram_component|auto_generated|q_a [3] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst2|altsyncram_component|auto_generated|q_a [4] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst2|altsyncram_component|auto_generated|q_a [5] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst2|altsyncram_component|auto_generated|q_a [6] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst2|altsyncram_component|auto_generated|q_a [7] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst3|altsyncram_component|auto_generated|q_a [0] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst3|altsyncram_component|auto_generated|q_a [1] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst3|altsyncram_component|auto_generated|q_a [2] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst3|altsyncram_component|auto_generated|q_a [3] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst3|altsyncram_component|auto_generated|q_a [4] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst3|altsyncram_component|auto_generated|q_a [5] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst3|altsyncram_component|auto_generated|q_a [6] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst3|altsyncram_component|auto_generated|q_a [7] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst4|altsyncram_component|auto_generated|q_a [0] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|q_a [1] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|q_a [2] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|q_a [3] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst4|altsyncram_component|auto_generated|q_a [4] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst4|altsyncram_component|auto_generated|q_a [5] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst4|altsyncram_component|auto_generated|q_a [6] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst4|altsyncram_component|auto_generated|q_a [7] = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst5|altsyncram_component|auto_generated|q_a [0] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|q_a [1] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|q_a [2] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|q_a [3] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst5|altsyncram_component|auto_generated|q_a [4] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst5|altsyncram_component|auto_generated|q_a [5] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst5|altsyncram_component|auto_generated|q_a [6] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst5|altsyncram_component|auto_generated|q_a [7] = \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst6|altsyncram_component|auto_generated|q_a [0] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|q_a [1] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst6|altsyncram_component|auto_generated|q_a [2] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst6|altsyncram_component|auto_generated|q_a [3] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst6|altsyncram_component|auto_generated|q_a [4] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst6|altsyncram_component|auto_generated|q_a [5] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst6|altsyncram_component|auto_generated|q_a [6] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst6|altsyncram_component|auto_generated|q_a [7] = \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst7|altsyncram_component|auto_generated|q_a [0] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst7|altsyncram_component|auto_generated|q_a [1] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst7|altsyncram_component|auto_generated|q_a [2] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst7|altsyncram_component|auto_generated|q_a [3] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst7|altsyncram_component|auto_generated|q_a [4] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst7|altsyncram_component|auto_generated|q_a [5] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst7|altsyncram_component|auto_generated|q_a [6] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst7|altsyncram_component|auto_generated|q_a [7] = \inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst8|altsyncram_component|auto_generated|q_a [0] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst8|altsyncram_component|auto_generated|q_a [1] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst8|altsyncram_component|auto_generated|q_a [2] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst8|altsyncram_component|auto_generated|q_a [3] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst8|altsyncram_component|auto_generated|q_a [4] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst8|altsyncram_component|auto_generated|q_a [5] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst8|altsyncram_component|auto_generated|q_a [6] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst8|altsyncram_component|auto_generated|q_a [7] = \inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst9|altsyncram_component|auto_generated|q_a [0] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst9|altsyncram_component|auto_generated|q_a [1] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst9|altsyncram_component|auto_generated|q_a [2] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst9|altsyncram_component|auto_generated|q_a [3] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst9|altsyncram_component|auto_generated|q_a [4] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst9|altsyncram_component|auto_generated|q_a [5] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst9|altsyncram_component|auto_generated|q_a [6] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst9|altsyncram_component|auto_generated|q_a [7] = \inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst10|altsyncram_component|auto_generated|q_a [0] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst10|altsyncram_component|auto_generated|q_a [1] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst10|altsyncram_component|auto_generated|q_a [2] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst10|altsyncram_component|auto_generated|q_a [3] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst10|altsyncram_component|auto_generated|q_a [4] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst10|altsyncram_component|auto_generated|q_a [5] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst10|altsyncram_component|auto_generated|q_a [6] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst10|altsyncram_component|auto_generated|q_a [7] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst11|altsyncram_component|auto_generated|q_a [0] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|q_a [1] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst11|altsyncram_component|auto_generated|q_a [2] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst11|altsyncram_component|auto_generated|q_a [3] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst11|altsyncram_component|auto_generated|q_a [4] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst11|altsyncram_component|auto_generated|q_a [5] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst11|altsyncram_component|auto_generated|q_a [6] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst11|altsyncram_component|auto_generated|q_a [7] = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst12|altsyncram_component|auto_generated|q_a [0] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst12|altsyncram_component|auto_generated|q_a [1] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst12|altsyncram_component|auto_generated|q_a [2] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst12|altsyncram_component|auto_generated|q_a [3] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst12|altsyncram_component|auto_generated|q_a [4] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst12|altsyncram_component|auto_generated|q_a [5] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst12|altsyncram_component|auto_generated|q_a [6] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst12|altsyncram_component|auto_generated|q_a [7] = \inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst13|altsyncram_component|auto_generated|q_a [0] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst13|altsyncram_component|auto_generated|q_a [1] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst13|altsyncram_component|auto_generated|q_a [2] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst13|altsyncram_component|auto_generated|q_a [3] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst13|altsyncram_component|auto_generated|q_a [4] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst13|altsyncram_component|auto_generated|q_a [5] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst13|altsyncram_component|auto_generated|q_a [6] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst13|altsyncram_component|auto_generated|q_a [7] = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst14|altsyncram_component|auto_generated|q_a [0] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst14|altsyncram_component|auto_generated|q_a [1] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst14|altsyncram_component|auto_generated|q_a [2] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst14|altsyncram_component|auto_generated|q_a [3] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst14|altsyncram_component|auto_generated|q_a [4] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst14|altsyncram_component|auto_generated|q_a [5] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst14|altsyncram_component|auto_generated|q_a [6] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst14|altsyncram_component|auto_generated|q_a [7] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \inst15|altsyncram_component|auto_generated|q_a [0] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst15|altsyncram_component|auto_generated|q_a [1] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst15|altsyncram_component|auto_generated|q_a [2] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst15|altsyncram_component|auto_generated|q_a [3] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst15|altsyncram_component|auto_generated|q_a [4] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst15|altsyncram_component|auto_generated|q_a [5] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst15|altsyncram_component|auto_generated|q_a [6] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst15|altsyncram_component|auto_generated|q_a [7] = \inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[120]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [120]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[120]));
// synopsys translate_off
defparam \IN[120]~I .input_async_reset = "none";
defparam \IN[120]~I .input_power_up = "low";
defparam \IN[120]~I .input_register_mode = "none";
defparam \IN[120]~I .input_sync_reset = "none";
defparam \IN[120]~I .oe_async_reset = "none";
defparam \IN[120]~I .oe_power_up = "low";
defparam \IN[120]~I .oe_register_mode = "none";
defparam \IN[120]~I .oe_sync_reset = "none";
defparam \IN[120]~I .operation_mode = "input";
defparam \IN[120]~I .output_async_reset = "none";
defparam \IN[120]~I .output_power_up = "low";
defparam \IN[120]~I .output_register_mode = "none";
defparam \IN[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[121]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [121]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[121]));
// synopsys translate_off
defparam \IN[121]~I .input_async_reset = "none";
defparam \IN[121]~I .input_power_up = "low";
defparam \IN[121]~I .input_register_mode = "none";
defparam \IN[121]~I .input_sync_reset = "none";
defparam \IN[121]~I .oe_async_reset = "none";
defparam \IN[121]~I .oe_power_up = "low";
defparam \IN[121]~I .oe_register_mode = "none";
defparam \IN[121]~I .oe_sync_reset = "none";
defparam \IN[121]~I .operation_mode = "input";
defparam \IN[121]~I .output_async_reset = "none";
defparam \IN[121]~I .output_power_up = "low";
defparam \IN[121]~I .output_register_mode = "none";
defparam \IN[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[122]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [122]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[122]));
// synopsys translate_off
defparam \IN[122]~I .input_async_reset = "none";
defparam \IN[122]~I .input_power_up = "low";
defparam \IN[122]~I .input_register_mode = "none";
defparam \IN[122]~I .input_sync_reset = "none";
defparam \IN[122]~I .oe_async_reset = "none";
defparam \IN[122]~I .oe_power_up = "low";
defparam \IN[122]~I .oe_register_mode = "none";
defparam \IN[122]~I .oe_sync_reset = "none";
defparam \IN[122]~I .operation_mode = "input";
defparam \IN[122]~I .output_async_reset = "none";
defparam \IN[122]~I .output_power_up = "low";
defparam \IN[122]~I .output_register_mode = "none";
defparam \IN[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[123]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [123]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[123]));
// synopsys translate_off
defparam \IN[123]~I .input_async_reset = "none";
defparam \IN[123]~I .input_power_up = "low";
defparam \IN[123]~I .input_register_mode = "none";
defparam \IN[123]~I .input_sync_reset = "none";
defparam \IN[123]~I .oe_async_reset = "none";
defparam \IN[123]~I .oe_power_up = "low";
defparam \IN[123]~I .oe_register_mode = "none";
defparam \IN[123]~I .oe_sync_reset = "none";
defparam \IN[123]~I .operation_mode = "input";
defparam \IN[123]~I .output_async_reset = "none";
defparam \IN[123]~I .output_power_up = "low";
defparam \IN[123]~I .output_register_mode = "none";
defparam \IN[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[124]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [124]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[124]));
// synopsys translate_off
defparam \IN[124]~I .input_async_reset = "none";
defparam \IN[124]~I .input_power_up = "low";
defparam \IN[124]~I .input_register_mode = "none";
defparam \IN[124]~I .input_sync_reset = "none";
defparam \IN[124]~I .oe_async_reset = "none";
defparam \IN[124]~I .oe_power_up = "low";
defparam \IN[124]~I .oe_register_mode = "none";
defparam \IN[124]~I .oe_sync_reset = "none";
defparam \IN[124]~I .operation_mode = "input";
defparam \IN[124]~I .output_async_reset = "none";
defparam \IN[124]~I .output_power_up = "low";
defparam \IN[124]~I .output_register_mode = "none";
defparam \IN[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[125]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [125]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[125]));
// synopsys translate_off
defparam \IN[125]~I .input_async_reset = "none";
defparam \IN[125]~I .input_power_up = "low";
defparam \IN[125]~I .input_register_mode = "none";
defparam \IN[125]~I .input_sync_reset = "none";
defparam \IN[125]~I .oe_async_reset = "none";
defparam \IN[125]~I .oe_power_up = "low";
defparam \IN[125]~I .oe_register_mode = "none";
defparam \IN[125]~I .oe_sync_reset = "none";
defparam \IN[125]~I .operation_mode = "input";
defparam \IN[125]~I .output_async_reset = "none";
defparam \IN[125]~I .output_power_up = "low";
defparam \IN[125]~I .output_register_mode = "none";
defparam \IN[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[126]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [126]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[126]));
// synopsys translate_off
defparam \IN[126]~I .input_async_reset = "none";
defparam \IN[126]~I .input_power_up = "low";
defparam \IN[126]~I .input_register_mode = "none";
defparam \IN[126]~I .input_sync_reset = "none";
defparam \IN[126]~I .oe_async_reset = "none";
defparam \IN[126]~I .oe_power_up = "low";
defparam \IN[126]~I .oe_register_mode = "none";
defparam \IN[126]~I .oe_sync_reset = "none";
defparam \IN[126]~I .operation_mode = "input";
defparam \IN[126]~I .output_async_reset = "none";
defparam \IN[126]~I .output_power_up = "low";
defparam \IN[126]~I .output_register_mode = "none";
defparam \IN[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[127]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [127]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[127]));
// synopsys translate_off
defparam \IN[127]~I .input_async_reset = "none";
defparam \IN[127]~I .input_power_up = "low";
defparam \IN[127]~I .input_register_mode = "none";
defparam \IN[127]~I .input_sync_reset = "none";
defparam \IN[127]~I .oe_async_reset = "none";
defparam \IN[127]~I .oe_power_up = "low";
defparam \IN[127]~I .oe_register_mode = "none";
defparam \IN[127]~I .oe_sync_reset = "none";
defparam \IN[127]~I .operation_mode = "input";
defparam \IN[127]~I .output_async_reset = "none";
defparam \IN[127]~I .output_power_up = "low";
defparam \IN[127]~I .output_register_mode = "none";
defparam \IN[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y35
cycloneii_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [127],\IN~combout [126],\IN~combout [125],\IN~combout [124],\IN~combout [123],\IN~combout [122],\IN~combout [121],\IN~combout [120]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[112]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [112]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[112]));
// synopsys translate_off
defparam \IN[112]~I .input_async_reset = "none";
defparam \IN[112]~I .input_power_up = "low";
defparam \IN[112]~I .input_register_mode = "none";
defparam \IN[112]~I .input_sync_reset = "none";
defparam \IN[112]~I .oe_async_reset = "none";
defparam \IN[112]~I .oe_power_up = "low";
defparam \IN[112]~I .oe_register_mode = "none";
defparam \IN[112]~I .oe_sync_reset = "none";
defparam \IN[112]~I .operation_mode = "input";
defparam \IN[112]~I .output_async_reset = "none";
defparam \IN[112]~I .output_power_up = "low";
defparam \IN[112]~I .output_register_mode = "none";
defparam \IN[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[113]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [113]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[113]));
// synopsys translate_off
defparam \IN[113]~I .input_async_reset = "none";
defparam \IN[113]~I .input_power_up = "low";
defparam \IN[113]~I .input_register_mode = "none";
defparam \IN[113]~I .input_sync_reset = "none";
defparam \IN[113]~I .oe_async_reset = "none";
defparam \IN[113]~I .oe_power_up = "low";
defparam \IN[113]~I .oe_register_mode = "none";
defparam \IN[113]~I .oe_sync_reset = "none";
defparam \IN[113]~I .operation_mode = "input";
defparam \IN[113]~I .output_async_reset = "none";
defparam \IN[113]~I .output_power_up = "low";
defparam \IN[113]~I .output_register_mode = "none";
defparam \IN[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[114]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [114]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[114]));
// synopsys translate_off
defparam \IN[114]~I .input_async_reset = "none";
defparam \IN[114]~I .input_power_up = "low";
defparam \IN[114]~I .input_register_mode = "none";
defparam \IN[114]~I .input_sync_reset = "none";
defparam \IN[114]~I .oe_async_reset = "none";
defparam \IN[114]~I .oe_power_up = "low";
defparam \IN[114]~I .oe_register_mode = "none";
defparam \IN[114]~I .oe_sync_reset = "none";
defparam \IN[114]~I .operation_mode = "input";
defparam \IN[114]~I .output_async_reset = "none";
defparam \IN[114]~I .output_power_up = "low";
defparam \IN[114]~I .output_register_mode = "none";
defparam \IN[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[115]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [115]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[115]));
// synopsys translate_off
defparam \IN[115]~I .input_async_reset = "none";
defparam \IN[115]~I .input_power_up = "low";
defparam \IN[115]~I .input_register_mode = "none";
defparam \IN[115]~I .input_sync_reset = "none";
defparam \IN[115]~I .oe_async_reset = "none";
defparam \IN[115]~I .oe_power_up = "low";
defparam \IN[115]~I .oe_register_mode = "none";
defparam \IN[115]~I .oe_sync_reset = "none";
defparam \IN[115]~I .operation_mode = "input";
defparam \IN[115]~I .output_async_reset = "none";
defparam \IN[115]~I .output_power_up = "low";
defparam \IN[115]~I .output_register_mode = "none";
defparam \IN[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[116]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [116]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[116]));
// synopsys translate_off
defparam \IN[116]~I .input_async_reset = "none";
defparam \IN[116]~I .input_power_up = "low";
defparam \IN[116]~I .input_register_mode = "none";
defparam \IN[116]~I .input_sync_reset = "none";
defparam \IN[116]~I .oe_async_reset = "none";
defparam \IN[116]~I .oe_power_up = "low";
defparam \IN[116]~I .oe_register_mode = "none";
defparam \IN[116]~I .oe_sync_reset = "none";
defparam \IN[116]~I .operation_mode = "input";
defparam \IN[116]~I .output_async_reset = "none";
defparam \IN[116]~I .output_power_up = "low";
defparam \IN[116]~I .output_register_mode = "none";
defparam \IN[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[117]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [117]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[117]));
// synopsys translate_off
defparam \IN[117]~I .input_async_reset = "none";
defparam \IN[117]~I .input_power_up = "low";
defparam \IN[117]~I .input_register_mode = "none";
defparam \IN[117]~I .input_sync_reset = "none";
defparam \IN[117]~I .oe_async_reset = "none";
defparam \IN[117]~I .oe_power_up = "low";
defparam \IN[117]~I .oe_register_mode = "none";
defparam \IN[117]~I .oe_sync_reset = "none";
defparam \IN[117]~I .operation_mode = "input";
defparam \IN[117]~I .output_async_reset = "none";
defparam \IN[117]~I .output_power_up = "low";
defparam \IN[117]~I .output_register_mode = "none";
defparam \IN[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[118]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [118]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[118]));
// synopsys translate_off
defparam \IN[118]~I .input_async_reset = "none";
defparam \IN[118]~I .input_power_up = "low";
defparam \IN[118]~I .input_register_mode = "none";
defparam \IN[118]~I .input_sync_reset = "none";
defparam \IN[118]~I .oe_async_reset = "none";
defparam \IN[118]~I .oe_power_up = "low";
defparam \IN[118]~I .oe_register_mode = "none";
defparam \IN[118]~I .oe_sync_reset = "none";
defparam \IN[118]~I .operation_mode = "input";
defparam \IN[118]~I .output_async_reset = "none";
defparam \IN[118]~I .output_power_up = "low";
defparam \IN[118]~I .output_register_mode = "none";
defparam \IN[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[119]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [119]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[119]));
// synopsys translate_off
defparam \IN[119]~I .input_async_reset = "none";
defparam \IN[119]~I .input_power_up = "low";
defparam \IN[119]~I .input_register_mode = "none";
defparam \IN[119]~I .input_sync_reset = "none";
defparam \IN[119]~I .oe_async_reset = "none";
defparam \IN[119]~I .oe_power_up = "low";
defparam \IN[119]~I .oe_register_mode = "none";
defparam \IN[119]~I .oe_sync_reset = "none";
defparam \IN[119]~I .operation_mode = "input";
defparam \IN[119]~I .output_async_reset = "none";
defparam \IN[119]~I .output_power_up = "low";
defparam \IN[119]~I .output_register_mode = "none";
defparam \IN[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [119],\IN~combout [118],\IN~combout [117],\IN~combout [116],\IN~combout [115],\IN~combout [114],\IN~combout [113],\IN~combout [112]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst1|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[104]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [104]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[104]));
// synopsys translate_off
defparam \IN[104]~I .input_async_reset = "none";
defparam \IN[104]~I .input_power_up = "low";
defparam \IN[104]~I .input_register_mode = "none";
defparam \IN[104]~I .input_sync_reset = "none";
defparam \IN[104]~I .oe_async_reset = "none";
defparam \IN[104]~I .oe_power_up = "low";
defparam \IN[104]~I .oe_register_mode = "none";
defparam \IN[104]~I .oe_sync_reset = "none";
defparam \IN[104]~I .operation_mode = "input";
defparam \IN[104]~I .output_async_reset = "none";
defparam \IN[104]~I .output_power_up = "low";
defparam \IN[104]~I .output_register_mode = "none";
defparam \IN[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[105]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [105]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[105]));
// synopsys translate_off
defparam \IN[105]~I .input_async_reset = "none";
defparam \IN[105]~I .input_power_up = "low";
defparam \IN[105]~I .input_register_mode = "none";
defparam \IN[105]~I .input_sync_reset = "none";
defparam \IN[105]~I .oe_async_reset = "none";
defparam \IN[105]~I .oe_power_up = "low";
defparam \IN[105]~I .oe_register_mode = "none";
defparam \IN[105]~I .oe_sync_reset = "none";
defparam \IN[105]~I .operation_mode = "input";
defparam \IN[105]~I .output_async_reset = "none";
defparam \IN[105]~I .output_power_up = "low";
defparam \IN[105]~I .output_register_mode = "none";
defparam \IN[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[106]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [106]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[106]));
// synopsys translate_off
defparam \IN[106]~I .input_async_reset = "none";
defparam \IN[106]~I .input_power_up = "low";
defparam \IN[106]~I .input_register_mode = "none";
defparam \IN[106]~I .input_sync_reset = "none";
defparam \IN[106]~I .oe_async_reset = "none";
defparam \IN[106]~I .oe_power_up = "low";
defparam \IN[106]~I .oe_register_mode = "none";
defparam \IN[106]~I .oe_sync_reset = "none";
defparam \IN[106]~I .operation_mode = "input";
defparam \IN[106]~I .output_async_reset = "none";
defparam \IN[106]~I .output_power_up = "low";
defparam \IN[106]~I .output_register_mode = "none";
defparam \IN[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[107]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [107]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[107]));
// synopsys translate_off
defparam \IN[107]~I .input_async_reset = "none";
defparam \IN[107]~I .input_power_up = "low";
defparam \IN[107]~I .input_register_mode = "none";
defparam \IN[107]~I .input_sync_reset = "none";
defparam \IN[107]~I .oe_async_reset = "none";
defparam \IN[107]~I .oe_power_up = "low";
defparam \IN[107]~I .oe_register_mode = "none";
defparam \IN[107]~I .oe_sync_reset = "none";
defparam \IN[107]~I .operation_mode = "input";
defparam \IN[107]~I .output_async_reset = "none";
defparam \IN[107]~I .output_power_up = "low";
defparam \IN[107]~I .output_register_mode = "none";
defparam \IN[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[108]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [108]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[108]));
// synopsys translate_off
defparam \IN[108]~I .input_async_reset = "none";
defparam \IN[108]~I .input_power_up = "low";
defparam \IN[108]~I .input_register_mode = "none";
defparam \IN[108]~I .input_sync_reset = "none";
defparam \IN[108]~I .oe_async_reset = "none";
defparam \IN[108]~I .oe_power_up = "low";
defparam \IN[108]~I .oe_register_mode = "none";
defparam \IN[108]~I .oe_sync_reset = "none";
defparam \IN[108]~I .operation_mode = "input";
defparam \IN[108]~I .output_async_reset = "none";
defparam \IN[108]~I .output_power_up = "low";
defparam \IN[108]~I .output_register_mode = "none";
defparam \IN[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[109]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [109]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[109]));
// synopsys translate_off
defparam \IN[109]~I .input_async_reset = "none";
defparam \IN[109]~I .input_power_up = "low";
defparam \IN[109]~I .input_register_mode = "none";
defparam \IN[109]~I .input_sync_reset = "none";
defparam \IN[109]~I .oe_async_reset = "none";
defparam \IN[109]~I .oe_power_up = "low";
defparam \IN[109]~I .oe_register_mode = "none";
defparam \IN[109]~I .oe_sync_reset = "none";
defparam \IN[109]~I .operation_mode = "input";
defparam \IN[109]~I .output_async_reset = "none";
defparam \IN[109]~I .output_power_up = "low";
defparam \IN[109]~I .output_register_mode = "none";
defparam \IN[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[110]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [110]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[110]));
// synopsys translate_off
defparam \IN[110]~I .input_async_reset = "none";
defparam \IN[110]~I .input_power_up = "low";
defparam \IN[110]~I .input_register_mode = "none";
defparam \IN[110]~I .input_sync_reset = "none";
defparam \IN[110]~I .oe_async_reset = "none";
defparam \IN[110]~I .oe_power_up = "low";
defparam \IN[110]~I .oe_register_mode = "none";
defparam \IN[110]~I .oe_sync_reset = "none";
defparam \IN[110]~I .operation_mode = "input";
defparam \IN[110]~I .output_async_reset = "none";
defparam \IN[110]~I .output_power_up = "low";
defparam \IN[110]~I .output_register_mode = "none";
defparam \IN[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[111]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [111]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[111]));
// synopsys translate_off
defparam \IN[111]~I .input_async_reset = "none";
defparam \IN[111]~I .input_power_up = "low";
defparam \IN[111]~I .input_register_mode = "none";
defparam \IN[111]~I .input_sync_reset = "none";
defparam \IN[111]~I .oe_async_reset = "none";
defparam \IN[111]~I .oe_power_up = "low";
defparam \IN[111]~I .oe_register_mode = "none";
defparam \IN[111]~I .oe_sync_reset = "none";
defparam \IN[111]~I .operation_mode = "input";
defparam \IN[111]~I .output_async_reset = "none";
defparam \IN[111]~I .output_power_up = "low";
defparam \IN[111]~I .output_register_mode = "none";
defparam \IN[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [111],\IN~combout [110],\IN~combout [109],\IN~combout [108],\IN~combout [107],\IN~combout [106],\IN~combout [105],\IN~combout [104]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst2|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[96]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [96]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[96]));
// synopsys translate_off
defparam \IN[96]~I .input_async_reset = "none";
defparam \IN[96]~I .input_power_up = "low";
defparam \IN[96]~I .input_register_mode = "none";
defparam \IN[96]~I .input_sync_reset = "none";
defparam \IN[96]~I .oe_async_reset = "none";
defparam \IN[96]~I .oe_power_up = "low";
defparam \IN[96]~I .oe_register_mode = "none";
defparam \IN[96]~I .oe_sync_reset = "none";
defparam \IN[96]~I .operation_mode = "input";
defparam \IN[96]~I .output_async_reset = "none";
defparam \IN[96]~I .output_power_up = "low";
defparam \IN[96]~I .output_register_mode = "none";
defparam \IN[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[97]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [97]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[97]));
// synopsys translate_off
defparam \IN[97]~I .input_async_reset = "none";
defparam \IN[97]~I .input_power_up = "low";
defparam \IN[97]~I .input_register_mode = "none";
defparam \IN[97]~I .input_sync_reset = "none";
defparam \IN[97]~I .oe_async_reset = "none";
defparam \IN[97]~I .oe_power_up = "low";
defparam \IN[97]~I .oe_register_mode = "none";
defparam \IN[97]~I .oe_sync_reset = "none";
defparam \IN[97]~I .operation_mode = "input";
defparam \IN[97]~I .output_async_reset = "none";
defparam \IN[97]~I .output_power_up = "low";
defparam \IN[97]~I .output_register_mode = "none";
defparam \IN[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[98]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [98]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[98]));
// synopsys translate_off
defparam \IN[98]~I .input_async_reset = "none";
defparam \IN[98]~I .input_power_up = "low";
defparam \IN[98]~I .input_register_mode = "none";
defparam \IN[98]~I .input_sync_reset = "none";
defparam \IN[98]~I .oe_async_reset = "none";
defparam \IN[98]~I .oe_power_up = "low";
defparam \IN[98]~I .oe_register_mode = "none";
defparam \IN[98]~I .oe_sync_reset = "none";
defparam \IN[98]~I .operation_mode = "input";
defparam \IN[98]~I .output_async_reset = "none";
defparam \IN[98]~I .output_power_up = "low";
defparam \IN[98]~I .output_register_mode = "none";
defparam \IN[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[99]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [99]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[99]));
// synopsys translate_off
defparam \IN[99]~I .input_async_reset = "none";
defparam \IN[99]~I .input_power_up = "low";
defparam \IN[99]~I .input_register_mode = "none";
defparam \IN[99]~I .input_sync_reset = "none";
defparam \IN[99]~I .oe_async_reset = "none";
defparam \IN[99]~I .oe_power_up = "low";
defparam \IN[99]~I .oe_register_mode = "none";
defparam \IN[99]~I .oe_sync_reset = "none";
defparam \IN[99]~I .operation_mode = "input";
defparam \IN[99]~I .output_async_reset = "none";
defparam \IN[99]~I .output_power_up = "low";
defparam \IN[99]~I .output_register_mode = "none";
defparam \IN[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[100]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [100]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[100]));
// synopsys translate_off
defparam \IN[100]~I .input_async_reset = "none";
defparam \IN[100]~I .input_power_up = "low";
defparam \IN[100]~I .input_register_mode = "none";
defparam \IN[100]~I .input_sync_reset = "none";
defparam \IN[100]~I .oe_async_reset = "none";
defparam \IN[100]~I .oe_power_up = "low";
defparam \IN[100]~I .oe_register_mode = "none";
defparam \IN[100]~I .oe_sync_reset = "none";
defparam \IN[100]~I .operation_mode = "input";
defparam \IN[100]~I .output_async_reset = "none";
defparam \IN[100]~I .output_power_up = "low";
defparam \IN[100]~I .output_register_mode = "none";
defparam \IN[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[101]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [101]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[101]));
// synopsys translate_off
defparam \IN[101]~I .input_async_reset = "none";
defparam \IN[101]~I .input_power_up = "low";
defparam \IN[101]~I .input_register_mode = "none";
defparam \IN[101]~I .input_sync_reset = "none";
defparam \IN[101]~I .oe_async_reset = "none";
defparam \IN[101]~I .oe_power_up = "low";
defparam \IN[101]~I .oe_register_mode = "none";
defparam \IN[101]~I .oe_sync_reset = "none";
defparam \IN[101]~I .operation_mode = "input";
defparam \IN[101]~I .output_async_reset = "none";
defparam \IN[101]~I .output_power_up = "low";
defparam \IN[101]~I .output_register_mode = "none";
defparam \IN[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[102]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [102]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[102]));
// synopsys translate_off
defparam \IN[102]~I .input_async_reset = "none";
defparam \IN[102]~I .input_power_up = "low";
defparam \IN[102]~I .input_register_mode = "none";
defparam \IN[102]~I .input_sync_reset = "none";
defparam \IN[102]~I .oe_async_reset = "none";
defparam \IN[102]~I .oe_power_up = "low";
defparam \IN[102]~I .oe_register_mode = "none";
defparam \IN[102]~I .oe_sync_reset = "none";
defparam \IN[102]~I .operation_mode = "input";
defparam \IN[102]~I .output_async_reset = "none";
defparam \IN[102]~I .output_power_up = "low";
defparam \IN[102]~I .output_register_mode = "none";
defparam \IN[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[103]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [103]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[103]));
// synopsys translate_off
defparam \IN[103]~I .input_async_reset = "none";
defparam \IN[103]~I .input_power_up = "low";
defparam \IN[103]~I .input_register_mode = "none";
defparam \IN[103]~I .input_sync_reset = "none";
defparam \IN[103]~I .oe_async_reset = "none";
defparam \IN[103]~I .oe_power_up = "low";
defparam \IN[103]~I .oe_register_mode = "none";
defparam \IN[103]~I .oe_sync_reset = "none";
defparam \IN[103]~I .operation_mode = "input";
defparam \IN[103]~I .output_async_reset = "none";
defparam \IN[103]~I .output_power_up = "low";
defparam \IN[103]~I .output_register_mode = "none";
defparam \IN[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y33
cycloneii_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [103],\IN~combout [102],\IN~combout [101],\IN~combout [100],\IN~combout [99],\IN~combout [98],\IN~combout [97],\IN~combout [96]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst3|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[88]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [88]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[88]));
// synopsys translate_off
defparam \IN[88]~I .input_async_reset = "none";
defparam \IN[88]~I .input_power_up = "low";
defparam \IN[88]~I .input_register_mode = "none";
defparam \IN[88]~I .input_sync_reset = "none";
defparam \IN[88]~I .oe_async_reset = "none";
defparam \IN[88]~I .oe_power_up = "low";
defparam \IN[88]~I .oe_register_mode = "none";
defparam \IN[88]~I .oe_sync_reset = "none";
defparam \IN[88]~I .operation_mode = "input";
defparam \IN[88]~I .output_async_reset = "none";
defparam \IN[88]~I .output_power_up = "low";
defparam \IN[88]~I .output_register_mode = "none";
defparam \IN[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[89]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [89]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[89]));
// synopsys translate_off
defparam \IN[89]~I .input_async_reset = "none";
defparam \IN[89]~I .input_power_up = "low";
defparam \IN[89]~I .input_register_mode = "none";
defparam \IN[89]~I .input_sync_reset = "none";
defparam \IN[89]~I .oe_async_reset = "none";
defparam \IN[89]~I .oe_power_up = "low";
defparam \IN[89]~I .oe_register_mode = "none";
defparam \IN[89]~I .oe_sync_reset = "none";
defparam \IN[89]~I .operation_mode = "input";
defparam \IN[89]~I .output_async_reset = "none";
defparam \IN[89]~I .output_power_up = "low";
defparam \IN[89]~I .output_register_mode = "none";
defparam \IN[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[90]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [90]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[90]));
// synopsys translate_off
defparam \IN[90]~I .input_async_reset = "none";
defparam \IN[90]~I .input_power_up = "low";
defparam \IN[90]~I .input_register_mode = "none";
defparam \IN[90]~I .input_sync_reset = "none";
defparam \IN[90]~I .oe_async_reset = "none";
defparam \IN[90]~I .oe_power_up = "low";
defparam \IN[90]~I .oe_register_mode = "none";
defparam \IN[90]~I .oe_sync_reset = "none";
defparam \IN[90]~I .operation_mode = "input";
defparam \IN[90]~I .output_async_reset = "none";
defparam \IN[90]~I .output_power_up = "low";
defparam \IN[90]~I .output_register_mode = "none";
defparam \IN[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[91]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [91]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[91]));
// synopsys translate_off
defparam \IN[91]~I .input_async_reset = "none";
defparam \IN[91]~I .input_power_up = "low";
defparam \IN[91]~I .input_register_mode = "none";
defparam \IN[91]~I .input_sync_reset = "none";
defparam \IN[91]~I .oe_async_reset = "none";
defparam \IN[91]~I .oe_power_up = "low";
defparam \IN[91]~I .oe_register_mode = "none";
defparam \IN[91]~I .oe_sync_reset = "none";
defparam \IN[91]~I .operation_mode = "input";
defparam \IN[91]~I .output_async_reset = "none";
defparam \IN[91]~I .output_power_up = "low";
defparam \IN[91]~I .output_register_mode = "none";
defparam \IN[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[92]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [92]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[92]));
// synopsys translate_off
defparam \IN[92]~I .input_async_reset = "none";
defparam \IN[92]~I .input_power_up = "low";
defparam \IN[92]~I .input_register_mode = "none";
defparam \IN[92]~I .input_sync_reset = "none";
defparam \IN[92]~I .oe_async_reset = "none";
defparam \IN[92]~I .oe_power_up = "low";
defparam \IN[92]~I .oe_register_mode = "none";
defparam \IN[92]~I .oe_sync_reset = "none";
defparam \IN[92]~I .operation_mode = "input";
defparam \IN[92]~I .output_async_reset = "none";
defparam \IN[92]~I .output_power_up = "low";
defparam \IN[92]~I .output_register_mode = "none";
defparam \IN[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[93]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [93]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[93]));
// synopsys translate_off
defparam \IN[93]~I .input_async_reset = "none";
defparam \IN[93]~I .input_power_up = "low";
defparam \IN[93]~I .input_register_mode = "none";
defparam \IN[93]~I .input_sync_reset = "none";
defparam \IN[93]~I .oe_async_reset = "none";
defparam \IN[93]~I .oe_power_up = "low";
defparam \IN[93]~I .oe_register_mode = "none";
defparam \IN[93]~I .oe_sync_reset = "none";
defparam \IN[93]~I .operation_mode = "input";
defparam \IN[93]~I .output_async_reset = "none";
defparam \IN[93]~I .output_power_up = "low";
defparam \IN[93]~I .output_register_mode = "none";
defparam \IN[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[94]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [94]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[94]));
// synopsys translate_off
defparam \IN[94]~I .input_async_reset = "none";
defparam \IN[94]~I .input_power_up = "low";
defparam \IN[94]~I .input_register_mode = "none";
defparam \IN[94]~I .input_sync_reset = "none";
defparam \IN[94]~I .oe_async_reset = "none";
defparam \IN[94]~I .oe_power_up = "low";
defparam \IN[94]~I .oe_register_mode = "none";
defparam \IN[94]~I .oe_sync_reset = "none";
defparam \IN[94]~I .operation_mode = "input";
defparam \IN[94]~I .output_async_reset = "none";
defparam \IN[94]~I .output_power_up = "low";
defparam \IN[94]~I .output_register_mode = "none";
defparam \IN[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[95]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [95]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[95]));
// synopsys translate_off
defparam \IN[95]~I .input_async_reset = "none";
defparam \IN[95]~I .input_power_up = "low";
defparam \IN[95]~I .input_register_mode = "none";
defparam \IN[95]~I .input_sync_reset = "none";
defparam \IN[95]~I .oe_async_reset = "none";
defparam \IN[95]~I .oe_power_up = "low";
defparam \IN[95]~I .oe_register_mode = "none";
defparam \IN[95]~I .oe_sync_reset = "none";
defparam \IN[95]~I .operation_mode = "input";
defparam \IN[95]~I .output_async_reset = "none";
defparam \IN[95]~I .output_power_up = "low";
defparam \IN[95]~I .output_register_mode = "none";
defparam \IN[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y30
cycloneii_ram_block \inst4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [95],\IN~combout [94],\IN~combout [93],\IN~combout [92],\IN~combout [91],\IN~combout [90],\IN~combout [89],\IN~combout [88]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst4|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[80]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [80]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[80]));
// synopsys translate_off
defparam \IN[80]~I .input_async_reset = "none";
defparam \IN[80]~I .input_power_up = "low";
defparam \IN[80]~I .input_register_mode = "none";
defparam \IN[80]~I .input_sync_reset = "none";
defparam \IN[80]~I .oe_async_reset = "none";
defparam \IN[80]~I .oe_power_up = "low";
defparam \IN[80]~I .oe_register_mode = "none";
defparam \IN[80]~I .oe_sync_reset = "none";
defparam \IN[80]~I .operation_mode = "input";
defparam \IN[80]~I .output_async_reset = "none";
defparam \IN[80]~I .output_power_up = "low";
defparam \IN[80]~I .output_register_mode = "none";
defparam \IN[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[81]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [81]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[81]));
// synopsys translate_off
defparam \IN[81]~I .input_async_reset = "none";
defparam \IN[81]~I .input_power_up = "low";
defparam \IN[81]~I .input_register_mode = "none";
defparam \IN[81]~I .input_sync_reset = "none";
defparam \IN[81]~I .oe_async_reset = "none";
defparam \IN[81]~I .oe_power_up = "low";
defparam \IN[81]~I .oe_register_mode = "none";
defparam \IN[81]~I .oe_sync_reset = "none";
defparam \IN[81]~I .operation_mode = "input";
defparam \IN[81]~I .output_async_reset = "none";
defparam \IN[81]~I .output_power_up = "low";
defparam \IN[81]~I .output_register_mode = "none";
defparam \IN[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[82]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [82]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[82]));
// synopsys translate_off
defparam \IN[82]~I .input_async_reset = "none";
defparam \IN[82]~I .input_power_up = "low";
defparam \IN[82]~I .input_register_mode = "none";
defparam \IN[82]~I .input_sync_reset = "none";
defparam \IN[82]~I .oe_async_reset = "none";
defparam \IN[82]~I .oe_power_up = "low";
defparam \IN[82]~I .oe_register_mode = "none";
defparam \IN[82]~I .oe_sync_reset = "none";
defparam \IN[82]~I .operation_mode = "input";
defparam \IN[82]~I .output_async_reset = "none";
defparam \IN[82]~I .output_power_up = "low";
defparam \IN[82]~I .output_register_mode = "none";
defparam \IN[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[83]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [83]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[83]));
// synopsys translate_off
defparam \IN[83]~I .input_async_reset = "none";
defparam \IN[83]~I .input_power_up = "low";
defparam \IN[83]~I .input_register_mode = "none";
defparam \IN[83]~I .input_sync_reset = "none";
defparam \IN[83]~I .oe_async_reset = "none";
defparam \IN[83]~I .oe_power_up = "low";
defparam \IN[83]~I .oe_register_mode = "none";
defparam \IN[83]~I .oe_sync_reset = "none";
defparam \IN[83]~I .operation_mode = "input";
defparam \IN[83]~I .output_async_reset = "none";
defparam \IN[83]~I .output_power_up = "low";
defparam \IN[83]~I .output_register_mode = "none";
defparam \IN[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[84]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [84]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[84]));
// synopsys translate_off
defparam \IN[84]~I .input_async_reset = "none";
defparam \IN[84]~I .input_power_up = "low";
defparam \IN[84]~I .input_register_mode = "none";
defparam \IN[84]~I .input_sync_reset = "none";
defparam \IN[84]~I .oe_async_reset = "none";
defparam \IN[84]~I .oe_power_up = "low";
defparam \IN[84]~I .oe_register_mode = "none";
defparam \IN[84]~I .oe_sync_reset = "none";
defparam \IN[84]~I .operation_mode = "input";
defparam \IN[84]~I .output_async_reset = "none";
defparam \IN[84]~I .output_power_up = "low";
defparam \IN[84]~I .output_register_mode = "none";
defparam \IN[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[85]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [85]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[85]));
// synopsys translate_off
defparam \IN[85]~I .input_async_reset = "none";
defparam \IN[85]~I .input_power_up = "low";
defparam \IN[85]~I .input_register_mode = "none";
defparam \IN[85]~I .input_sync_reset = "none";
defparam \IN[85]~I .oe_async_reset = "none";
defparam \IN[85]~I .oe_power_up = "low";
defparam \IN[85]~I .oe_register_mode = "none";
defparam \IN[85]~I .oe_sync_reset = "none";
defparam \IN[85]~I .operation_mode = "input";
defparam \IN[85]~I .output_async_reset = "none";
defparam \IN[85]~I .output_power_up = "low";
defparam \IN[85]~I .output_register_mode = "none";
defparam \IN[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[86]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [86]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[86]));
// synopsys translate_off
defparam \IN[86]~I .input_async_reset = "none";
defparam \IN[86]~I .input_power_up = "low";
defparam \IN[86]~I .input_register_mode = "none";
defparam \IN[86]~I .input_sync_reset = "none";
defparam \IN[86]~I .oe_async_reset = "none";
defparam \IN[86]~I .oe_power_up = "low";
defparam \IN[86]~I .oe_register_mode = "none";
defparam \IN[86]~I .oe_sync_reset = "none";
defparam \IN[86]~I .operation_mode = "input";
defparam \IN[86]~I .output_async_reset = "none";
defparam \IN[86]~I .output_power_up = "low";
defparam \IN[86]~I .output_register_mode = "none";
defparam \IN[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[87]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [87]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[87]));
// synopsys translate_off
defparam \IN[87]~I .input_async_reset = "none";
defparam \IN[87]~I .input_power_up = "low";
defparam \IN[87]~I .input_register_mode = "none";
defparam \IN[87]~I .input_sync_reset = "none";
defparam \IN[87]~I .oe_async_reset = "none";
defparam \IN[87]~I .oe_power_up = "low";
defparam \IN[87]~I .oe_register_mode = "none";
defparam \IN[87]~I .oe_sync_reset = "none";
defparam \IN[87]~I .operation_mode = "input";
defparam \IN[87]~I .output_async_reset = "none";
defparam \IN[87]~I .output_power_up = "low";
defparam \IN[87]~I .output_register_mode = "none";
defparam \IN[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \inst5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [87],\IN~combout [86],\IN~combout [85],\IN~combout [84],\IN~combout [83],\IN~combout [82],\IN~combout [81],\IN~combout [80]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst5|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst5|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[72]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [72]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[72]));
// synopsys translate_off
defparam \IN[72]~I .input_async_reset = "none";
defparam \IN[72]~I .input_power_up = "low";
defparam \IN[72]~I .input_register_mode = "none";
defparam \IN[72]~I .input_sync_reset = "none";
defparam \IN[72]~I .oe_async_reset = "none";
defparam \IN[72]~I .oe_power_up = "low";
defparam \IN[72]~I .oe_register_mode = "none";
defparam \IN[72]~I .oe_sync_reset = "none";
defparam \IN[72]~I .operation_mode = "input";
defparam \IN[72]~I .output_async_reset = "none";
defparam \IN[72]~I .output_power_up = "low";
defparam \IN[72]~I .output_register_mode = "none";
defparam \IN[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[73]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [73]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[73]));
// synopsys translate_off
defparam \IN[73]~I .input_async_reset = "none";
defparam \IN[73]~I .input_power_up = "low";
defparam \IN[73]~I .input_register_mode = "none";
defparam \IN[73]~I .input_sync_reset = "none";
defparam \IN[73]~I .oe_async_reset = "none";
defparam \IN[73]~I .oe_power_up = "low";
defparam \IN[73]~I .oe_register_mode = "none";
defparam \IN[73]~I .oe_sync_reset = "none";
defparam \IN[73]~I .operation_mode = "input";
defparam \IN[73]~I .output_async_reset = "none";
defparam \IN[73]~I .output_power_up = "low";
defparam \IN[73]~I .output_register_mode = "none";
defparam \IN[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[74]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [74]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[74]));
// synopsys translate_off
defparam \IN[74]~I .input_async_reset = "none";
defparam \IN[74]~I .input_power_up = "low";
defparam \IN[74]~I .input_register_mode = "none";
defparam \IN[74]~I .input_sync_reset = "none";
defparam \IN[74]~I .oe_async_reset = "none";
defparam \IN[74]~I .oe_power_up = "low";
defparam \IN[74]~I .oe_register_mode = "none";
defparam \IN[74]~I .oe_sync_reset = "none";
defparam \IN[74]~I .operation_mode = "input";
defparam \IN[74]~I .output_async_reset = "none";
defparam \IN[74]~I .output_power_up = "low";
defparam \IN[74]~I .output_register_mode = "none";
defparam \IN[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[75]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [75]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[75]));
// synopsys translate_off
defparam \IN[75]~I .input_async_reset = "none";
defparam \IN[75]~I .input_power_up = "low";
defparam \IN[75]~I .input_register_mode = "none";
defparam \IN[75]~I .input_sync_reset = "none";
defparam \IN[75]~I .oe_async_reset = "none";
defparam \IN[75]~I .oe_power_up = "low";
defparam \IN[75]~I .oe_register_mode = "none";
defparam \IN[75]~I .oe_sync_reset = "none";
defparam \IN[75]~I .operation_mode = "input";
defparam \IN[75]~I .output_async_reset = "none";
defparam \IN[75]~I .output_power_up = "low";
defparam \IN[75]~I .output_register_mode = "none";
defparam \IN[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[76]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [76]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[76]));
// synopsys translate_off
defparam \IN[76]~I .input_async_reset = "none";
defparam \IN[76]~I .input_power_up = "low";
defparam \IN[76]~I .input_register_mode = "none";
defparam \IN[76]~I .input_sync_reset = "none";
defparam \IN[76]~I .oe_async_reset = "none";
defparam \IN[76]~I .oe_power_up = "low";
defparam \IN[76]~I .oe_register_mode = "none";
defparam \IN[76]~I .oe_sync_reset = "none";
defparam \IN[76]~I .operation_mode = "input";
defparam \IN[76]~I .output_async_reset = "none";
defparam \IN[76]~I .output_power_up = "low";
defparam \IN[76]~I .output_register_mode = "none";
defparam \IN[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[77]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [77]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[77]));
// synopsys translate_off
defparam \IN[77]~I .input_async_reset = "none";
defparam \IN[77]~I .input_power_up = "low";
defparam \IN[77]~I .input_register_mode = "none";
defparam \IN[77]~I .input_sync_reset = "none";
defparam \IN[77]~I .oe_async_reset = "none";
defparam \IN[77]~I .oe_power_up = "low";
defparam \IN[77]~I .oe_register_mode = "none";
defparam \IN[77]~I .oe_sync_reset = "none";
defparam \IN[77]~I .operation_mode = "input";
defparam \IN[77]~I .output_async_reset = "none";
defparam \IN[77]~I .output_power_up = "low";
defparam \IN[77]~I .output_register_mode = "none";
defparam \IN[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[78]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [78]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[78]));
// synopsys translate_off
defparam \IN[78]~I .input_async_reset = "none";
defparam \IN[78]~I .input_power_up = "low";
defparam \IN[78]~I .input_register_mode = "none";
defparam \IN[78]~I .input_sync_reset = "none";
defparam \IN[78]~I .oe_async_reset = "none";
defparam \IN[78]~I .oe_power_up = "low";
defparam \IN[78]~I .oe_register_mode = "none";
defparam \IN[78]~I .oe_sync_reset = "none";
defparam \IN[78]~I .operation_mode = "input";
defparam \IN[78]~I .output_async_reset = "none";
defparam \IN[78]~I .output_power_up = "low";
defparam \IN[78]~I .output_register_mode = "none";
defparam \IN[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[79]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [79]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[79]));
// synopsys translate_off
defparam \IN[79]~I .input_async_reset = "none";
defparam \IN[79]~I .input_power_up = "low";
defparam \IN[79]~I .input_register_mode = "none";
defparam \IN[79]~I .input_sync_reset = "none";
defparam \IN[79]~I .oe_async_reset = "none";
defparam \IN[79]~I .oe_power_up = "low";
defparam \IN[79]~I .oe_register_mode = "none";
defparam \IN[79]~I .oe_sync_reset = "none";
defparam \IN[79]~I .operation_mode = "input";
defparam \IN[79]~I .output_async_reset = "none";
defparam \IN[79]~I .output_power_up = "low";
defparam \IN[79]~I .output_register_mode = "none";
defparam \IN[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y1
cycloneii_ram_block \inst6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [79],\IN~combout [78],\IN~combout [77],\IN~combout [76],\IN~combout [75],\IN~combout [74],\IN~combout [73],\IN~combout [72]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst6|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[64]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [64]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[64]));
// synopsys translate_off
defparam \IN[64]~I .input_async_reset = "none";
defparam \IN[64]~I .input_power_up = "low";
defparam \IN[64]~I .input_register_mode = "none";
defparam \IN[64]~I .input_sync_reset = "none";
defparam \IN[64]~I .oe_async_reset = "none";
defparam \IN[64]~I .oe_power_up = "low";
defparam \IN[64]~I .oe_register_mode = "none";
defparam \IN[64]~I .oe_sync_reset = "none";
defparam \IN[64]~I .operation_mode = "input";
defparam \IN[64]~I .output_async_reset = "none";
defparam \IN[64]~I .output_power_up = "low";
defparam \IN[64]~I .output_register_mode = "none";
defparam \IN[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[65]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [65]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[65]));
// synopsys translate_off
defparam \IN[65]~I .input_async_reset = "none";
defparam \IN[65]~I .input_power_up = "low";
defparam \IN[65]~I .input_register_mode = "none";
defparam \IN[65]~I .input_sync_reset = "none";
defparam \IN[65]~I .oe_async_reset = "none";
defparam \IN[65]~I .oe_power_up = "low";
defparam \IN[65]~I .oe_register_mode = "none";
defparam \IN[65]~I .oe_sync_reset = "none";
defparam \IN[65]~I .operation_mode = "input";
defparam \IN[65]~I .output_async_reset = "none";
defparam \IN[65]~I .output_power_up = "low";
defparam \IN[65]~I .output_register_mode = "none";
defparam \IN[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[66]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [66]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[66]));
// synopsys translate_off
defparam \IN[66]~I .input_async_reset = "none";
defparam \IN[66]~I .input_power_up = "low";
defparam \IN[66]~I .input_register_mode = "none";
defparam \IN[66]~I .input_sync_reset = "none";
defparam \IN[66]~I .oe_async_reset = "none";
defparam \IN[66]~I .oe_power_up = "low";
defparam \IN[66]~I .oe_register_mode = "none";
defparam \IN[66]~I .oe_sync_reset = "none";
defparam \IN[66]~I .operation_mode = "input";
defparam \IN[66]~I .output_async_reset = "none";
defparam \IN[66]~I .output_power_up = "low";
defparam \IN[66]~I .output_register_mode = "none";
defparam \IN[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[67]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [67]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[67]));
// synopsys translate_off
defparam \IN[67]~I .input_async_reset = "none";
defparam \IN[67]~I .input_power_up = "low";
defparam \IN[67]~I .input_register_mode = "none";
defparam \IN[67]~I .input_sync_reset = "none";
defparam \IN[67]~I .oe_async_reset = "none";
defparam \IN[67]~I .oe_power_up = "low";
defparam \IN[67]~I .oe_register_mode = "none";
defparam \IN[67]~I .oe_sync_reset = "none";
defparam \IN[67]~I .operation_mode = "input";
defparam \IN[67]~I .output_async_reset = "none";
defparam \IN[67]~I .output_power_up = "low";
defparam \IN[67]~I .output_register_mode = "none";
defparam \IN[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[68]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [68]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[68]));
// synopsys translate_off
defparam \IN[68]~I .input_async_reset = "none";
defparam \IN[68]~I .input_power_up = "low";
defparam \IN[68]~I .input_register_mode = "none";
defparam \IN[68]~I .input_sync_reset = "none";
defparam \IN[68]~I .oe_async_reset = "none";
defparam \IN[68]~I .oe_power_up = "low";
defparam \IN[68]~I .oe_register_mode = "none";
defparam \IN[68]~I .oe_sync_reset = "none";
defparam \IN[68]~I .operation_mode = "input";
defparam \IN[68]~I .output_async_reset = "none";
defparam \IN[68]~I .output_power_up = "low";
defparam \IN[68]~I .output_register_mode = "none";
defparam \IN[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[69]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [69]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[69]));
// synopsys translate_off
defparam \IN[69]~I .input_async_reset = "none";
defparam \IN[69]~I .input_power_up = "low";
defparam \IN[69]~I .input_register_mode = "none";
defparam \IN[69]~I .input_sync_reset = "none";
defparam \IN[69]~I .oe_async_reset = "none";
defparam \IN[69]~I .oe_power_up = "low";
defparam \IN[69]~I .oe_register_mode = "none";
defparam \IN[69]~I .oe_sync_reset = "none";
defparam \IN[69]~I .operation_mode = "input";
defparam \IN[69]~I .output_async_reset = "none";
defparam \IN[69]~I .output_power_up = "low";
defparam \IN[69]~I .output_register_mode = "none";
defparam \IN[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[70]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [70]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[70]));
// synopsys translate_off
defparam \IN[70]~I .input_async_reset = "none";
defparam \IN[70]~I .input_power_up = "low";
defparam \IN[70]~I .input_register_mode = "none";
defparam \IN[70]~I .input_sync_reset = "none";
defparam \IN[70]~I .oe_async_reset = "none";
defparam \IN[70]~I .oe_power_up = "low";
defparam \IN[70]~I .oe_register_mode = "none";
defparam \IN[70]~I .oe_sync_reset = "none";
defparam \IN[70]~I .operation_mode = "input";
defparam \IN[70]~I .output_async_reset = "none";
defparam \IN[70]~I .output_power_up = "low";
defparam \IN[70]~I .output_register_mode = "none";
defparam \IN[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[71]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [71]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[71]));
// synopsys translate_off
defparam \IN[71]~I .input_async_reset = "none";
defparam \IN[71]~I .input_power_up = "low";
defparam \IN[71]~I .input_register_mode = "none";
defparam \IN[71]~I .input_sync_reset = "none";
defparam \IN[71]~I .oe_async_reset = "none";
defparam \IN[71]~I .oe_power_up = "low";
defparam \IN[71]~I .oe_register_mode = "none";
defparam \IN[71]~I .oe_sync_reset = "none";
defparam \IN[71]~I .operation_mode = "input";
defparam \IN[71]~I .output_async_reset = "none";
defparam \IN[71]~I .output_power_up = "low";
defparam \IN[71]~I .output_register_mode = "none";
defparam \IN[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y35
cycloneii_ram_block \inst7|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [71],\IN~combout [70],\IN~combout [69],\IN~combout [68],\IN~combout [67],\IN~combout [66],\IN~combout [65],\IN~combout [64]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst7|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst7|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[56]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [56]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[56]));
// synopsys translate_off
defparam \IN[56]~I .input_async_reset = "none";
defparam \IN[56]~I .input_power_up = "low";
defparam \IN[56]~I .input_register_mode = "none";
defparam \IN[56]~I .input_sync_reset = "none";
defparam \IN[56]~I .oe_async_reset = "none";
defparam \IN[56]~I .oe_power_up = "low";
defparam \IN[56]~I .oe_register_mode = "none";
defparam \IN[56]~I .oe_sync_reset = "none";
defparam \IN[56]~I .operation_mode = "input";
defparam \IN[56]~I .output_async_reset = "none";
defparam \IN[56]~I .output_power_up = "low";
defparam \IN[56]~I .output_register_mode = "none";
defparam \IN[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[57]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [57]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[57]));
// synopsys translate_off
defparam \IN[57]~I .input_async_reset = "none";
defparam \IN[57]~I .input_power_up = "low";
defparam \IN[57]~I .input_register_mode = "none";
defparam \IN[57]~I .input_sync_reset = "none";
defparam \IN[57]~I .oe_async_reset = "none";
defparam \IN[57]~I .oe_power_up = "low";
defparam \IN[57]~I .oe_register_mode = "none";
defparam \IN[57]~I .oe_sync_reset = "none";
defparam \IN[57]~I .operation_mode = "input";
defparam \IN[57]~I .output_async_reset = "none";
defparam \IN[57]~I .output_power_up = "low";
defparam \IN[57]~I .output_register_mode = "none";
defparam \IN[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[58]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [58]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[58]));
// synopsys translate_off
defparam \IN[58]~I .input_async_reset = "none";
defparam \IN[58]~I .input_power_up = "low";
defparam \IN[58]~I .input_register_mode = "none";
defparam \IN[58]~I .input_sync_reset = "none";
defparam \IN[58]~I .oe_async_reset = "none";
defparam \IN[58]~I .oe_power_up = "low";
defparam \IN[58]~I .oe_register_mode = "none";
defparam \IN[58]~I .oe_sync_reset = "none";
defparam \IN[58]~I .operation_mode = "input";
defparam \IN[58]~I .output_async_reset = "none";
defparam \IN[58]~I .output_power_up = "low";
defparam \IN[58]~I .output_register_mode = "none";
defparam \IN[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[59]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [59]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[59]));
// synopsys translate_off
defparam \IN[59]~I .input_async_reset = "none";
defparam \IN[59]~I .input_power_up = "low";
defparam \IN[59]~I .input_register_mode = "none";
defparam \IN[59]~I .input_sync_reset = "none";
defparam \IN[59]~I .oe_async_reset = "none";
defparam \IN[59]~I .oe_power_up = "low";
defparam \IN[59]~I .oe_register_mode = "none";
defparam \IN[59]~I .oe_sync_reset = "none";
defparam \IN[59]~I .operation_mode = "input";
defparam \IN[59]~I .output_async_reset = "none";
defparam \IN[59]~I .output_power_up = "low";
defparam \IN[59]~I .output_register_mode = "none";
defparam \IN[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[60]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [60]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[60]));
// synopsys translate_off
defparam \IN[60]~I .input_async_reset = "none";
defparam \IN[60]~I .input_power_up = "low";
defparam \IN[60]~I .input_register_mode = "none";
defparam \IN[60]~I .input_sync_reset = "none";
defparam \IN[60]~I .oe_async_reset = "none";
defparam \IN[60]~I .oe_power_up = "low";
defparam \IN[60]~I .oe_register_mode = "none";
defparam \IN[60]~I .oe_sync_reset = "none";
defparam \IN[60]~I .operation_mode = "input";
defparam \IN[60]~I .output_async_reset = "none";
defparam \IN[60]~I .output_power_up = "low";
defparam \IN[60]~I .output_register_mode = "none";
defparam \IN[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[61]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [61]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[61]));
// synopsys translate_off
defparam \IN[61]~I .input_async_reset = "none";
defparam \IN[61]~I .input_power_up = "low";
defparam \IN[61]~I .input_register_mode = "none";
defparam \IN[61]~I .input_sync_reset = "none";
defparam \IN[61]~I .oe_async_reset = "none";
defparam \IN[61]~I .oe_power_up = "low";
defparam \IN[61]~I .oe_register_mode = "none";
defparam \IN[61]~I .oe_sync_reset = "none";
defparam \IN[61]~I .operation_mode = "input";
defparam \IN[61]~I .output_async_reset = "none";
defparam \IN[61]~I .output_power_up = "low";
defparam \IN[61]~I .output_register_mode = "none";
defparam \IN[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[62]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [62]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[62]));
// synopsys translate_off
defparam \IN[62]~I .input_async_reset = "none";
defparam \IN[62]~I .input_power_up = "low";
defparam \IN[62]~I .input_register_mode = "none";
defparam \IN[62]~I .input_sync_reset = "none";
defparam \IN[62]~I .oe_async_reset = "none";
defparam \IN[62]~I .oe_power_up = "low";
defparam \IN[62]~I .oe_register_mode = "none";
defparam \IN[62]~I .oe_sync_reset = "none";
defparam \IN[62]~I .operation_mode = "input";
defparam \IN[62]~I .output_async_reset = "none";
defparam \IN[62]~I .output_power_up = "low";
defparam \IN[62]~I .output_register_mode = "none";
defparam \IN[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[63]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [63]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[63]));
// synopsys translate_off
defparam \IN[63]~I .input_async_reset = "none";
defparam \IN[63]~I .input_power_up = "low";
defparam \IN[63]~I .input_register_mode = "none";
defparam \IN[63]~I .input_sync_reset = "none";
defparam \IN[63]~I .oe_async_reset = "none";
defparam \IN[63]~I .oe_power_up = "low";
defparam \IN[63]~I .oe_register_mode = "none";
defparam \IN[63]~I .oe_sync_reset = "none";
defparam \IN[63]~I .operation_mode = "input";
defparam \IN[63]~I .output_async_reset = "none";
defparam \IN[63]~I .output_power_up = "low";
defparam \IN[63]~I .output_register_mode = "none";
defparam \IN[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y32
cycloneii_ram_block \inst8|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [63],\IN~combout [62],\IN~combout [61],\IN~combout [60],\IN~combout [59],\IN~combout [58],\IN~combout [57],\IN~combout [56]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst8|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst8|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[48]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [48]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[48]));
// synopsys translate_off
defparam \IN[48]~I .input_async_reset = "none";
defparam \IN[48]~I .input_power_up = "low";
defparam \IN[48]~I .input_register_mode = "none";
defparam \IN[48]~I .input_sync_reset = "none";
defparam \IN[48]~I .oe_async_reset = "none";
defparam \IN[48]~I .oe_power_up = "low";
defparam \IN[48]~I .oe_register_mode = "none";
defparam \IN[48]~I .oe_sync_reset = "none";
defparam \IN[48]~I .operation_mode = "input";
defparam \IN[48]~I .output_async_reset = "none";
defparam \IN[48]~I .output_power_up = "low";
defparam \IN[48]~I .output_register_mode = "none";
defparam \IN[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[49]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [49]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[49]));
// synopsys translate_off
defparam \IN[49]~I .input_async_reset = "none";
defparam \IN[49]~I .input_power_up = "low";
defparam \IN[49]~I .input_register_mode = "none";
defparam \IN[49]~I .input_sync_reset = "none";
defparam \IN[49]~I .oe_async_reset = "none";
defparam \IN[49]~I .oe_power_up = "low";
defparam \IN[49]~I .oe_register_mode = "none";
defparam \IN[49]~I .oe_sync_reset = "none";
defparam \IN[49]~I .operation_mode = "input";
defparam \IN[49]~I .output_async_reset = "none";
defparam \IN[49]~I .output_power_up = "low";
defparam \IN[49]~I .output_register_mode = "none";
defparam \IN[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[50]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [50]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[50]));
// synopsys translate_off
defparam \IN[50]~I .input_async_reset = "none";
defparam \IN[50]~I .input_power_up = "low";
defparam \IN[50]~I .input_register_mode = "none";
defparam \IN[50]~I .input_sync_reset = "none";
defparam \IN[50]~I .oe_async_reset = "none";
defparam \IN[50]~I .oe_power_up = "low";
defparam \IN[50]~I .oe_register_mode = "none";
defparam \IN[50]~I .oe_sync_reset = "none";
defparam \IN[50]~I .operation_mode = "input";
defparam \IN[50]~I .output_async_reset = "none";
defparam \IN[50]~I .output_power_up = "low";
defparam \IN[50]~I .output_register_mode = "none";
defparam \IN[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[51]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [51]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[51]));
// synopsys translate_off
defparam \IN[51]~I .input_async_reset = "none";
defparam \IN[51]~I .input_power_up = "low";
defparam \IN[51]~I .input_register_mode = "none";
defparam \IN[51]~I .input_sync_reset = "none";
defparam \IN[51]~I .oe_async_reset = "none";
defparam \IN[51]~I .oe_power_up = "low";
defparam \IN[51]~I .oe_register_mode = "none";
defparam \IN[51]~I .oe_sync_reset = "none";
defparam \IN[51]~I .operation_mode = "input";
defparam \IN[51]~I .output_async_reset = "none";
defparam \IN[51]~I .output_power_up = "low";
defparam \IN[51]~I .output_register_mode = "none";
defparam \IN[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[52]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [52]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[52]));
// synopsys translate_off
defparam \IN[52]~I .input_async_reset = "none";
defparam \IN[52]~I .input_power_up = "low";
defparam \IN[52]~I .input_register_mode = "none";
defparam \IN[52]~I .input_sync_reset = "none";
defparam \IN[52]~I .oe_async_reset = "none";
defparam \IN[52]~I .oe_power_up = "low";
defparam \IN[52]~I .oe_register_mode = "none";
defparam \IN[52]~I .oe_sync_reset = "none";
defparam \IN[52]~I .operation_mode = "input";
defparam \IN[52]~I .output_async_reset = "none";
defparam \IN[52]~I .output_power_up = "low";
defparam \IN[52]~I .output_register_mode = "none";
defparam \IN[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[53]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [53]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[53]));
// synopsys translate_off
defparam \IN[53]~I .input_async_reset = "none";
defparam \IN[53]~I .input_power_up = "low";
defparam \IN[53]~I .input_register_mode = "none";
defparam \IN[53]~I .input_sync_reset = "none";
defparam \IN[53]~I .oe_async_reset = "none";
defparam \IN[53]~I .oe_power_up = "low";
defparam \IN[53]~I .oe_register_mode = "none";
defparam \IN[53]~I .oe_sync_reset = "none";
defparam \IN[53]~I .operation_mode = "input";
defparam \IN[53]~I .output_async_reset = "none";
defparam \IN[53]~I .output_power_up = "low";
defparam \IN[53]~I .output_register_mode = "none";
defparam \IN[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[54]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [54]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[54]));
// synopsys translate_off
defparam \IN[54]~I .input_async_reset = "none";
defparam \IN[54]~I .input_power_up = "low";
defparam \IN[54]~I .input_register_mode = "none";
defparam \IN[54]~I .input_sync_reset = "none";
defparam \IN[54]~I .oe_async_reset = "none";
defparam \IN[54]~I .oe_power_up = "low";
defparam \IN[54]~I .oe_register_mode = "none";
defparam \IN[54]~I .oe_sync_reset = "none";
defparam \IN[54]~I .operation_mode = "input";
defparam \IN[54]~I .output_async_reset = "none";
defparam \IN[54]~I .output_power_up = "low";
defparam \IN[54]~I .output_register_mode = "none";
defparam \IN[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[55]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [55]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[55]));
// synopsys translate_off
defparam \IN[55]~I .input_async_reset = "none";
defparam \IN[55]~I .input_power_up = "low";
defparam \IN[55]~I .input_register_mode = "none";
defparam \IN[55]~I .input_sync_reset = "none";
defparam \IN[55]~I .oe_async_reset = "none";
defparam \IN[55]~I .oe_power_up = "low";
defparam \IN[55]~I .oe_register_mode = "none";
defparam \IN[55]~I .oe_sync_reset = "none";
defparam \IN[55]~I .operation_mode = "input";
defparam \IN[55]~I .output_async_reset = "none";
defparam \IN[55]~I .output_power_up = "low";
defparam \IN[55]~I .output_register_mode = "none";
defparam \IN[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y35
cycloneii_ram_block \inst9|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [55],\IN~combout [54],\IN~combout [53],\IN~combout [52],\IN~combout [51],\IN~combout [50],\IN~combout [49],\IN~combout [48]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst9|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst9|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst9|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[40]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [40]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[40]));
// synopsys translate_off
defparam \IN[40]~I .input_async_reset = "none";
defparam \IN[40]~I .input_power_up = "low";
defparam \IN[40]~I .input_register_mode = "none";
defparam \IN[40]~I .input_sync_reset = "none";
defparam \IN[40]~I .oe_async_reset = "none";
defparam \IN[40]~I .oe_power_up = "low";
defparam \IN[40]~I .oe_register_mode = "none";
defparam \IN[40]~I .oe_sync_reset = "none";
defparam \IN[40]~I .operation_mode = "input";
defparam \IN[40]~I .output_async_reset = "none";
defparam \IN[40]~I .output_power_up = "low";
defparam \IN[40]~I .output_register_mode = "none";
defparam \IN[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[41]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [41]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[41]));
// synopsys translate_off
defparam \IN[41]~I .input_async_reset = "none";
defparam \IN[41]~I .input_power_up = "low";
defparam \IN[41]~I .input_register_mode = "none";
defparam \IN[41]~I .input_sync_reset = "none";
defparam \IN[41]~I .oe_async_reset = "none";
defparam \IN[41]~I .oe_power_up = "low";
defparam \IN[41]~I .oe_register_mode = "none";
defparam \IN[41]~I .oe_sync_reset = "none";
defparam \IN[41]~I .operation_mode = "input";
defparam \IN[41]~I .output_async_reset = "none";
defparam \IN[41]~I .output_power_up = "low";
defparam \IN[41]~I .output_register_mode = "none";
defparam \IN[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[42]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [42]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[42]));
// synopsys translate_off
defparam \IN[42]~I .input_async_reset = "none";
defparam \IN[42]~I .input_power_up = "low";
defparam \IN[42]~I .input_register_mode = "none";
defparam \IN[42]~I .input_sync_reset = "none";
defparam \IN[42]~I .oe_async_reset = "none";
defparam \IN[42]~I .oe_power_up = "low";
defparam \IN[42]~I .oe_register_mode = "none";
defparam \IN[42]~I .oe_sync_reset = "none";
defparam \IN[42]~I .operation_mode = "input";
defparam \IN[42]~I .output_async_reset = "none";
defparam \IN[42]~I .output_power_up = "low";
defparam \IN[42]~I .output_register_mode = "none";
defparam \IN[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[43]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [43]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[43]));
// synopsys translate_off
defparam \IN[43]~I .input_async_reset = "none";
defparam \IN[43]~I .input_power_up = "low";
defparam \IN[43]~I .input_register_mode = "none";
defparam \IN[43]~I .input_sync_reset = "none";
defparam \IN[43]~I .oe_async_reset = "none";
defparam \IN[43]~I .oe_power_up = "low";
defparam \IN[43]~I .oe_register_mode = "none";
defparam \IN[43]~I .oe_sync_reset = "none";
defparam \IN[43]~I .operation_mode = "input";
defparam \IN[43]~I .output_async_reset = "none";
defparam \IN[43]~I .output_power_up = "low";
defparam \IN[43]~I .output_register_mode = "none";
defparam \IN[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[44]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [44]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[44]));
// synopsys translate_off
defparam \IN[44]~I .input_async_reset = "none";
defparam \IN[44]~I .input_power_up = "low";
defparam \IN[44]~I .input_register_mode = "none";
defparam \IN[44]~I .input_sync_reset = "none";
defparam \IN[44]~I .oe_async_reset = "none";
defparam \IN[44]~I .oe_power_up = "low";
defparam \IN[44]~I .oe_register_mode = "none";
defparam \IN[44]~I .oe_sync_reset = "none";
defparam \IN[44]~I .operation_mode = "input";
defparam \IN[44]~I .output_async_reset = "none";
defparam \IN[44]~I .output_power_up = "low";
defparam \IN[44]~I .output_register_mode = "none";
defparam \IN[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[45]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [45]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[45]));
// synopsys translate_off
defparam \IN[45]~I .input_async_reset = "none";
defparam \IN[45]~I .input_power_up = "low";
defparam \IN[45]~I .input_register_mode = "none";
defparam \IN[45]~I .input_sync_reset = "none";
defparam \IN[45]~I .oe_async_reset = "none";
defparam \IN[45]~I .oe_power_up = "low";
defparam \IN[45]~I .oe_register_mode = "none";
defparam \IN[45]~I .oe_sync_reset = "none";
defparam \IN[45]~I .operation_mode = "input";
defparam \IN[45]~I .output_async_reset = "none";
defparam \IN[45]~I .output_power_up = "low";
defparam \IN[45]~I .output_register_mode = "none";
defparam \IN[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[46]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [46]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[46]));
// synopsys translate_off
defparam \IN[46]~I .input_async_reset = "none";
defparam \IN[46]~I .input_power_up = "low";
defparam \IN[46]~I .input_register_mode = "none";
defparam \IN[46]~I .input_sync_reset = "none";
defparam \IN[46]~I .oe_async_reset = "none";
defparam \IN[46]~I .oe_power_up = "low";
defparam \IN[46]~I .oe_register_mode = "none";
defparam \IN[46]~I .oe_sync_reset = "none";
defparam \IN[46]~I .operation_mode = "input";
defparam \IN[46]~I .output_async_reset = "none";
defparam \IN[46]~I .output_power_up = "low";
defparam \IN[46]~I .output_register_mode = "none";
defparam \IN[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[47]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [47]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[47]));
// synopsys translate_off
defparam \IN[47]~I .input_async_reset = "none";
defparam \IN[47]~I .input_power_up = "low";
defparam \IN[47]~I .input_register_mode = "none";
defparam \IN[47]~I .input_sync_reset = "none";
defparam \IN[47]~I .oe_async_reset = "none";
defparam \IN[47]~I .oe_power_up = "low";
defparam \IN[47]~I .oe_register_mode = "none";
defparam \IN[47]~I .oe_sync_reset = "none";
defparam \IN[47]~I .operation_mode = "input";
defparam \IN[47]~I .output_async_reset = "none";
defparam \IN[47]~I .output_power_up = "low";
defparam \IN[47]~I .output_register_mode = "none";
defparam \IN[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y1
cycloneii_ram_block \inst10|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [47],\IN~combout [46],\IN~combout [45],\IN~combout [44],\IN~combout [43],\IN~combout [42],\IN~combout [41],\IN~combout [40]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst10|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [32]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[32]));
// synopsys translate_off
defparam \IN[32]~I .input_async_reset = "none";
defparam \IN[32]~I .input_power_up = "low";
defparam \IN[32]~I .input_register_mode = "none";
defparam \IN[32]~I .input_sync_reset = "none";
defparam \IN[32]~I .oe_async_reset = "none";
defparam \IN[32]~I .oe_power_up = "low";
defparam \IN[32]~I .oe_register_mode = "none";
defparam \IN[32]~I .oe_sync_reset = "none";
defparam \IN[32]~I .operation_mode = "input";
defparam \IN[32]~I .output_async_reset = "none";
defparam \IN[32]~I .output_power_up = "low";
defparam \IN[32]~I .output_register_mode = "none";
defparam \IN[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [33]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[33]));
// synopsys translate_off
defparam \IN[33]~I .input_async_reset = "none";
defparam \IN[33]~I .input_power_up = "low";
defparam \IN[33]~I .input_register_mode = "none";
defparam \IN[33]~I .input_sync_reset = "none";
defparam \IN[33]~I .oe_async_reset = "none";
defparam \IN[33]~I .oe_power_up = "low";
defparam \IN[33]~I .oe_register_mode = "none";
defparam \IN[33]~I .oe_sync_reset = "none";
defparam \IN[33]~I .operation_mode = "input";
defparam \IN[33]~I .output_async_reset = "none";
defparam \IN[33]~I .output_power_up = "low";
defparam \IN[33]~I .output_register_mode = "none";
defparam \IN[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [34]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[34]));
// synopsys translate_off
defparam \IN[34]~I .input_async_reset = "none";
defparam \IN[34]~I .input_power_up = "low";
defparam \IN[34]~I .input_register_mode = "none";
defparam \IN[34]~I .input_sync_reset = "none";
defparam \IN[34]~I .oe_async_reset = "none";
defparam \IN[34]~I .oe_power_up = "low";
defparam \IN[34]~I .oe_register_mode = "none";
defparam \IN[34]~I .oe_sync_reset = "none";
defparam \IN[34]~I .operation_mode = "input";
defparam \IN[34]~I .output_async_reset = "none";
defparam \IN[34]~I .output_power_up = "low";
defparam \IN[34]~I .output_register_mode = "none";
defparam \IN[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [35]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[35]));
// synopsys translate_off
defparam \IN[35]~I .input_async_reset = "none";
defparam \IN[35]~I .input_power_up = "low";
defparam \IN[35]~I .input_register_mode = "none";
defparam \IN[35]~I .input_sync_reset = "none";
defparam \IN[35]~I .oe_async_reset = "none";
defparam \IN[35]~I .oe_power_up = "low";
defparam \IN[35]~I .oe_register_mode = "none";
defparam \IN[35]~I .oe_sync_reset = "none";
defparam \IN[35]~I .operation_mode = "input";
defparam \IN[35]~I .output_async_reset = "none";
defparam \IN[35]~I .output_power_up = "low";
defparam \IN[35]~I .output_register_mode = "none";
defparam \IN[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[36]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [36]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[36]));
// synopsys translate_off
defparam \IN[36]~I .input_async_reset = "none";
defparam \IN[36]~I .input_power_up = "low";
defparam \IN[36]~I .input_register_mode = "none";
defparam \IN[36]~I .input_sync_reset = "none";
defparam \IN[36]~I .oe_async_reset = "none";
defparam \IN[36]~I .oe_power_up = "low";
defparam \IN[36]~I .oe_register_mode = "none";
defparam \IN[36]~I .oe_sync_reset = "none";
defparam \IN[36]~I .operation_mode = "input";
defparam \IN[36]~I .output_async_reset = "none";
defparam \IN[36]~I .output_power_up = "low";
defparam \IN[36]~I .output_register_mode = "none";
defparam \IN[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[37]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [37]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[37]));
// synopsys translate_off
defparam \IN[37]~I .input_async_reset = "none";
defparam \IN[37]~I .input_power_up = "low";
defparam \IN[37]~I .input_register_mode = "none";
defparam \IN[37]~I .input_sync_reset = "none";
defparam \IN[37]~I .oe_async_reset = "none";
defparam \IN[37]~I .oe_power_up = "low";
defparam \IN[37]~I .oe_register_mode = "none";
defparam \IN[37]~I .oe_sync_reset = "none";
defparam \IN[37]~I .operation_mode = "input";
defparam \IN[37]~I .output_async_reset = "none";
defparam \IN[37]~I .output_power_up = "low";
defparam \IN[37]~I .output_register_mode = "none";
defparam \IN[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[38]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [38]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[38]));
// synopsys translate_off
defparam \IN[38]~I .input_async_reset = "none";
defparam \IN[38]~I .input_power_up = "low";
defparam \IN[38]~I .input_register_mode = "none";
defparam \IN[38]~I .input_sync_reset = "none";
defparam \IN[38]~I .oe_async_reset = "none";
defparam \IN[38]~I .oe_power_up = "low";
defparam \IN[38]~I .oe_register_mode = "none";
defparam \IN[38]~I .oe_sync_reset = "none";
defparam \IN[38]~I .operation_mode = "input";
defparam \IN[38]~I .output_async_reset = "none";
defparam \IN[38]~I .output_power_up = "low";
defparam \IN[38]~I .output_register_mode = "none";
defparam \IN[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[39]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [39]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[39]));
// synopsys translate_off
defparam \IN[39]~I .input_async_reset = "none";
defparam \IN[39]~I .input_power_up = "low";
defparam \IN[39]~I .input_register_mode = "none";
defparam \IN[39]~I .input_sync_reset = "none";
defparam \IN[39]~I .oe_async_reset = "none";
defparam \IN[39]~I .oe_power_up = "low";
defparam \IN[39]~I .oe_register_mode = "none";
defparam \IN[39]~I .oe_sync_reset = "none";
defparam \IN[39]~I .operation_mode = "input";
defparam \IN[39]~I .output_async_reset = "none";
defparam \IN[39]~I .output_power_up = "low";
defparam \IN[39]~I .output_register_mode = "none";
defparam \IN[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [39],\IN~combout [38],\IN~combout [37],\IN~combout [36],\IN~combout [35],\IN~combout [34],\IN~combout [33],\IN~combout [32]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst11|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[24]));
// synopsys translate_off
defparam \IN[24]~I .input_async_reset = "none";
defparam \IN[24]~I .input_power_up = "low";
defparam \IN[24]~I .input_register_mode = "none";
defparam \IN[24]~I .input_sync_reset = "none";
defparam \IN[24]~I .oe_async_reset = "none";
defparam \IN[24]~I .oe_power_up = "low";
defparam \IN[24]~I .oe_register_mode = "none";
defparam \IN[24]~I .oe_sync_reset = "none";
defparam \IN[24]~I .operation_mode = "input";
defparam \IN[24]~I .output_async_reset = "none";
defparam \IN[24]~I .output_power_up = "low";
defparam \IN[24]~I .output_register_mode = "none";
defparam \IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[25]));
// synopsys translate_off
defparam \IN[25]~I .input_async_reset = "none";
defparam \IN[25]~I .input_power_up = "low";
defparam \IN[25]~I .input_register_mode = "none";
defparam \IN[25]~I .input_sync_reset = "none";
defparam \IN[25]~I .oe_async_reset = "none";
defparam \IN[25]~I .oe_power_up = "low";
defparam \IN[25]~I .oe_register_mode = "none";
defparam \IN[25]~I .oe_sync_reset = "none";
defparam \IN[25]~I .operation_mode = "input";
defparam \IN[25]~I .output_async_reset = "none";
defparam \IN[25]~I .output_power_up = "low";
defparam \IN[25]~I .output_register_mode = "none";
defparam \IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[26]));
// synopsys translate_off
defparam \IN[26]~I .input_async_reset = "none";
defparam \IN[26]~I .input_power_up = "low";
defparam \IN[26]~I .input_register_mode = "none";
defparam \IN[26]~I .input_sync_reset = "none";
defparam \IN[26]~I .oe_async_reset = "none";
defparam \IN[26]~I .oe_power_up = "low";
defparam \IN[26]~I .oe_register_mode = "none";
defparam \IN[26]~I .oe_sync_reset = "none";
defparam \IN[26]~I .operation_mode = "input";
defparam \IN[26]~I .output_async_reset = "none";
defparam \IN[26]~I .output_power_up = "low";
defparam \IN[26]~I .output_register_mode = "none";
defparam \IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[27]));
// synopsys translate_off
defparam \IN[27]~I .input_async_reset = "none";
defparam \IN[27]~I .input_power_up = "low";
defparam \IN[27]~I .input_register_mode = "none";
defparam \IN[27]~I .input_sync_reset = "none";
defparam \IN[27]~I .oe_async_reset = "none";
defparam \IN[27]~I .oe_power_up = "low";
defparam \IN[27]~I .oe_register_mode = "none";
defparam \IN[27]~I .oe_sync_reset = "none";
defparam \IN[27]~I .operation_mode = "input";
defparam \IN[27]~I .output_async_reset = "none";
defparam \IN[27]~I .output_power_up = "low";
defparam \IN[27]~I .output_register_mode = "none";
defparam \IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[28]));
// synopsys translate_off
defparam \IN[28]~I .input_async_reset = "none";
defparam \IN[28]~I .input_power_up = "low";
defparam \IN[28]~I .input_register_mode = "none";
defparam \IN[28]~I .input_sync_reset = "none";
defparam \IN[28]~I .oe_async_reset = "none";
defparam \IN[28]~I .oe_power_up = "low";
defparam \IN[28]~I .oe_register_mode = "none";
defparam \IN[28]~I .oe_sync_reset = "none";
defparam \IN[28]~I .operation_mode = "input";
defparam \IN[28]~I .output_async_reset = "none";
defparam \IN[28]~I .output_power_up = "low";
defparam \IN[28]~I .output_register_mode = "none";
defparam \IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[29]));
// synopsys translate_off
defparam \IN[29]~I .input_async_reset = "none";
defparam \IN[29]~I .input_power_up = "low";
defparam \IN[29]~I .input_register_mode = "none";
defparam \IN[29]~I .input_sync_reset = "none";
defparam \IN[29]~I .oe_async_reset = "none";
defparam \IN[29]~I .oe_power_up = "low";
defparam \IN[29]~I .oe_register_mode = "none";
defparam \IN[29]~I .oe_sync_reset = "none";
defparam \IN[29]~I .operation_mode = "input";
defparam \IN[29]~I .output_async_reset = "none";
defparam \IN[29]~I .output_power_up = "low";
defparam \IN[29]~I .output_register_mode = "none";
defparam \IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[30]));
// synopsys translate_off
defparam \IN[30]~I .input_async_reset = "none";
defparam \IN[30]~I .input_power_up = "low";
defparam \IN[30]~I .input_register_mode = "none";
defparam \IN[30]~I .input_sync_reset = "none";
defparam \IN[30]~I .oe_async_reset = "none";
defparam \IN[30]~I .oe_power_up = "low";
defparam \IN[30]~I .oe_register_mode = "none";
defparam \IN[30]~I .oe_sync_reset = "none";
defparam \IN[30]~I .operation_mode = "input";
defparam \IN[30]~I .output_async_reset = "none";
defparam \IN[30]~I .output_power_up = "low";
defparam \IN[30]~I .output_register_mode = "none";
defparam \IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[31]));
// synopsys translate_off
defparam \IN[31]~I .input_async_reset = "none";
defparam \IN[31]~I .input_power_up = "low";
defparam \IN[31]~I .input_register_mode = "none";
defparam \IN[31]~I .input_sync_reset = "none";
defparam \IN[31]~I .oe_async_reset = "none";
defparam \IN[31]~I .oe_power_up = "low";
defparam \IN[31]~I .oe_register_mode = "none";
defparam \IN[31]~I .oe_sync_reset = "none";
defparam \IN[31]~I .operation_mode = "input";
defparam \IN[31]~I .output_async_reset = "none";
defparam \IN[31]~I .output_power_up = "low";
defparam \IN[31]~I .output_register_mode = "none";
defparam \IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y33
cycloneii_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [31],\IN~combout [30],\IN~combout [29],\IN~combout [28],\IN~combout [27],\IN~combout [26],\IN~combout [25],\IN~combout [24]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst12|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[16]));
// synopsys translate_off
defparam \IN[16]~I .input_async_reset = "none";
defparam \IN[16]~I .input_power_up = "low";
defparam \IN[16]~I .input_register_mode = "none";
defparam \IN[16]~I .input_sync_reset = "none";
defparam \IN[16]~I .oe_async_reset = "none";
defparam \IN[16]~I .oe_power_up = "low";
defparam \IN[16]~I .oe_register_mode = "none";
defparam \IN[16]~I .oe_sync_reset = "none";
defparam \IN[16]~I .operation_mode = "input";
defparam \IN[16]~I .output_async_reset = "none";
defparam \IN[16]~I .output_power_up = "low";
defparam \IN[16]~I .output_register_mode = "none";
defparam \IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[17]));
// synopsys translate_off
defparam \IN[17]~I .input_async_reset = "none";
defparam \IN[17]~I .input_power_up = "low";
defparam \IN[17]~I .input_register_mode = "none";
defparam \IN[17]~I .input_sync_reset = "none";
defparam \IN[17]~I .oe_async_reset = "none";
defparam \IN[17]~I .oe_power_up = "low";
defparam \IN[17]~I .oe_register_mode = "none";
defparam \IN[17]~I .oe_sync_reset = "none";
defparam \IN[17]~I .operation_mode = "input";
defparam \IN[17]~I .output_async_reset = "none";
defparam \IN[17]~I .output_power_up = "low";
defparam \IN[17]~I .output_register_mode = "none";
defparam \IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[18]));
// synopsys translate_off
defparam \IN[18]~I .input_async_reset = "none";
defparam \IN[18]~I .input_power_up = "low";
defparam \IN[18]~I .input_register_mode = "none";
defparam \IN[18]~I .input_sync_reset = "none";
defparam \IN[18]~I .oe_async_reset = "none";
defparam \IN[18]~I .oe_power_up = "low";
defparam \IN[18]~I .oe_register_mode = "none";
defparam \IN[18]~I .oe_sync_reset = "none";
defparam \IN[18]~I .operation_mode = "input";
defparam \IN[18]~I .output_async_reset = "none";
defparam \IN[18]~I .output_power_up = "low";
defparam \IN[18]~I .output_register_mode = "none";
defparam \IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[19]));
// synopsys translate_off
defparam \IN[19]~I .input_async_reset = "none";
defparam \IN[19]~I .input_power_up = "low";
defparam \IN[19]~I .input_register_mode = "none";
defparam \IN[19]~I .input_sync_reset = "none";
defparam \IN[19]~I .oe_async_reset = "none";
defparam \IN[19]~I .oe_power_up = "low";
defparam \IN[19]~I .oe_register_mode = "none";
defparam \IN[19]~I .oe_sync_reset = "none";
defparam \IN[19]~I .operation_mode = "input";
defparam \IN[19]~I .output_async_reset = "none";
defparam \IN[19]~I .output_power_up = "low";
defparam \IN[19]~I .output_register_mode = "none";
defparam \IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[20]));
// synopsys translate_off
defparam \IN[20]~I .input_async_reset = "none";
defparam \IN[20]~I .input_power_up = "low";
defparam \IN[20]~I .input_register_mode = "none";
defparam \IN[20]~I .input_sync_reset = "none";
defparam \IN[20]~I .oe_async_reset = "none";
defparam \IN[20]~I .oe_power_up = "low";
defparam \IN[20]~I .oe_register_mode = "none";
defparam \IN[20]~I .oe_sync_reset = "none";
defparam \IN[20]~I .operation_mode = "input";
defparam \IN[20]~I .output_async_reset = "none";
defparam \IN[20]~I .output_power_up = "low";
defparam \IN[20]~I .output_register_mode = "none";
defparam \IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[21]));
// synopsys translate_off
defparam \IN[21]~I .input_async_reset = "none";
defparam \IN[21]~I .input_power_up = "low";
defparam \IN[21]~I .input_register_mode = "none";
defparam \IN[21]~I .input_sync_reset = "none";
defparam \IN[21]~I .oe_async_reset = "none";
defparam \IN[21]~I .oe_power_up = "low";
defparam \IN[21]~I .oe_register_mode = "none";
defparam \IN[21]~I .oe_sync_reset = "none";
defparam \IN[21]~I .operation_mode = "input";
defparam \IN[21]~I .output_async_reset = "none";
defparam \IN[21]~I .output_power_up = "low";
defparam \IN[21]~I .output_register_mode = "none";
defparam \IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[22]));
// synopsys translate_off
defparam \IN[22]~I .input_async_reset = "none";
defparam \IN[22]~I .input_power_up = "low";
defparam \IN[22]~I .input_register_mode = "none";
defparam \IN[22]~I .input_sync_reset = "none";
defparam \IN[22]~I .oe_async_reset = "none";
defparam \IN[22]~I .oe_power_up = "low";
defparam \IN[22]~I .oe_register_mode = "none";
defparam \IN[22]~I .oe_sync_reset = "none";
defparam \IN[22]~I .operation_mode = "input";
defparam \IN[22]~I .output_async_reset = "none";
defparam \IN[22]~I .output_power_up = "low";
defparam \IN[22]~I .output_register_mode = "none";
defparam \IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[23]));
// synopsys translate_off
defparam \IN[23]~I .input_async_reset = "none";
defparam \IN[23]~I .input_power_up = "low";
defparam \IN[23]~I .input_register_mode = "none";
defparam \IN[23]~I .input_sync_reset = "none";
defparam \IN[23]~I .oe_async_reset = "none";
defparam \IN[23]~I .oe_power_up = "low";
defparam \IN[23]~I .oe_register_mode = "none";
defparam \IN[23]~I .oe_sync_reset = "none";
defparam \IN[23]~I .operation_mode = "input";
defparam \IN[23]~I .output_async_reset = "none";
defparam \IN[23]~I .output_power_up = "low";
defparam \IN[23]~I .output_register_mode = "none";
defparam \IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X13_Y32
cycloneii_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [23],\IN~combout [22],\IN~combout [21],\IN~combout [20],\IN~combout [19],\IN~combout [18],\IN~combout [17],\IN~combout [16]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst13|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[8]));
// synopsys translate_off
defparam \IN[8]~I .input_async_reset = "none";
defparam \IN[8]~I .input_power_up = "low";
defparam \IN[8]~I .input_register_mode = "none";
defparam \IN[8]~I .input_sync_reset = "none";
defparam \IN[8]~I .oe_async_reset = "none";
defparam \IN[8]~I .oe_power_up = "low";
defparam \IN[8]~I .oe_register_mode = "none";
defparam \IN[8]~I .oe_sync_reset = "none";
defparam \IN[8]~I .operation_mode = "input";
defparam \IN[8]~I .output_async_reset = "none";
defparam \IN[8]~I .output_power_up = "low";
defparam \IN[8]~I .output_register_mode = "none";
defparam \IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[9]));
// synopsys translate_off
defparam \IN[9]~I .input_async_reset = "none";
defparam \IN[9]~I .input_power_up = "low";
defparam \IN[9]~I .input_register_mode = "none";
defparam \IN[9]~I .input_sync_reset = "none";
defparam \IN[9]~I .oe_async_reset = "none";
defparam \IN[9]~I .oe_power_up = "low";
defparam \IN[9]~I .oe_register_mode = "none";
defparam \IN[9]~I .oe_sync_reset = "none";
defparam \IN[9]~I .operation_mode = "input";
defparam \IN[9]~I .output_async_reset = "none";
defparam \IN[9]~I .output_power_up = "low";
defparam \IN[9]~I .output_register_mode = "none";
defparam \IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[10]));
// synopsys translate_off
defparam \IN[10]~I .input_async_reset = "none";
defparam \IN[10]~I .input_power_up = "low";
defparam \IN[10]~I .input_register_mode = "none";
defparam \IN[10]~I .input_sync_reset = "none";
defparam \IN[10]~I .oe_async_reset = "none";
defparam \IN[10]~I .oe_power_up = "low";
defparam \IN[10]~I .oe_register_mode = "none";
defparam \IN[10]~I .oe_sync_reset = "none";
defparam \IN[10]~I .operation_mode = "input";
defparam \IN[10]~I .output_async_reset = "none";
defparam \IN[10]~I .output_power_up = "low";
defparam \IN[10]~I .output_register_mode = "none";
defparam \IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[11]));
// synopsys translate_off
defparam \IN[11]~I .input_async_reset = "none";
defparam \IN[11]~I .input_power_up = "low";
defparam \IN[11]~I .input_register_mode = "none";
defparam \IN[11]~I .input_sync_reset = "none";
defparam \IN[11]~I .oe_async_reset = "none";
defparam \IN[11]~I .oe_power_up = "low";
defparam \IN[11]~I .oe_register_mode = "none";
defparam \IN[11]~I .oe_sync_reset = "none";
defparam \IN[11]~I .operation_mode = "input";
defparam \IN[11]~I .output_async_reset = "none";
defparam \IN[11]~I .output_power_up = "low";
defparam \IN[11]~I .output_register_mode = "none";
defparam \IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[12]));
// synopsys translate_off
defparam \IN[12]~I .input_async_reset = "none";
defparam \IN[12]~I .input_power_up = "low";
defparam \IN[12]~I .input_register_mode = "none";
defparam \IN[12]~I .input_sync_reset = "none";
defparam \IN[12]~I .oe_async_reset = "none";
defparam \IN[12]~I .oe_power_up = "low";
defparam \IN[12]~I .oe_register_mode = "none";
defparam \IN[12]~I .oe_sync_reset = "none";
defparam \IN[12]~I .operation_mode = "input";
defparam \IN[12]~I .output_async_reset = "none";
defparam \IN[12]~I .output_power_up = "low";
defparam \IN[12]~I .output_register_mode = "none";
defparam \IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[13]));
// synopsys translate_off
defparam \IN[13]~I .input_async_reset = "none";
defparam \IN[13]~I .input_power_up = "low";
defparam \IN[13]~I .input_register_mode = "none";
defparam \IN[13]~I .input_sync_reset = "none";
defparam \IN[13]~I .oe_async_reset = "none";
defparam \IN[13]~I .oe_power_up = "low";
defparam \IN[13]~I .oe_register_mode = "none";
defparam \IN[13]~I .oe_sync_reset = "none";
defparam \IN[13]~I .operation_mode = "input";
defparam \IN[13]~I .output_async_reset = "none";
defparam \IN[13]~I .output_power_up = "low";
defparam \IN[13]~I .output_register_mode = "none";
defparam \IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[14]));
// synopsys translate_off
defparam \IN[14]~I .input_async_reset = "none";
defparam \IN[14]~I .input_power_up = "low";
defparam \IN[14]~I .input_register_mode = "none";
defparam \IN[14]~I .input_sync_reset = "none";
defparam \IN[14]~I .oe_async_reset = "none";
defparam \IN[14]~I .oe_power_up = "low";
defparam \IN[14]~I .oe_register_mode = "none";
defparam \IN[14]~I .oe_sync_reset = "none";
defparam \IN[14]~I .operation_mode = "input";
defparam \IN[14]~I .output_async_reset = "none";
defparam \IN[14]~I .output_power_up = "low";
defparam \IN[14]~I .output_register_mode = "none";
defparam \IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[15]));
// synopsys translate_off
defparam \IN[15]~I .input_async_reset = "none";
defparam \IN[15]~I .input_power_up = "low";
defparam \IN[15]~I .input_register_mode = "none";
defparam \IN[15]~I .input_sync_reset = "none";
defparam \IN[15]~I .oe_async_reset = "none";
defparam \IN[15]~I .oe_power_up = "low";
defparam \IN[15]~I .oe_register_mode = "none";
defparam \IN[15]~I .oe_sync_reset = "none";
defparam \IN[15]~I .operation_mode = "input";
defparam \IN[15]~I .output_async_reset = "none";
defparam \IN[15]~I .output_power_up = "low";
defparam \IN[15]~I .output_register_mode = "none";
defparam \IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y1
cycloneii_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [15],\IN~combout [14],\IN~combout [13],\IN~combout [12],\IN~combout [11],\IN~combout [10],\IN~combout [9],\IN~combout [8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst14|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[0]));
// synopsys translate_off
defparam \IN[0]~I .input_async_reset = "none";
defparam \IN[0]~I .input_power_up = "low";
defparam \IN[0]~I .input_register_mode = "none";
defparam \IN[0]~I .input_sync_reset = "none";
defparam \IN[0]~I .oe_async_reset = "none";
defparam \IN[0]~I .oe_power_up = "low";
defparam \IN[0]~I .oe_register_mode = "none";
defparam \IN[0]~I .oe_sync_reset = "none";
defparam \IN[0]~I .operation_mode = "input";
defparam \IN[0]~I .output_async_reset = "none";
defparam \IN[0]~I .output_power_up = "low";
defparam \IN[0]~I .output_register_mode = "none";
defparam \IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[1]));
// synopsys translate_off
defparam \IN[1]~I .input_async_reset = "none";
defparam \IN[1]~I .input_power_up = "low";
defparam \IN[1]~I .input_register_mode = "none";
defparam \IN[1]~I .input_sync_reset = "none";
defparam \IN[1]~I .oe_async_reset = "none";
defparam \IN[1]~I .oe_power_up = "low";
defparam \IN[1]~I .oe_register_mode = "none";
defparam \IN[1]~I .oe_sync_reset = "none";
defparam \IN[1]~I .operation_mode = "input";
defparam \IN[1]~I .output_async_reset = "none";
defparam \IN[1]~I .output_power_up = "low";
defparam \IN[1]~I .output_register_mode = "none";
defparam \IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[2]));
// synopsys translate_off
defparam \IN[2]~I .input_async_reset = "none";
defparam \IN[2]~I .input_power_up = "low";
defparam \IN[2]~I .input_register_mode = "none";
defparam \IN[2]~I .input_sync_reset = "none";
defparam \IN[2]~I .oe_async_reset = "none";
defparam \IN[2]~I .oe_power_up = "low";
defparam \IN[2]~I .oe_register_mode = "none";
defparam \IN[2]~I .oe_sync_reset = "none";
defparam \IN[2]~I .operation_mode = "input";
defparam \IN[2]~I .output_async_reset = "none";
defparam \IN[2]~I .output_power_up = "low";
defparam \IN[2]~I .output_register_mode = "none";
defparam \IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[3]));
// synopsys translate_off
defparam \IN[3]~I .input_async_reset = "none";
defparam \IN[3]~I .input_power_up = "low";
defparam \IN[3]~I .input_register_mode = "none";
defparam \IN[3]~I .input_sync_reset = "none";
defparam \IN[3]~I .oe_async_reset = "none";
defparam \IN[3]~I .oe_power_up = "low";
defparam \IN[3]~I .oe_register_mode = "none";
defparam \IN[3]~I .oe_sync_reset = "none";
defparam \IN[3]~I .operation_mode = "input";
defparam \IN[3]~I .output_async_reset = "none";
defparam \IN[3]~I .output_power_up = "low";
defparam \IN[3]~I .output_register_mode = "none";
defparam \IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[4]));
// synopsys translate_off
defparam \IN[4]~I .input_async_reset = "none";
defparam \IN[4]~I .input_power_up = "low";
defparam \IN[4]~I .input_register_mode = "none";
defparam \IN[4]~I .input_sync_reset = "none";
defparam \IN[4]~I .oe_async_reset = "none";
defparam \IN[4]~I .oe_power_up = "low";
defparam \IN[4]~I .oe_register_mode = "none";
defparam \IN[4]~I .oe_sync_reset = "none";
defparam \IN[4]~I .operation_mode = "input";
defparam \IN[4]~I .output_async_reset = "none";
defparam \IN[4]~I .output_power_up = "low";
defparam \IN[4]~I .output_register_mode = "none";
defparam \IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[5]));
// synopsys translate_off
defparam \IN[5]~I .input_async_reset = "none";
defparam \IN[5]~I .input_power_up = "low";
defparam \IN[5]~I .input_register_mode = "none";
defparam \IN[5]~I .input_sync_reset = "none";
defparam \IN[5]~I .oe_async_reset = "none";
defparam \IN[5]~I .oe_power_up = "low";
defparam \IN[5]~I .oe_register_mode = "none";
defparam \IN[5]~I .oe_sync_reset = "none";
defparam \IN[5]~I .operation_mode = "input";
defparam \IN[5]~I .output_async_reset = "none";
defparam \IN[5]~I .output_power_up = "low";
defparam \IN[5]~I .output_register_mode = "none";
defparam \IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[6]));
// synopsys translate_off
defparam \IN[6]~I .input_async_reset = "none";
defparam \IN[6]~I .input_power_up = "low";
defparam \IN[6]~I .input_register_mode = "none";
defparam \IN[6]~I .input_sync_reset = "none";
defparam \IN[6]~I .oe_async_reset = "none";
defparam \IN[6]~I .oe_power_up = "low";
defparam \IN[6]~I .oe_register_mode = "none";
defparam \IN[6]~I .oe_sync_reset = "none";
defparam \IN[6]~I .operation_mode = "input";
defparam \IN[6]~I .output_async_reset = "none";
defparam \IN[6]~I .output_power_up = "low";
defparam \IN[6]~I .output_register_mode = "none";
defparam \IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN[7]));
// synopsys translate_off
defparam \IN[7]~I .input_async_reset = "none";
defparam \IN[7]~I .input_power_up = "low";
defparam \IN[7]~I .input_register_mode = "none";
defparam \IN[7]~I .input_sync_reset = "none";
defparam \IN[7]~I .oe_async_reset = "none";
defparam \IN[7]~I .oe_power_up = "low";
defparam \IN[7]~I .oe_register_mode = "none";
defparam \IN[7]~I .oe_sync_reset = "none";
defparam \IN[7]~I .operation_mode = "input";
defparam \IN[7]~I .output_async_reset = "none";
defparam \IN[7]~I .output_power_up = "low";
defparam \IN[7]~I .output_register_mode = "none";
defparam \IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y10
cycloneii_ram_block \inst15|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\IN~combout [7],\IN~combout [6],\IN~combout [5],\IN~combout [4],\IN~combout [3],\IN~combout [2],\IN~combout [1],\IN~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sbox.mif";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Sbox:inst15|altsyncram:altsyncram_component|altsyncram_7k71:auto_generated|ALTSYNCRAM";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst15|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h16BB54B00F2D99416842E6BF0D89A18CDF2855CEE9871E9B948ED9691198F8E19E1DC186B95735610EF6034866B53E708A8BBD4B1F74DDE8C6B4A61C2E2578BA08AE7A65EAF4566CA94ED58D6D37C8E779E4959162ACD3C25C2406490A3A32E0DB0B5EDE14B8EE4688902A22DC4F816073195D643D7EA7C41744975FEC130CCDD2F3FF1021DAB6BCF5389D928F40A351A89F3C507F02F94585334D43FBAAEFD0CF584C4A39BECB6A5BB1FC20ED00D153842FE329B3D63B52A05A6E1B1A2C830975B227EBE28012079A059618C323C7041531D871F1E5A534CCF73F362693FDB7C072A49CAFA2D4ADF04759FA7DC982CA76ABD7FE2B670130C56F6BF27B777C63;
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[127]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[127]));
// synopsys translate_off
defparam \OUT[127]~I .input_async_reset = "none";
defparam \OUT[127]~I .input_power_up = "low";
defparam \OUT[127]~I .input_register_mode = "none";
defparam \OUT[127]~I .input_sync_reset = "none";
defparam \OUT[127]~I .oe_async_reset = "none";
defparam \OUT[127]~I .oe_power_up = "low";
defparam \OUT[127]~I .oe_register_mode = "none";
defparam \OUT[127]~I .oe_sync_reset = "none";
defparam \OUT[127]~I .operation_mode = "output";
defparam \OUT[127]~I .output_async_reset = "none";
defparam \OUT[127]~I .output_power_up = "low";
defparam \OUT[127]~I .output_register_mode = "none";
defparam \OUT[127]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[126]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[126]));
// synopsys translate_off
defparam \OUT[126]~I .input_async_reset = "none";
defparam \OUT[126]~I .input_power_up = "low";
defparam \OUT[126]~I .input_register_mode = "none";
defparam \OUT[126]~I .input_sync_reset = "none";
defparam \OUT[126]~I .oe_async_reset = "none";
defparam \OUT[126]~I .oe_power_up = "low";
defparam \OUT[126]~I .oe_register_mode = "none";
defparam \OUT[126]~I .oe_sync_reset = "none";
defparam \OUT[126]~I .operation_mode = "output";
defparam \OUT[126]~I .output_async_reset = "none";
defparam \OUT[126]~I .output_power_up = "low";
defparam \OUT[126]~I .output_register_mode = "none";
defparam \OUT[126]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[125]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[125]));
// synopsys translate_off
defparam \OUT[125]~I .input_async_reset = "none";
defparam \OUT[125]~I .input_power_up = "low";
defparam \OUT[125]~I .input_register_mode = "none";
defparam \OUT[125]~I .input_sync_reset = "none";
defparam \OUT[125]~I .oe_async_reset = "none";
defparam \OUT[125]~I .oe_power_up = "low";
defparam \OUT[125]~I .oe_register_mode = "none";
defparam \OUT[125]~I .oe_sync_reset = "none";
defparam \OUT[125]~I .operation_mode = "output";
defparam \OUT[125]~I .output_async_reset = "none";
defparam \OUT[125]~I .output_power_up = "low";
defparam \OUT[125]~I .output_register_mode = "none";
defparam \OUT[125]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[124]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[124]));
// synopsys translate_off
defparam \OUT[124]~I .input_async_reset = "none";
defparam \OUT[124]~I .input_power_up = "low";
defparam \OUT[124]~I .input_register_mode = "none";
defparam \OUT[124]~I .input_sync_reset = "none";
defparam \OUT[124]~I .oe_async_reset = "none";
defparam \OUT[124]~I .oe_power_up = "low";
defparam \OUT[124]~I .oe_register_mode = "none";
defparam \OUT[124]~I .oe_sync_reset = "none";
defparam \OUT[124]~I .operation_mode = "output";
defparam \OUT[124]~I .output_async_reset = "none";
defparam \OUT[124]~I .output_power_up = "low";
defparam \OUT[124]~I .output_register_mode = "none";
defparam \OUT[124]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[123]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[123]));
// synopsys translate_off
defparam \OUT[123]~I .input_async_reset = "none";
defparam \OUT[123]~I .input_power_up = "low";
defparam \OUT[123]~I .input_register_mode = "none";
defparam \OUT[123]~I .input_sync_reset = "none";
defparam \OUT[123]~I .oe_async_reset = "none";
defparam \OUT[123]~I .oe_power_up = "low";
defparam \OUT[123]~I .oe_register_mode = "none";
defparam \OUT[123]~I .oe_sync_reset = "none";
defparam \OUT[123]~I .operation_mode = "output";
defparam \OUT[123]~I .output_async_reset = "none";
defparam \OUT[123]~I .output_power_up = "low";
defparam \OUT[123]~I .output_register_mode = "none";
defparam \OUT[123]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[122]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[122]));
// synopsys translate_off
defparam \OUT[122]~I .input_async_reset = "none";
defparam \OUT[122]~I .input_power_up = "low";
defparam \OUT[122]~I .input_register_mode = "none";
defparam \OUT[122]~I .input_sync_reset = "none";
defparam \OUT[122]~I .oe_async_reset = "none";
defparam \OUT[122]~I .oe_power_up = "low";
defparam \OUT[122]~I .oe_register_mode = "none";
defparam \OUT[122]~I .oe_sync_reset = "none";
defparam \OUT[122]~I .operation_mode = "output";
defparam \OUT[122]~I .output_async_reset = "none";
defparam \OUT[122]~I .output_power_up = "low";
defparam \OUT[122]~I .output_register_mode = "none";
defparam \OUT[122]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[121]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[121]));
// synopsys translate_off
defparam \OUT[121]~I .input_async_reset = "none";
defparam \OUT[121]~I .input_power_up = "low";
defparam \OUT[121]~I .input_register_mode = "none";
defparam \OUT[121]~I .input_sync_reset = "none";
defparam \OUT[121]~I .oe_async_reset = "none";
defparam \OUT[121]~I .oe_power_up = "low";
defparam \OUT[121]~I .oe_register_mode = "none";
defparam \OUT[121]~I .oe_sync_reset = "none";
defparam \OUT[121]~I .operation_mode = "output";
defparam \OUT[121]~I .output_async_reset = "none";
defparam \OUT[121]~I .output_power_up = "low";
defparam \OUT[121]~I .output_register_mode = "none";
defparam \OUT[121]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[120]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[120]));
// synopsys translate_off
defparam \OUT[120]~I .input_async_reset = "none";
defparam \OUT[120]~I .input_power_up = "low";
defparam \OUT[120]~I .input_register_mode = "none";
defparam \OUT[120]~I .input_sync_reset = "none";
defparam \OUT[120]~I .oe_async_reset = "none";
defparam \OUT[120]~I .oe_power_up = "low";
defparam \OUT[120]~I .oe_register_mode = "none";
defparam \OUT[120]~I .oe_sync_reset = "none";
defparam \OUT[120]~I .operation_mode = "output";
defparam \OUT[120]~I .output_async_reset = "none";
defparam \OUT[120]~I .output_power_up = "low";
defparam \OUT[120]~I .output_register_mode = "none";
defparam \OUT[120]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[119]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[119]));
// synopsys translate_off
defparam \OUT[119]~I .input_async_reset = "none";
defparam \OUT[119]~I .input_power_up = "low";
defparam \OUT[119]~I .input_register_mode = "none";
defparam \OUT[119]~I .input_sync_reset = "none";
defparam \OUT[119]~I .oe_async_reset = "none";
defparam \OUT[119]~I .oe_power_up = "low";
defparam \OUT[119]~I .oe_register_mode = "none";
defparam \OUT[119]~I .oe_sync_reset = "none";
defparam \OUT[119]~I .operation_mode = "output";
defparam \OUT[119]~I .output_async_reset = "none";
defparam \OUT[119]~I .output_power_up = "low";
defparam \OUT[119]~I .output_register_mode = "none";
defparam \OUT[119]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[118]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[118]));
// synopsys translate_off
defparam \OUT[118]~I .input_async_reset = "none";
defparam \OUT[118]~I .input_power_up = "low";
defparam \OUT[118]~I .input_register_mode = "none";
defparam \OUT[118]~I .input_sync_reset = "none";
defparam \OUT[118]~I .oe_async_reset = "none";
defparam \OUT[118]~I .oe_power_up = "low";
defparam \OUT[118]~I .oe_register_mode = "none";
defparam \OUT[118]~I .oe_sync_reset = "none";
defparam \OUT[118]~I .operation_mode = "output";
defparam \OUT[118]~I .output_async_reset = "none";
defparam \OUT[118]~I .output_power_up = "low";
defparam \OUT[118]~I .output_register_mode = "none";
defparam \OUT[118]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[117]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[117]));
// synopsys translate_off
defparam \OUT[117]~I .input_async_reset = "none";
defparam \OUT[117]~I .input_power_up = "low";
defparam \OUT[117]~I .input_register_mode = "none";
defparam \OUT[117]~I .input_sync_reset = "none";
defparam \OUT[117]~I .oe_async_reset = "none";
defparam \OUT[117]~I .oe_power_up = "low";
defparam \OUT[117]~I .oe_register_mode = "none";
defparam \OUT[117]~I .oe_sync_reset = "none";
defparam \OUT[117]~I .operation_mode = "output";
defparam \OUT[117]~I .output_async_reset = "none";
defparam \OUT[117]~I .output_power_up = "low";
defparam \OUT[117]~I .output_register_mode = "none";
defparam \OUT[117]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[116]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[116]));
// synopsys translate_off
defparam \OUT[116]~I .input_async_reset = "none";
defparam \OUT[116]~I .input_power_up = "low";
defparam \OUT[116]~I .input_register_mode = "none";
defparam \OUT[116]~I .input_sync_reset = "none";
defparam \OUT[116]~I .oe_async_reset = "none";
defparam \OUT[116]~I .oe_power_up = "low";
defparam \OUT[116]~I .oe_register_mode = "none";
defparam \OUT[116]~I .oe_sync_reset = "none";
defparam \OUT[116]~I .operation_mode = "output";
defparam \OUT[116]~I .output_async_reset = "none";
defparam \OUT[116]~I .output_power_up = "low";
defparam \OUT[116]~I .output_register_mode = "none";
defparam \OUT[116]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[115]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[115]));
// synopsys translate_off
defparam \OUT[115]~I .input_async_reset = "none";
defparam \OUT[115]~I .input_power_up = "low";
defparam \OUT[115]~I .input_register_mode = "none";
defparam \OUT[115]~I .input_sync_reset = "none";
defparam \OUT[115]~I .oe_async_reset = "none";
defparam \OUT[115]~I .oe_power_up = "low";
defparam \OUT[115]~I .oe_register_mode = "none";
defparam \OUT[115]~I .oe_sync_reset = "none";
defparam \OUT[115]~I .operation_mode = "output";
defparam \OUT[115]~I .output_async_reset = "none";
defparam \OUT[115]~I .output_power_up = "low";
defparam \OUT[115]~I .output_register_mode = "none";
defparam \OUT[115]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[114]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[114]));
// synopsys translate_off
defparam \OUT[114]~I .input_async_reset = "none";
defparam \OUT[114]~I .input_power_up = "low";
defparam \OUT[114]~I .input_register_mode = "none";
defparam \OUT[114]~I .input_sync_reset = "none";
defparam \OUT[114]~I .oe_async_reset = "none";
defparam \OUT[114]~I .oe_power_up = "low";
defparam \OUT[114]~I .oe_register_mode = "none";
defparam \OUT[114]~I .oe_sync_reset = "none";
defparam \OUT[114]~I .operation_mode = "output";
defparam \OUT[114]~I .output_async_reset = "none";
defparam \OUT[114]~I .output_power_up = "low";
defparam \OUT[114]~I .output_register_mode = "none";
defparam \OUT[114]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[113]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[113]));
// synopsys translate_off
defparam \OUT[113]~I .input_async_reset = "none";
defparam \OUT[113]~I .input_power_up = "low";
defparam \OUT[113]~I .input_register_mode = "none";
defparam \OUT[113]~I .input_sync_reset = "none";
defparam \OUT[113]~I .oe_async_reset = "none";
defparam \OUT[113]~I .oe_power_up = "low";
defparam \OUT[113]~I .oe_register_mode = "none";
defparam \OUT[113]~I .oe_sync_reset = "none";
defparam \OUT[113]~I .operation_mode = "output";
defparam \OUT[113]~I .output_async_reset = "none";
defparam \OUT[113]~I .output_power_up = "low";
defparam \OUT[113]~I .output_register_mode = "none";
defparam \OUT[113]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[112]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[112]));
// synopsys translate_off
defparam \OUT[112]~I .input_async_reset = "none";
defparam \OUT[112]~I .input_power_up = "low";
defparam \OUT[112]~I .input_register_mode = "none";
defparam \OUT[112]~I .input_sync_reset = "none";
defparam \OUT[112]~I .oe_async_reset = "none";
defparam \OUT[112]~I .oe_power_up = "low";
defparam \OUT[112]~I .oe_register_mode = "none";
defparam \OUT[112]~I .oe_sync_reset = "none";
defparam \OUT[112]~I .operation_mode = "output";
defparam \OUT[112]~I .output_async_reset = "none";
defparam \OUT[112]~I .output_power_up = "low";
defparam \OUT[112]~I .output_register_mode = "none";
defparam \OUT[112]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[111]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[111]));
// synopsys translate_off
defparam \OUT[111]~I .input_async_reset = "none";
defparam \OUT[111]~I .input_power_up = "low";
defparam \OUT[111]~I .input_register_mode = "none";
defparam \OUT[111]~I .input_sync_reset = "none";
defparam \OUT[111]~I .oe_async_reset = "none";
defparam \OUT[111]~I .oe_power_up = "low";
defparam \OUT[111]~I .oe_register_mode = "none";
defparam \OUT[111]~I .oe_sync_reset = "none";
defparam \OUT[111]~I .operation_mode = "output";
defparam \OUT[111]~I .output_async_reset = "none";
defparam \OUT[111]~I .output_power_up = "low";
defparam \OUT[111]~I .output_register_mode = "none";
defparam \OUT[111]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[110]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[110]));
// synopsys translate_off
defparam \OUT[110]~I .input_async_reset = "none";
defparam \OUT[110]~I .input_power_up = "low";
defparam \OUT[110]~I .input_register_mode = "none";
defparam \OUT[110]~I .input_sync_reset = "none";
defparam \OUT[110]~I .oe_async_reset = "none";
defparam \OUT[110]~I .oe_power_up = "low";
defparam \OUT[110]~I .oe_register_mode = "none";
defparam \OUT[110]~I .oe_sync_reset = "none";
defparam \OUT[110]~I .operation_mode = "output";
defparam \OUT[110]~I .output_async_reset = "none";
defparam \OUT[110]~I .output_power_up = "low";
defparam \OUT[110]~I .output_register_mode = "none";
defparam \OUT[110]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[109]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[109]));
// synopsys translate_off
defparam \OUT[109]~I .input_async_reset = "none";
defparam \OUT[109]~I .input_power_up = "low";
defparam \OUT[109]~I .input_register_mode = "none";
defparam \OUT[109]~I .input_sync_reset = "none";
defparam \OUT[109]~I .oe_async_reset = "none";
defparam \OUT[109]~I .oe_power_up = "low";
defparam \OUT[109]~I .oe_register_mode = "none";
defparam \OUT[109]~I .oe_sync_reset = "none";
defparam \OUT[109]~I .operation_mode = "output";
defparam \OUT[109]~I .output_async_reset = "none";
defparam \OUT[109]~I .output_power_up = "low";
defparam \OUT[109]~I .output_register_mode = "none";
defparam \OUT[109]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[108]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[108]));
// synopsys translate_off
defparam \OUT[108]~I .input_async_reset = "none";
defparam \OUT[108]~I .input_power_up = "low";
defparam \OUT[108]~I .input_register_mode = "none";
defparam \OUT[108]~I .input_sync_reset = "none";
defparam \OUT[108]~I .oe_async_reset = "none";
defparam \OUT[108]~I .oe_power_up = "low";
defparam \OUT[108]~I .oe_register_mode = "none";
defparam \OUT[108]~I .oe_sync_reset = "none";
defparam \OUT[108]~I .operation_mode = "output";
defparam \OUT[108]~I .output_async_reset = "none";
defparam \OUT[108]~I .output_power_up = "low";
defparam \OUT[108]~I .output_register_mode = "none";
defparam \OUT[108]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[107]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[107]));
// synopsys translate_off
defparam \OUT[107]~I .input_async_reset = "none";
defparam \OUT[107]~I .input_power_up = "low";
defparam \OUT[107]~I .input_register_mode = "none";
defparam \OUT[107]~I .input_sync_reset = "none";
defparam \OUT[107]~I .oe_async_reset = "none";
defparam \OUT[107]~I .oe_power_up = "low";
defparam \OUT[107]~I .oe_register_mode = "none";
defparam \OUT[107]~I .oe_sync_reset = "none";
defparam \OUT[107]~I .operation_mode = "output";
defparam \OUT[107]~I .output_async_reset = "none";
defparam \OUT[107]~I .output_power_up = "low";
defparam \OUT[107]~I .output_register_mode = "none";
defparam \OUT[107]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[106]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[106]));
// synopsys translate_off
defparam \OUT[106]~I .input_async_reset = "none";
defparam \OUT[106]~I .input_power_up = "low";
defparam \OUT[106]~I .input_register_mode = "none";
defparam \OUT[106]~I .input_sync_reset = "none";
defparam \OUT[106]~I .oe_async_reset = "none";
defparam \OUT[106]~I .oe_power_up = "low";
defparam \OUT[106]~I .oe_register_mode = "none";
defparam \OUT[106]~I .oe_sync_reset = "none";
defparam \OUT[106]~I .operation_mode = "output";
defparam \OUT[106]~I .output_async_reset = "none";
defparam \OUT[106]~I .output_power_up = "low";
defparam \OUT[106]~I .output_register_mode = "none";
defparam \OUT[106]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[105]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[105]));
// synopsys translate_off
defparam \OUT[105]~I .input_async_reset = "none";
defparam \OUT[105]~I .input_power_up = "low";
defparam \OUT[105]~I .input_register_mode = "none";
defparam \OUT[105]~I .input_sync_reset = "none";
defparam \OUT[105]~I .oe_async_reset = "none";
defparam \OUT[105]~I .oe_power_up = "low";
defparam \OUT[105]~I .oe_register_mode = "none";
defparam \OUT[105]~I .oe_sync_reset = "none";
defparam \OUT[105]~I .operation_mode = "output";
defparam \OUT[105]~I .output_async_reset = "none";
defparam \OUT[105]~I .output_power_up = "low";
defparam \OUT[105]~I .output_register_mode = "none";
defparam \OUT[105]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[104]~I (
	.datain(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[104]));
// synopsys translate_off
defparam \OUT[104]~I .input_async_reset = "none";
defparam \OUT[104]~I .input_power_up = "low";
defparam \OUT[104]~I .input_register_mode = "none";
defparam \OUT[104]~I .input_sync_reset = "none";
defparam \OUT[104]~I .oe_async_reset = "none";
defparam \OUT[104]~I .oe_power_up = "low";
defparam \OUT[104]~I .oe_register_mode = "none";
defparam \OUT[104]~I .oe_sync_reset = "none";
defparam \OUT[104]~I .operation_mode = "output";
defparam \OUT[104]~I .output_async_reset = "none";
defparam \OUT[104]~I .output_power_up = "low";
defparam \OUT[104]~I .output_register_mode = "none";
defparam \OUT[104]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[103]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[103]));
// synopsys translate_off
defparam \OUT[103]~I .input_async_reset = "none";
defparam \OUT[103]~I .input_power_up = "low";
defparam \OUT[103]~I .input_register_mode = "none";
defparam \OUT[103]~I .input_sync_reset = "none";
defparam \OUT[103]~I .oe_async_reset = "none";
defparam \OUT[103]~I .oe_power_up = "low";
defparam \OUT[103]~I .oe_register_mode = "none";
defparam \OUT[103]~I .oe_sync_reset = "none";
defparam \OUT[103]~I .operation_mode = "output";
defparam \OUT[103]~I .output_async_reset = "none";
defparam \OUT[103]~I .output_power_up = "low";
defparam \OUT[103]~I .output_register_mode = "none";
defparam \OUT[103]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[102]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[102]));
// synopsys translate_off
defparam \OUT[102]~I .input_async_reset = "none";
defparam \OUT[102]~I .input_power_up = "low";
defparam \OUT[102]~I .input_register_mode = "none";
defparam \OUT[102]~I .input_sync_reset = "none";
defparam \OUT[102]~I .oe_async_reset = "none";
defparam \OUT[102]~I .oe_power_up = "low";
defparam \OUT[102]~I .oe_register_mode = "none";
defparam \OUT[102]~I .oe_sync_reset = "none";
defparam \OUT[102]~I .operation_mode = "output";
defparam \OUT[102]~I .output_async_reset = "none";
defparam \OUT[102]~I .output_power_up = "low";
defparam \OUT[102]~I .output_register_mode = "none";
defparam \OUT[102]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[101]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[101]));
// synopsys translate_off
defparam \OUT[101]~I .input_async_reset = "none";
defparam \OUT[101]~I .input_power_up = "low";
defparam \OUT[101]~I .input_register_mode = "none";
defparam \OUT[101]~I .input_sync_reset = "none";
defparam \OUT[101]~I .oe_async_reset = "none";
defparam \OUT[101]~I .oe_power_up = "low";
defparam \OUT[101]~I .oe_register_mode = "none";
defparam \OUT[101]~I .oe_sync_reset = "none";
defparam \OUT[101]~I .operation_mode = "output";
defparam \OUT[101]~I .output_async_reset = "none";
defparam \OUT[101]~I .output_power_up = "low";
defparam \OUT[101]~I .output_register_mode = "none";
defparam \OUT[101]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[100]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[100]));
// synopsys translate_off
defparam \OUT[100]~I .input_async_reset = "none";
defparam \OUT[100]~I .input_power_up = "low";
defparam \OUT[100]~I .input_register_mode = "none";
defparam \OUT[100]~I .input_sync_reset = "none";
defparam \OUT[100]~I .oe_async_reset = "none";
defparam \OUT[100]~I .oe_power_up = "low";
defparam \OUT[100]~I .oe_register_mode = "none";
defparam \OUT[100]~I .oe_sync_reset = "none";
defparam \OUT[100]~I .operation_mode = "output";
defparam \OUT[100]~I .output_async_reset = "none";
defparam \OUT[100]~I .output_power_up = "low";
defparam \OUT[100]~I .output_register_mode = "none";
defparam \OUT[100]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[99]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[99]));
// synopsys translate_off
defparam \OUT[99]~I .input_async_reset = "none";
defparam \OUT[99]~I .input_power_up = "low";
defparam \OUT[99]~I .input_register_mode = "none";
defparam \OUT[99]~I .input_sync_reset = "none";
defparam \OUT[99]~I .oe_async_reset = "none";
defparam \OUT[99]~I .oe_power_up = "low";
defparam \OUT[99]~I .oe_register_mode = "none";
defparam \OUT[99]~I .oe_sync_reset = "none";
defparam \OUT[99]~I .operation_mode = "output";
defparam \OUT[99]~I .output_async_reset = "none";
defparam \OUT[99]~I .output_power_up = "low";
defparam \OUT[99]~I .output_register_mode = "none";
defparam \OUT[99]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[98]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[98]));
// synopsys translate_off
defparam \OUT[98]~I .input_async_reset = "none";
defparam \OUT[98]~I .input_power_up = "low";
defparam \OUT[98]~I .input_register_mode = "none";
defparam \OUT[98]~I .input_sync_reset = "none";
defparam \OUT[98]~I .oe_async_reset = "none";
defparam \OUT[98]~I .oe_power_up = "low";
defparam \OUT[98]~I .oe_register_mode = "none";
defparam \OUT[98]~I .oe_sync_reset = "none";
defparam \OUT[98]~I .operation_mode = "output";
defparam \OUT[98]~I .output_async_reset = "none";
defparam \OUT[98]~I .output_power_up = "low";
defparam \OUT[98]~I .output_register_mode = "none";
defparam \OUT[98]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[97]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[97]));
// synopsys translate_off
defparam \OUT[97]~I .input_async_reset = "none";
defparam \OUT[97]~I .input_power_up = "low";
defparam \OUT[97]~I .input_register_mode = "none";
defparam \OUT[97]~I .input_sync_reset = "none";
defparam \OUT[97]~I .oe_async_reset = "none";
defparam \OUT[97]~I .oe_power_up = "low";
defparam \OUT[97]~I .oe_register_mode = "none";
defparam \OUT[97]~I .oe_sync_reset = "none";
defparam \OUT[97]~I .operation_mode = "output";
defparam \OUT[97]~I .output_async_reset = "none";
defparam \OUT[97]~I .output_power_up = "low";
defparam \OUT[97]~I .output_register_mode = "none";
defparam \OUT[97]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[96]~I (
	.datain(\inst3|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[96]));
// synopsys translate_off
defparam \OUT[96]~I .input_async_reset = "none";
defparam \OUT[96]~I .input_power_up = "low";
defparam \OUT[96]~I .input_register_mode = "none";
defparam \OUT[96]~I .input_sync_reset = "none";
defparam \OUT[96]~I .oe_async_reset = "none";
defparam \OUT[96]~I .oe_power_up = "low";
defparam \OUT[96]~I .oe_register_mode = "none";
defparam \OUT[96]~I .oe_sync_reset = "none";
defparam \OUT[96]~I .operation_mode = "output";
defparam \OUT[96]~I .output_async_reset = "none";
defparam \OUT[96]~I .output_power_up = "low";
defparam \OUT[96]~I .output_register_mode = "none";
defparam \OUT[96]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[95]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[95]));
// synopsys translate_off
defparam \OUT[95]~I .input_async_reset = "none";
defparam \OUT[95]~I .input_power_up = "low";
defparam \OUT[95]~I .input_register_mode = "none";
defparam \OUT[95]~I .input_sync_reset = "none";
defparam \OUT[95]~I .oe_async_reset = "none";
defparam \OUT[95]~I .oe_power_up = "low";
defparam \OUT[95]~I .oe_register_mode = "none";
defparam \OUT[95]~I .oe_sync_reset = "none";
defparam \OUT[95]~I .operation_mode = "output";
defparam \OUT[95]~I .output_async_reset = "none";
defparam \OUT[95]~I .output_power_up = "low";
defparam \OUT[95]~I .output_register_mode = "none";
defparam \OUT[95]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[94]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[94]));
// synopsys translate_off
defparam \OUT[94]~I .input_async_reset = "none";
defparam \OUT[94]~I .input_power_up = "low";
defparam \OUT[94]~I .input_register_mode = "none";
defparam \OUT[94]~I .input_sync_reset = "none";
defparam \OUT[94]~I .oe_async_reset = "none";
defparam \OUT[94]~I .oe_power_up = "low";
defparam \OUT[94]~I .oe_register_mode = "none";
defparam \OUT[94]~I .oe_sync_reset = "none";
defparam \OUT[94]~I .operation_mode = "output";
defparam \OUT[94]~I .output_async_reset = "none";
defparam \OUT[94]~I .output_power_up = "low";
defparam \OUT[94]~I .output_register_mode = "none";
defparam \OUT[94]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[93]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[93]));
// synopsys translate_off
defparam \OUT[93]~I .input_async_reset = "none";
defparam \OUT[93]~I .input_power_up = "low";
defparam \OUT[93]~I .input_register_mode = "none";
defparam \OUT[93]~I .input_sync_reset = "none";
defparam \OUT[93]~I .oe_async_reset = "none";
defparam \OUT[93]~I .oe_power_up = "low";
defparam \OUT[93]~I .oe_register_mode = "none";
defparam \OUT[93]~I .oe_sync_reset = "none";
defparam \OUT[93]~I .operation_mode = "output";
defparam \OUT[93]~I .output_async_reset = "none";
defparam \OUT[93]~I .output_power_up = "low";
defparam \OUT[93]~I .output_register_mode = "none";
defparam \OUT[93]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[92]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[92]));
// synopsys translate_off
defparam \OUT[92]~I .input_async_reset = "none";
defparam \OUT[92]~I .input_power_up = "low";
defparam \OUT[92]~I .input_register_mode = "none";
defparam \OUT[92]~I .input_sync_reset = "none";
defparam \OUT[92]~I .oe_async_reset = "none";
defparam \OUT[92]~I .oe_power_up = "low";
defparam \OUT[92]~I .oe_register_mode = "none";
defparam \OUT[92]~I .oe_sync_reset = "none";
defparam \OUT[92]~I .operation_mode = "output";
defparam \OUT[92]~I .output_async_reset = "none";
defparam \OUT[92]~I .output_power_up = "low";
defparam \OUT[92]~I .output_register_mode = "none";
defparam \OUT[92]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[91]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[91]));
// synopsys translate_off
defparam \OUT[91]~I .input_async_reset = "none";
defparam \OUT[91]~I .input_power_up = "low";
defparam \OUT[91]~I .input_register_mode = "none";
defparam \OUT[91]~I .input_sync_reset = "none";
defparam \OUT[91]~I .oe_async_reset = "none";
defparam \OUT[91]~I .oe_power_up = "low";
defparam \OUT[91]~I .oe_register_mode = "none";
defparam \OUT[91]~I .oe_sync_reset = "none";
defparam \OUT[91]~I .operation_mode = "output";
defparam \OUT[91]~I .output_async_reset = "none";
defparam \OUT[91]~I .output_power_up = "low";
defparam \OUT[91]~I .output_register_mode = "none";
defparam \OUT[91]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[90]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[90]));
// synopsys translate_off
defparam \OUT[90]~I .input_async_reset = "none";
defparam \OUT[90]~I .input_power_up = "low";
defparam \OUT[90]~I .input_register_mode = "none";
defparam \OUT[90]~I .input_sync_reset = "none";
defparam \OUT[90]~I .oe_async_reset = "none";
defparam \OUT[90]~I .oe_power_up = "low";
defparam \OUT[90]~I .oe_register_mode = "none";
defparam \OUT[90]~I .oe_sync_reset = "none";
defparam \OUT[90]~I .operation_mode = "output";
defparam \OUT[90]~I .output_async_reset = "none";
defparam \OUT[90]~I .output_power_up = "low";
defparam \OUT[90]~I .output_register_mode = "none";
defparam \OUT[90]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[89]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[89]));
// synopsys translate_off
defparam \OUT[89]~I .input_async_reset = "none";
defparam \OUT[89]~I .input_power_up = "low";
defparam \OUT[89]~I .input_register_mode = "none";
defparam \OUT[89]~I .input_sync_reset = "none";
defparam \OUT[89]~I .oe_async_reset = "none";
defparam \OUT[89]~I .oe_power_up = "low";
defparam \OUT[89]~I .oe_register_mode = "none";
defparam \OUT[89]~I .oe_sync_reset = "none";
defparam \OUT[89]~I .operation_mode = "output";
defparam \OUT[89]~I .output_async_reset = "none";
defparam \OUT[89]~I .output_power_up = "low";
defparam \OUT[89]~I .output_register_mode = "none";
defparam \OUT[89]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[88]~I (
	.datain(\inst4|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[88]));
// synopsys translate_off
defparam \OUT[88]~I .input_async_reset = "none";
defparam \OUT[88]~I .input_power_up = "low";
defparam \OUT[88]~I .input_register_mode = "none";
defparam \OUT[88]~I .input_sync_reset = "none";
defparam \OUT[88]~I .oe_async_reset = "none";
defparam \OUT[88]~I .oe_power_up = "low";
defparam \OUT[88]~I .oe_register_mode = "none";
defparam \OUT[88]~I .oe_sync_reset = "none";
defparam \OUT[88]~I .operation_mode = "output";
defparam \OUT[88]~I .output_async_reset = "none";
defparam \OUT[88]~I .output_power_up = "low";
defparam \OUT[88]~I .output_register_mode = "none";
defparam \OUT[88]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[87]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[87]));
// synopsys translate_off
defparam \OUT[87]~I .input_async_reset = "none";
defparam \OUT[87]~I .input_power_up = "low";
defparam \OUT[87]~I .input_register_mode = "none";
defparam \OUT[87]~I .input_sync_reset = "none";
defparam \OUT[87]~I .oe_async_reset = "none";
defparam \OUT[87]~I .oe_power_up = "low";
defparam \OUT[87]~I .oe_register_mode = "none";
defparam \OUT[87]~I .oe_sync_reset = "none";
defparam \OUT[87]~I .operation_mode = "output";
defparam \OUT[87]~I .output_async_reset = "none";
defparam \OUT[87]~I .output_power_up = "low";
defparam \OUT[87]~I .output_register_mode = "none";
defparam \OUT[87]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[86]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[86]));
// synopsys translate_off
defparam \OUT[86]~I .input_async_reset = "none";
defparam \OUT[86]~I .input_power_up = "low";
defparam \OUT[86]~I .input_register_mode = "none";
defparam \OUT[86]~I .input_sync_reset = "none";
defparam \OUT[86]~I .oe_async_reset = "none";
defparam \OUT[86]~I .oe_power_up = "low";
defparam \OUT[86]~I .oe_register_mode = "none";
defparam \OUT[86]~I .oe_sync_reset = "none";
defparam \OUT[86]~I .operation_mode = "output";
defparam \OUT[86]~I .output_async_reset = "none";
defparam \OUT[86]~I .output_power_up = "low";
defparam \OUT[86]~I .output_register_mode = "none";
defparam \OUT[86]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[85]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[85]));
// synopsys translate_off
defparam \OUT[85]~I .input_async_reset = "none";
defparam \OUT[85]~I .input_power_up = "low";
defparam \OUT[85]~I .input_register_mode = "none";
defparam \OUT[85]~I .input_sync_reset = "none";
defparam \OUT[85]~I .oe_async_reset = "none";
defparam \OUT[85]~I .oe_power_up = "low";
defparam \OUT[85]~I .oe_register_mode = "none";
defparam \OUT[85]~I .oe_sync_reset = "none";
defparam \OUT[85]~I .operation_mode = "output";
defparam \OUT[85]~I .output_async_reset = "none";
defparam \OUT[85]~I .output_power_up = "low";
defparam \OUT[85]~I .output_register_mode = "none";
defparam \OUT[85]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[84]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[84]));
// synopsys translate_off
defparam \OUT[84]~I .input_async_reset = "none";
defparam \OUT[84]~I .input_power_up = "low";
defparam \OUT[84]~I .input_register_mode = "none";
defparam \OUT[84]~I .input_sync_reset = "none";
defparam \OUT[84]~I .oe_async_reset = "none";
defparam \OUT[84]~I .oe_power_up = "low";
defparam \OUT[84]~I .oe_register_mode = "none";
defparam \OUT[84]~I .oe_sync_reset = "none";
defparam \OUT[84]~I .operation_mode = "output";
defparam \OUT[84]~I .output_async_reset = "none";
defparam \OUT[84]~I .output_power_up = "low";
defparam \OUT[84]~I .output_register_mode = "none";
defparam \OUT[84]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[83]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[83]));
// synopsys translate_off
defparam \OUT[83]~I .input_async_reset = "none";
defparam \OUT[83]~I .input_power_up = "low";
defparam \OUT[83]~I .input_register_mode = "none";
defparam \OUT[83]~I .input_sync_reset = "none";
defparam \OUT[83]~I .oe_async_reset = "none";
defparam \OUT[83]~I .oe_power_up = "low";
defparam \OUT[83]~I .oe_register_mode = "none";
defparam \OUT[83]~I .oe_sync_reset = "none";
defparam \OUT[83]~I .operation_mode = "output";
defparam \OUT[83]~I .output_async_reset = "none";
defparam \OUT[83]~I .output_power_up = "low";
defparam \OUT[83]~I .output_register_mode = "none";
defparam \OUT[83]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[82]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[82]));
// synopsys translate_off
defparam \OUT[82]~I .input_async_reset = "none";
defparam \OUT[82]~I .input_power_up = "low";
defparam \OUT[82]~I .input_register_mode = "none";
defparam \OUT[82]~I .input_sync_reset = "none";
defparam \OUT[82]~I .oe_async_reset = "none";
defparam \OUT[82]~I .oe_power_up = "low";
defparam \OUT[82]~I .oe_register_mode = "none";
defparam \OUT[82]~I .oe_sync_reset = "none";
defparam \OUT[82]~I .operation_mode = "output";
defparam \OUT[82]~I .output_async_reset = "none";
defparam \OUT[82]~I .output_power_up = "low";
defparam \OUT[82]~I .output_register_mode = "none";
defparam \OUT[82]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[81]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[81]));
// synopsys translate_off
defparam \OUT[81]~I .input_async_reset = "none";
defparam \OUT[81]~I .input_power_up = "low";
defparam \OUT[81]~I .input_register_mode = "none";
defparam \OUT[81]~I .input_sync_reset = "none";
defparam \OUT[81]~I .oe_async_reset = "none";
defparam \OUT[81]~I .oe_power_up = "low";
defparam \OUT[81]~I .oe_register_mode = "none";
defparam \OUT[81]~I .oe_sync_reset = "none";
defparam \OUT[81]~I .operation_mode = "output";
defparam \OUT[81]~I .output_async_reset = "none";
defparam \OUT[81]~I .output_power_up = "low";
defparam \OUT[81]~I .output_register_mode = "none";
defparam \OUT[81]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[80]~I (
	.datain(\inst5|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[80]));
// synopsys translate_off
defparam \OUT[80]~I .input_async_reset = "none";
defparam \OUT[80]~I .input_power_up = "low";
defparam \OUT[80]~I .input_register_mode = "none";
defparam \OUT[80]~I .input_sync_reset = "none";
defparam \OUT[80]~I .oe_async_reset = "none";
defparam \OUT[80]~I .oe_power_up = "low";
defparam \OUT[80]~I .oe_register_mode = "none";
defparam \OUT[80]~I .oe_sync_reset = "none";
defparam \OUT[80]~I .operation_mode = "output";
defparam \OUT[80]~I .output_async_reset = "none";
defparam \OUT[80]~I .output_power_up = "low";
defparam \OUT[80]~I .output_register_mode = "none";
defparam \OUT[80]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[79]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[79]));
// synopsys translate_off
defparam \OUT[79]~I .input_async_reset = "none";
defparam \OUT[79]~I .input_power_up = "low";
defparam \OUT[79]~I .input_register_mode = "none";
defparam \OUT[79]~I .input_sync_reset = "none";
defparam \OUT[79]~I .oe_async_reset = "none";
defparam \OUT[79]~I .oe_power_up = "low";
defparam \OUT[79]~I .oe_register_mode = "none";
defparam \OUT[79]~I .oe_sync_reset = "none";
defparam \OUT[79]~I .operation_mode = "output";
defparam \OUT[79]~I .output_async_reset = "none";
defparam \OUT[79]~I .output_power_up = "low";
defparam \OUT[79]~I .output_register_mode = "none";
defparam \OUT[79]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[78]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[78]));
// synopsys translate_off
defparam \OUT[78]~I .input_async_reset = "none";
defparam \OUT[78]~I .input_power_up = "low";
defparam \OUT[78]~I .input_register_mode = "none";
defparam \OUT[78]~I .input_sync_reset = "none";
defparam \OUT[78]~I .oe_async_reset = "none";
defparam \OUT[78]~I .oe_power_up = "low";
defparam \OUT[78]~I .oe_register_mode = "none";
defparam \OUT[78]~I .oe_sync_reset = "none";
defparam \OUT[78]~I .operation_mode = "output";
defparam \OUT[78]~I .output_async_reset = "none";
defparam \OUT[78]~I .output_power_up = "low";
defparam \OUT[78]~I .output_register_mode = "none";
defparam \OUT[78]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[77]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[77]));
// synopsys translate_off
defparam \OUT[77]~I .input_async_reset = "none";
defparam \OUT[77]~I .input_power_up = "low";
defparam \OUT[77]~I .input_register_mode = "none";
defparam \OUT[77]~I .input_sync_reset = "none";
defparam \OUT[77]~I .oe_async_reset = "none";
defparam \OUT[77]~I .oe_power_up = "low";
defparam \OUT[77]~I .oe_register_mode = "none";
defparam \OUT[77]~I .oe_sync_reset = "none";
defparam \OUT[77]~I .operation_mode = "output";
defparam \OUT[77]~I .output_async_reset = "none";
defparam \OUT[77]~I .output_power_up = "low";
defparam \OUT[77]~I .output_register_mode = "none";
defparam \OUT[77]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[76]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[76]));
// synopsys translate_off
defparam \OUT[76]~I .input_async_reset = "none";
defparam \OUT[76]~I .input_power_up = "low";
defparam \OUT[76]~I .input_register_mode = "none";
defparam \OUT[76]~I .input_sync_reset = "none";
defparam \OUT[76]~I .oe_async_reset = "none";
defparam \OUT[76]~I .oe_power_up = "low";
defparam \OUT[76]~I .oe_register_mode = "none";
defparam \OUT[76]~I .oe_sync_reset = "none";
defparam \OUT[76]~I .operation_mode = "output";
defparam \OUT[76]~I .output_async_reset = "none";
defparam \OUT[76]~I .output_power_up = "low";
defparam \OUT[76]~I .output_register_mode = "none";
defparam \OUT[76]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[75]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[75]));
// synopsys translate_off
defparam \OUT[75]~I .input_async_reset = "none";
defparam \OUT[75]~I .input_power_up = "low";
defparam \OUT[75]~I .input_register_mode = "none";
defparam \OUT[75]~I .input_sync_reset = "none";
defparam \OUT[75]~I .oe_async_reset = "none";
defparam \OUT[75]~I .oe_power_up = "low";
defparam \OUT[75]~I .oe_register_mode = "none";
defparam \OUT[75]~I .oe_sync_reset = "none";
defparam \OUT[75]~I .operation_mode = "output";
defparam \OUT[75]~I .output_async_reset = "none";
defparam \OUT[75]~I .output_power_up = "low";
defparam \OUT[75]~I .output_register_mode = "none";
defparam \OUT[75]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[74]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[74]));
// synopsys translate_off
defparam \OUT[74]~I .input_async_reset = "none";
defparam \OUT[74]~I .input_power_up = "low";
defparam \OUT[74]~I .input_register_mode = "none";
defparam \OUT[74]~I .input_sync_reset = "none";
defparam \OUT[74]~I .oe_async_reset = "none";
defparam \OUT[74]~I .oe_power_up = "low";
defparam \OUT[74]~I .oe_register_mode = "none";
defparam \OUT[74]~I .oe_sync_reset = "none";
defparam \OUT[74]~I .operation_mode = "output";
defparam \OUT[74]~I .output_async_reset = "none";
defparam \OUT[74]~I .output_power_up = "low";
defparam \OUT[74]~I .output_register_mode = "none";
defparam \OUT[74]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[73]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[73]));
// synopsys translate_off
defparam \OUT[73]~I .input_async_reset = "none";
defparam \OUT[73]~I .input_power_up = "low";
defparam \OUT[73]~I .input_register_mode = "none";
defparam \OUT[73]~I .input_sync_reset = "none";
defparam \OUT[73]~I .oe_async_reset = "none";
defparam \OUT[73]~I .oe_power_up = "low";
defparam \OUT[73]~I .oe_register_mode = "none";
defparam \OUT[73]~I .oe_sync_reset = "none";
defparam \OUT[73]~I .operation_mode = "output";
defparam \OUT[73]~I .output_async_reset = "none";
defparam \OUT[73]~I .output_power_up = "low";
defparam \OUT[73]~I .output_register_mode = "none";
defparam \OUT[73]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[72]~I (
	.datain(\inst6|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[72]));
// synopsys translate_off
defparam \OUT[72]~I .input_async_reset = "none";
defparam \OUT[72]~I .input_power_up = "low";
defparam \OUT[72]~I .input_register_mode = "none";
defparam \OUT[72]~I .input_sync_reset = "none";
defparam \OUT[72]~I .oe_async_reset = "none";
defparam \OUT[72]~I .oe_power_up = "low";
defparam \OUT[72]~I .oe_register_mode = "none";
defparam \OUT[72]~I .oe_sync_reset = "none";
defparam \OUT[72]~I .operation_mode = "output";
defparam \OUT[72]~I .output_async_reset = "none";
defparam \OUT[72]~I .output_power_up = "low";
defparam \OUT[72]~I .output_register_mode = "none";
defparam \OUT[72]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[71]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[71]));
// synopsys translate_off
defparam \OUT[71]~I .input_async_reset = "none";
defparam \OUT[71]~I .input_power_up = "low";
defparam \OUT[71]~I .input_register_mode = "none";
defparam \OUT[71]~I .input_sync_reset = "none";
defparam \OUT[71]~I .oe_async_reset = "none";
defparam \OUT[71]~I .oe_power_up = "low";
defparam \OUT[71]~I .oe_register_mode = "none";
defparam \OUT[71]~I .oe_sync_reset = "none";
defparam \OUT[71]~I .operation_mode = "output";
defparam \OUT[71]~I .output_async_reset = "none";
defparam \OUT[71]~I .output_power_up = "low";
defparam \OUT[71]~I .output_register_mode = "none";
defparam \OUT[71]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[70]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[70]));
// synopsys translate_off
defparam \OUT[70]~I .input_async_reset = "none";
defparam \OUT[70]~I .input_power_up = "low";
defparam \OUT[70]~I .input_register_mode = "none";
defparam \OUT[70]~I .input_sync_reset = "none";
defparam \OUT[70]~I .oe_async_reset = "none";
defparam \OUT[70]~I .oe_power_up = "low";
defparam \OUT[70]~I .oe_register_mode = "none";
defparam \OUT[70]~I .oe_sync_reset = "none";
defparam \OUT[70]~I .operation_mode = "output";
defparam \OUT[70]~I .output_async_reset = "none";
defparam \OUT[70]~I .output_power_up = "low";
defparam \OUT[70]~I .output_register_mode = "none";
defparam \OUT[70]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[69]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[69]));
// synopsys translate_off
defparam \OUT[69]~I .input_async_reset = "none";
defparam \OUT[69]~I .input_power_up = "low";
defparam \OUT[69]~I .input_register_mode = "none";
defparam \OUT[69]~I .input_sync_reset = "none";
defparam \OUT[69]~I .oe_async_reset = "none";
defparam \OUT[69]~I .oe_power_up = "low";
defparam \OUT[69]~I .oe_register_mode = "none";
defparam \OUT[69]~I .oe_sync_reset = "none";
defparam \OUT[69]~I .operation_mode = "output";
defparam \OUT[69]~I .output_async_reset = "none";
defparam \OUT[69]~I .output_power_up = "low";
defparam \OUT[69]~I .output_register_mode = "none";
defparam \OUT[69]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[68]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[68]));
// synopsys translate_off
defparam \OUT[68]~I .input_async_reset = "none";
defparam \OUT[68]~I .input_power_up = "low";
defparam \OUT[68]~I .input_register_mode = "none";
defparam \OUT[68]~I .input_sync_reset = "none";
defparam \OUT[68]~I .oe_async_reset = "none";
defparam \OUT[68]~I .oe_power_up = "low";
defparam \OUT[68]~I .oe_register_mode = "none";
defparam \OUT[68]~I .oe_sync_reset = "none";
defparam \OUT[68]~I .operation_mode = "output";
defparam \OUT[68]~I .output_async_reset = "none";
defparam \OUT[68]~I .output_power_up = "low";
defparam \OUT[68]~I .output_register_mode = "none";
defparam \OUT[68]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[67]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[67]));
// synopsys translate_off
defparam \OUT[67]~I .input_async_reset = "none";
defparam \OUT[67]~I .input_power_up = "low";
defparam \OUT[67]~I .input_register_mode = "none";
defparam \OUT[67]~I .input_sync_reset = "none";
defparam \OUT[67]~I .oe_async_reset = "none";
defparam \OUT[67]~I .oe_power_up = "low";
defparam \OUT[67]~I .oe_register_mode = "none";
defparam \OUT[67]~I .oe_sync_reset = "none";
defparam \OUT[67]~I .operation_mode = "output";
defparam \OUT[67]~I .output_async_reset = "none";
defparam \OUT[67]~I .output_power_up = "low";
defparam \OUT[67]~I .output_register_mode = "none";
defparam \OUT[67]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[66]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[66]));
// synopsys translate_off
defparam \OUT[66]~I .input_async_reset = "none";
defparam \OUT[66]~I .input_power_up = "low";
defparam \OUT[66]~I .input_register_mode = "none";
defparam \OUT[66]~I .input_sync_reset = "none";
defparam \OUT[66]~I .oe_async_reset = "none";
defparam \OUT[66]~I .oe_power_up = "low";
defparam \OUT[66]~I .oe_register_mode = "none";
defparam \OUT[66]~I .oe_sync_reset = "none";
defparam \OUT[66]~I .operation_mode = "output";
defparam \OUT[66]~I .output_async_reset = "none";
defparam \OUT[66]~I .output_power_up = "low";
defparam \OUT[66]~I .output_register_mode = "none";
defparam \OUT[66]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[65]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[65]));
// synopsys translate_off
defparam \OUT[65]~I .input_async_reset = "none";
defparam \OUT[65]~I .input_power_up = "low";
defparam \OUT[65]~I .input_register_mode = "none";
defparam \OUT[65]~I .input_sync_reset = "none";
defparam \OUT[65]~I .oe_async_reset = "none";
defparam \OUT[65]~I .oe_power_up = "low";
defparam \OUT[65]~I .oe_register_mode = "none";
defparam \OUT[65]~I .oe_sync_reset = "none";
defparam \OUT[65]~I .operation_mode = "output";
defparam \OUT[65]~I .output_async_reset = "none";
defparam \OUT[65]~I .output_power_up = "low";
defparam \OUT[65]~I .output_register_mode = "none";
defparam \OUT[65]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[64]~I (
	.datain(\inst7|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[64]));
// synopsys translate_off
defparam \OUT[64]~I .input_async_reset = "none";
defparam \OUT[64]~I .input_power_up = "low";
defparam \OUT[64]~I .input_register_mode = "none";
defparam \OUT[64]~I .input_sync_reset = "none";
defparam \OUT[64]~I .oe_async_reset = "none";
defparam \OUT[64]~I .oe_power_up = "low";
defparam \OUT[64]~I .oe_register_mode = "none";
defparam \OUT[64]~I .oe_sync_reset = "none";
defparam \OUT[64]~I .operation_mode = "output";
defparam \OUT[64]~I .output_async_reset = "none";
defparam \OUT[64]~I .output_power_up = "low";
defparam \OUT[64]~I .output_register_mode = "none";
defparam \OUT[64]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[63]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[63]));
// synopsys translate_off
defparam \OUT[63]~I .input_async_reset = "none";
defparam \OUT[63]~I .input_power_up = "low";
defparam \OUT[63]~I .input_register_mode = "none";
defparam \OUT[63]~I .input_sync_reset = "none";
defparam \OUT[63]~I .oe_async_reset = "none";
defparam \OUT[63]~I .oe_power_up = "low";
defparam \OUT[63]~I .oe_register_mode = "none";
defparam \OUT[63]~I .oe_sync_reset = "none";
defparam \OUT[63]~I .operation_mode = "output";
defparam \OUT[63]~I .output_async_reset = "none";
defparam \OUT[63]~I .output_power_up = "low";
defparam \OUT[63]~I .output_register_mode = "none";
defparam \OUT[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[62]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[62]));
// synopsys translate_off
defparam \OUT[62]~I .input_async_reset = "none";
defparam \OUT[62]~I .input_power_up = "low";
defparam \OUT[62]~I .input_register_mode = "none";
defparam \OUT[62]~I .input_sync_reset = "none";
defparam \OUT[62]~I .oe_async_reset = "none";
defparam \OUT[62]~I .oe_power_up = "low";
defparam \OUT[62]~I .oe_register_mode = "none";
defparam \OUT[62]~I .oe_sync_reset = "none";
defparam \OUT[62]~I .operation_mode = "output";
defparam \OUT[62]~I .output_async_reset = "none";
defparam \OUT[62]~I .output_power_up = "low";
defparam \OUT[62]~I .output_register_mode = "none";
defparam \OUT[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[61]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[61]));
// synopsys translate_off
defparam \OUT[61]~I .input_async_reset = "none";
defparam \OUT[61]~I .input_power_up = "low";
defparam \OUT[61]~I .input_register_mode = "none";
defparam \OUT[61]~I .input_sync_reset = "none";
defparam \OUT[61]~I .oe_async_reset = "none";
defparam \OUT[61]~I .oe_power_up = "low";
defparam \OUT[61]~I .oe_register_mode = "none";
defparam \OUT[61]~I .oe_sync_reset = "none";
defparam \OUT[61]~I .operation_mode = "output";
defparam \OUT[61]~I .output_async_reset = "none";
defparam \OUT[61]~I .output_power_up = "low";
defparam \OUT[61]~I .output_register_mode = "none";
defparam \OUT[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[60]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[60]));
// synopsys translate_off
defparam \OUT[60]~I .input_async_reset = "none";
defparam \OUT[60]~I .input_power_up = "low";
defparam \OUT[60]~I .input_register_mode = "none";
defparam \OUT[60]~I .input_sync_reset = "none";
defparam \OUT[60]~I .oe_async_reset = "none";
defparam \OUT[60]~I .oe_power_up = "low";
defparam \OUT[60]~I .oe_register_mode = "none";
defparam \OUT[60]~I .oe_sync_reset = "none";
defparam \OUT[60]~I .operation_mode = "output";
defparam \OUT[60]~I .output_async_reset = "none";
defparam \OUT[60]~I .output_power_up = "low";
defparam \OUT[60]~I .output_register_mode = "none";
defparam \OUT[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[59]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[59]));
// synopsys translate_off
defparam \OUT[59]~I .input_async_reset = "none";
defparam \OUT[59]~I .input_power_up = "low";
defparam \OUT[59]~I .input_register_mode = "none";
defparam \OUT[59]~I .input_sync_reset = "none";
defparam \OUT[59]~I .oe_async_reset = "none";
defparam \OUT[59]~I .oe_power_up = "low";
defparam \OUT[59]~I .oe_register_mode = "none";
defparam \OUT[59]~I .oe_sync_reset = "none";
defparam \OUT[59]~I .operation_mode = "output";
defparam \OUT[59]~I .output_async_reset = "none";
defparam \OUT[59]~I .output_power_up = "low";
defparam \OUT[59]~I .output_register_mode = "none";
defparam \OUT[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[58]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[58]));
// synopsys translate_off
defparam \OUT[58]~I .input_async_reset = "none";
defparam \OUT[58]~I .input_power_up = "low";
defparam \OUT[58]~I .input_register_mode = "none";
defparam \OUT[58]~I .input_sync_reset = "none";
defparam \OUT[58]~I .oe_async_reset = "none";
defparam \OUT[58]~I .oe_power_up = "low";
defparam \OUT[58]~I .oe_register_mode = "none";
defparam \OUT[58]~I .oe_sync_reset = "none";
defparam \OUT[58]~I .operation_mode = "output";
defparam \OUT[58]~I .output_async_reset = "none";
defparam \OUT[58]~I .output_power_up = "low";
defparam \OUT[58]~I .output_register_mode = "none";
defparam \OUT[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[57]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[57]));
// synopsys translate_off
defparam \OUT[57]~I .input_async_reset = "none";
defparam \OUT[57]~I .input_power_up = "low";
defparam \OUT[57]~I .input_register_mode = "none";
defparam \OUT[57]~I .input_sync_reset = "none";
defparam \OUT[57]~I .oe_async_reset = "none";
defparam \OUT[57]~I .oe_power_up = "low";
defparam \OUT[57]~I .oe_register_mode = "none";
defparam \OUT[57]~I .oe_sync_reset = "none";
defparam \OUT[57]~I .operation_mode = "output";
defparam \OUT[57]~I .output_async_reset = "none";
defparam \OUT[57]~I .output_power_up = "low";
defparam \OUT[57]~I .output_register_mode = "none";
defparam \OUT[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[56]~I (
	.datain(\inst8|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[56]));
// synopsys translate_off
defparam \OUT[56]~I .input_async_reset = "none";
defparam \OUT[56]~I .input_power_up = "low";
defparam \OUT[56]~I .input_register_mode = "none";
defparam \OUT[56]~I .input_sync_reset = "none";
defparam \OUT[56]~I .oe_async_reset = "none";
defparam \OUT[56]~I .oe_power_up = "low";
defparam \OUT[56]~I .oe_register_mode = "none";
defparam \OUT[56]~I .oe_sync_reset = "none";
defparam \OUT[56]~I .operation_mode = "output";
defparam \OUT[56]~I .output_async_reset = "none";
defparam \OUT[56]~I .output_power_up = "low";
defparam \OUT[56]~I .output_register_mode = "none";
defparam \OUT[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[55]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[55]));
// synopsys translate_off
defparam \OUT[55]~I .input_async_reset = "none";
defparam \OUT[55]~I .input_power_up = "low";
defparam \OUT[55]~I .input_register_mode = "none";
defparam \OUT[55]~I .input_sync_reset = "none";
defparam \OUT[55]~I .oe_async_reset = "none";
defparam \OUT[55]~I .oe_power_up = "low";
defparam \OUT[55]~I .oe_register_mode = "none";
defparam \OUT[55]~I .oe_sync_reset = "none";
defparam \OUT[55]~I .operation_mode = "output";
defparam \OUT[55]~I .output_async_reset = "none";
defparam \OUT[55]~I .output_power_up = "low";
defparam \OUT[55]~I .output_register_mode = "none";
defparam \OUT[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[54]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[54]));
// synopsys translate_off
defparam \OUT[54]~I .input_async_reset = "none";
defparam \OUT[54]~I .input_power_up = "low";
defparam \OUT[54]~I .input_register_mode = "none";
defparam \OUT[54]~I .input_sync_reset = "none";
defparam \OUT[54]~I .oe_async_reset = "none";
defparam \OUT[54]~I .oe_power_up = "low";
defparam \OUT[54]~I .oe_register_mode = "none";
defparam \OUT[54]~I .oe_sync_reset = "none";
defparam \OUT[54]~I .operation_mode = "output";
defparam \OUT[54]~I .output_async_reset = "none";
defparam \OUT[54]~I .output_power_up = "low";
defparam \OUT[54]~I .output_register_mode = "none";
defparam \OUT[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[53]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[53]));
// synopsys translate_off
defparam \OUT[53]~I .input_async_reset = "none";
defparam \OUT[53]~I .input_power_up = "low";
defparam \OUT[53]~I .input_register_mode = "none";
defparam \OUT[53]~I .input_sync_reset = "none";
defparam \OUT[53]~I .oe_async_reset = "none";
defparam \OUT[53]~I .oe_power_up = "low";
defparam \OUT[53]~I .oe_register_mode = "none";
defparam \OUT[53]~I .oe_sync_reset = "none";
defparam \OUT[53]~I .operation_mode = "output";
defparam \OUT[53]~I .output_async_reset = "none";
defparam \OUT[53]~I .output_power_up = "low";
defparam \OUT[53]~I .output_register_mode = "none";
defparam \OUT[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[52]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[52]));
// synopsys translate_off
defparam \OUT[52]~I .input_async_reset = "none";
defparam \OUT[52]~I .input_power_up = "low";
defparam \OUT[52]~I .input_register_mode = "none";
defparam \OUT[52]~I .input_sync_reset = "none";
defparam \OUT[52]~I .oe_async_reset = "none";
defparam \OUT[52]~I .oe_power_up = "low";
defparam \OUT[52]~I .oe_register_mode = "none";
defparam \OUT[52]~I .oe_sync_reset = "none";
defparam \OUT[52]~I .operation_mode = "output";
defparam \OUT[52]~I .output_async_reset = "none";
defparam \OUT[52]~I .output_power_up = "low";
defparam \OUT[52]~I .output_register_mode = "none";
defparam \OUT[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[51]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[51]));
// synopsys translate_off
defparam \OUT[51]~I .input_async_reset = "none";
defparam \OUT[51]~I .input_power_up = "low";
defparam \OUT[51]~I .input_register_mode = "none";
defparam \OUT[51]~I .input_sync_reset = "none";
defparam \OUT[51]~I .oe_async_reset = "none";
defparam \OUT[51]~I .oe_power_up = "low";
defparam \OUT[51]~I .oe_register_mode = "none";
defparam \OUT[51]~I .oe_sync_reset = "none";
defparam \OUT[51]~I .operation_mode = "output";
defparam \OUT[51]~I .output_async_reset = "none";
defparam \OUT[51]~I .output_power_up = "low";
defparam \OUT[51]~I .output_register_mode = "none";
defparam \OUT[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[50]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[50]));
// synopsys translate_off
defparam \OUT[50]~I .input_async_reset = "none";
defparam \OUT[50]~I .input_power_up = "low";
defparam \OUT[50]~I .input_register_mode = "none";
defparam \OUT[50]~I .input_sync_reset = "none";
defparam \OUT[50]~I .oe_async_reset = "none";
defparam \OUT[50]~I .oe_power_up = "low";
defparam \OUT[50]~I .oe_register_mode = "none";
defparam \OUT[50]~I .oe_sync_reset = "none";
defparam \OUT[50]~I .operation_mode = "output";
defparam \OUT[50]~I .output_async_reset = "none";
defparam \OUT[50]~I .output_power_up = "low";
defparam \OUT[50]~I .output_register_mode = "none";
defparam \OUT[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[49]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[49]));
// synopsys translate_off
defparam \OUT[49]~I .input_async_reset = "none";
defparam \OUT[49]~I .input_power_up = "low";
defparam \OUT[49]~I .input_register_mode = "none";
defparam \OUT[49]~I .input_sync_reset = "none";
defparam \OUT[49]~I .oe_async_reset = "none";
defparam \OUT[49]~I .oe_power_up = "low";
defparam \OUT[49]~I .oe_register_mode = "none";
defparam \OUT[49]~I .oe_sync_reset = "none";
defparam \OUT[49]~I .operation_mode = "output";
defparam \OUT[49]~I .output_async_reset = "none";
defparam \OUT[49]~I .output_power_up = "low";
defparam \OUT[49]~I .output_register_mode = "none";
defparam \OUT[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[48]~I (
	.datain(\inst9|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[48]));
// synopsys translate_off
defparam \OUT[48]~I .input_async_reset = "none";
defparam \OUT[48]~I .input_power_up = "low";
defparam \OUT[48]~I .input_register_mode = "none";
defparam \OUT[48]~I .input_sync_reset = "none";
defparam \OUT[48]~I .oe_async_reset = "none";
defparam \OUT[48]~I .oe_power_up = "low";
defparam \OUT[48]~I .oe_register_mode = "none";
defparam \OUT[48]~I .oe_sync_reset = "none";
defparam \OUT[48]~I .operation_mode = "output";
defparam \OUT[48]~I .output_async_reset = "none";
defparam \OUT[48]~I .output_power_up = "low";
defparam \OUT[48]~I .output_register_mode = "none";
defparam \OUT[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[47]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[47]));
// synopsys translate_off
defparam \OUT[47]~I .input_async_reset = "none";
defparam \OUT[47]~I .input_power_up = "low";
defparam \OUT[47]~I .input_register_mode = "none";
defparam \OUT[47]~I .input_sync_reset = "none";
defparam \OUT[47]~I .oe_async_reset = "none";
defparam \OUT[47]~I .oe_power_up = "low";
defparam \OUT[47]~I .oe_register_mode = "none";
defparam \OUT[47]~I .oe_sync_reset = "none";
defparam \OUT[47]~I .operation_mode = "output";
defparam \OUT[47]~I .output_async_reset = "none";
defparam \OUT[47]~I .output_power_up = "low";
defparam \OUT[47]~I .output_register_mode = "none";
defparam \OUT[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[46]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[46]));
// synopsys translate_off
defparam \OUT[46]~I .input_async_reset = "none";
defparam \OUT[46]~I .input_power_up = "low";
defparam \OUT[46]~I .input_register_mode = "none";
defparam \OUT[46]~I .input_sync_reset = "none";
defparam \OUT[46]~I .oe_async_reset = "none";
defparam \OUT[46]~I .oe_power_up = "low";
defparam \OUT[46]~I .oe_register_mode = "none";
defparam \OUT[46]~I .oe_sync_reset = "none";
defparam \OUT[46]~I .operation_mode = "output";
defparam \OUT[46]~I .output_async_reset = "none";
defparam \OUT[46]~I .output_power_up = "low";
defparam \OUT[46]~I .output_register_mode = "none";
defparam \OUT[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[45]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[45]));
// synopsys translate_off
defparam \OUT[45]~I .input_async_reset = "none";
defparam \OUT[45]~I .input_power_up = "low";
defparam \OUT[45]~I .input_register_mode = "none";
defparam \OUT[45]~I .input_sync_reset = "none";
defparam \OUT[45]~I .oe_async_reset = "none";
defparam \OUT[45]~I .oe_power_up = "low";
defparam \OUT[45]~I .oe_register_mode = "none";
defparam \OUT[45]~I .oe_sync_reset = "none";
defparam \OUT[45]~I .operation_mode = "output";
defparam \OUT[45]~I .output_async_reset = "none";
defparam \OUT[45]~I .output_power_up = "low";
defparam \OUT[45]~I .output_register_mode = "none";
defparam \OUT[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[44]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[44]));
// synopsys translate_off
defparam \OUT[44]~I .input_async_reset = "none";
defparam \OUT[44]~I .input_power_up = "low";
defparam \OUT[44]~I .input_register_mode = "none";
defparam \OUT[44]~I .input_sync_reset = "none";
defparam \OUT[44]~I .oe_async_reset = "none";
defparam \OUT[44]~I .oe_power_up = "low";
defparam \OUT[44]~I .oe_register_mode = "none";
defparam \OUT[44]~I .oe_sync_reset = "none";
defparam \OUT[44]~I .operation_mode = "output";
defparam \OUT[44]~I .output_async_reset = "none";
defparam \OUT[44]~I .output_power_up = "low";
defparam \OUT[44]~I .output_register_mode = "none";
defparam \OUT[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[43]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[43]));
// synopsys translate_off
defparam \OUT[43]~I .input_async_reset = "none";
defparam \OUT[43]~I .input_power_up = "low";
defparam \OUT[43]~I .input_register_mode = "none";
defparam \OUT[43]~I .input_sync_reset = "none";
defparam \OUT[43]~I .oe_async_reset = "none";
defparam \OUT[43]~I .oe_power_up = "low";
defparam \OUT[43]~I .oe_register_mode = "none";
defparam \OUT[43]~I .oe_sync_reset = "none";
defparam \OUT[43]~I .operation_mode = "output";
defparam \OUT[43]~I .output_async_reset = "none";
defparam \OUT[43]~I .output_power_up = "low";
defparam \OUT[43]~I .output_register_mode = "none";
defparam \OUT[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[42]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[42]));
// synopsys translate_off
defparam \OUT[42]~I .input_async_reset = "none";
defparam \OUT[42]~I .input_power_up = "low";
defparam \OUT[42]~I .input_register_mode = "none";
defparam \OUT[42]~I .input_sync_reset = "none";
defparam \OUT[42]~I .oe_async_reset = "none";
defparam \OUT[42]~I .oe_power_up = "low";
defparam \OUT[42]~I .oe_register_mode = "none";
defparam \OUT[42]~I .oe_sync_reset = "none";
defparam \OUT[42]~I .operation_mode = "output";
defparam \OUT[42]~I .output_async_reset = "none";
defparam \OUT[42]~I .output_power_up = "low";
defparam \OUT[42]~I .output_register_mode = "none";
defparam \OUT[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[41]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[41]));
// synopsys translate_off
defparam \OUT[41]~I .input_async_reset = "none";
defparam \OUT[41]~I .input_power_up = "low";
defparam \OUT[41]~I .input_register_mode = "none";
defparam \OUT[41]~I .input_sync_reset = "none";
defparam \OUT[41]~I .oe_async_reset = "none";
defparam \OUT[41]~I .oe_power_up = "low";
defparam \OUT[41]~I .oe_register_mode = "none";
defparam \OUT[41]~I .oe_sync_reset = "none";
defparam \OUT[41]~I .operation_mode = "output";
defparam \OUT[41]~I .output_async_reset = "none";
defparam \OUT[41]~I .output_power_up = "low";
defparam \OUT[41]~I .output_register_mode = "none";
defparam \OUT[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[40]~I (
	.datain(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[40]));
// synopsys translate_off
defparam \OUT[40]~I .input_async_reset = "none";
defparam \OUT[40]~I .input_power_up = "low";
defparam \OUT[40]~I .input_register_mode = "none";
defparam \OUT[40]~I .input_sync_reset = "none";
defparam \OUT[40]~I .oe_async_reset = "none";
defparam \OUT[40]~I .oe_power_up = "low";
defparam \OUT[40]~I .oe_register_mode = "none";
defparam \OUT[40]~I .oe_sync_reset = "none";
defparam \OUT[40]~I .operation_mode = "output";
defparam \OUT[40]~I .output_async_reset = "none";
defparam \OUT[40]~I .output_power_up = "low";
defparam \OUT[40]~I .output_register_mode = "none";
defparam \OUT[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[39]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[39]));
// synopsys translate_off
defparam \OUT[39]~I .input_async_reset = "none";
defparam \OUT[39]~I .input_power_up = "low";
defparam \OUT[39]~I .input_register_mode = "none";
defparam \OUT[39]~I .input_sync_reset = "none";
defparam \OUT[39]~I .oe_async_reset = "none";
defparam \OUT[39]~I .oe_power_up = "low";
defparam \OUT[39]~I .oe_register_mode = "none";
defparam \OUT[39]~I .oe_sync_reset = "none";
defparam \OUT[39]~I .operation_mode = "output";
defparam \OUT[39]~I .output_async_reset = "none";
defparam \OUT[39]~I .output_power_up = "low";
defparam \OUT[39]~I .output_register_mode = "none";
defparam \OUT[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[38]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[38]));
// synopsys translate_off
defparam \OUT[38]~I .input_async_reset = "none";
defparam \OUT[38]~I .input_power_up = "low";
defparam \OUT[38]~I .input_register_mode = "none";
defparam \OUT[38]~I .input_sync_reset = "none";
defparam \OUT[38]~I .oe_async_reset = "none";
defparam \OUT[38]~I .oe_power_up = "low";
defparam \OUT[38]~I .oe_register_mode = "none";
defparam \OUT[38]~I .oe_sync_reset = "none";
defparam \OUT[38]~I .operation_mode = "output";
defparam \OUT[38]~I .output_async_reset = "none";
defparam \OUT[38]~I .output_power_up = "low";
defparam \OUT[38]~I .output_register_mode = "none";
defparam \OUT[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[37]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[37]));
// synopsys translate_off
defparam \OUT[37]~I .input_async_reset = "none";
defparam \OUT[37]~I .input_power_up = "low";
defparam \OUT[37]~I .input_register_mode = "none";
defparam \OUT[37]~I .input_sync_reset = "none";
defparam \OUT[37]~I .oe_async_reset = "none";
defparam \OUT[37]~I .oe_power_up = "low";
defparam \OUT[37]~I .oe_register_mode = "none";
defparam \OUT[37]~I .oe_sync_reset = "none";
defparam \OUT[37]~I .operation_mode = "output";
defparam \OUT[37]~I .output_async_reset = "none";
defparam \OUT[37]~I .output_power_up = "low";
defparam \OUT[37]~I .output_register_mode = "none";
defparam \OUT[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[36]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[36]));
// synopsys translate_off
defparam \OUT[36]~I .input_async_reset = "none";
defparam \OUT[36]~I .input_power_up = "low";
defparam \OUT[36]~I .input_register_mode = "none";
defparam \OUT[36]~I .input_sync_reset = "none";
defparam \OUT[36]~I .oe_async_reset = "none";
defparam \OUT[36]~I .oe_power_up = "low";
defparam \OUT[36]~I .oe_register_mode = "none";
defparam \OUT[36]~I .oe_sync_reset = "none";
defparam \OUT[36]~I .operation_mode = "output";
defparam \OUT[36]~I .output_async_reset = "none";
defparam \OUT[36]~I .output_power_up = "low";
defparam \OUT[36]~I .output_register_mode = "none";
defparam \OUT[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[35]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[35]));
// synopsys translate_off
defparam \OUT[35]~I .input_async_reset = "none";
defparam \OUT[35]~I .input_power_up = "low";
defparam \OUT[35]~I .input_register_mode = "none";
defparam \OUT[35]~I .input_sync_reset = "none";
defparam \OUT[35]~I .oe_async_reset = "none";
defparam \OUT[35]~I .oe_power_up = "low";
defparam \OUT[35]~I .oe_register_mode = "none";
defparam \OUT[35]~I .oe_sync_reset = "none";
defparam \OUT[35]~I .operation_mode = "output";
defparam \OUT[35]~I .output_async_reset = "none";
defparam \OUT[35]~I .output_power_up = "low";
defparam \OUT[35]~I .output_register_mode = "none";
defparam \OUT[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[34]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[34]));
// synopsys translate_off
defparam \OUT[34]~I .input_async_reset = "none";
defparam \OUT[34]~I .input_power_up = "low";
defparam \OUT[34]~I .input_register_mode = "none";
defparam \OUT[34]~I .input_sync_reset = "none";
defparam \OUT[34]~I .oe_async_reset = "none";
defparam \OUT[34]~I .oe_power_up = "low";
defparam \OUT[34]~I .oe_register_mode = "none";
defparam \OUT[34]~I .oe_sync_reset = "none";
defparam \OUT[34]~I .operation_mode = "output";
defparam \OUT[34]~I .output_async_reset = "none";
defparam \OUT[34]~I .output_power_up = "low";
defparam \OUT[34]~I .output_register_mode = "none";
defparam \OUT[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[33]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[33]));
// synopsys translate_off
defparam \OUT[33]~I .input_async_reset = "none";
defparam \OUT[33]~I .input_power_up = "low";
defparam \OUT[33]~I .input_register_mode = "none";
defparam \OUT[33]~I .input_sync_reset = "none";
defparam \OUT[33]~I .oe_async_reset = "none";
defparam \OUT[33]~I .oe_power_up = "low";
defparam \OUT[33]~I .oe_register_mode = "none";
defparam \OUT[33]~I .oe_sync_reset = "none";
defparam \OUT[33]~I .operation_mode = "output";
defparam \OUT[33]~I .output_async_reset = "none";
defparam \OUT[33]~I .output_power_up = "low";
defparam \OUT[33]~I .output_register_mode = "none";
defparam \OUT[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[32]~I (
	.datain(\inst11|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[32]));
// synopsys translate_off
defparam \OUT[32]~I .input_async_reset = "none";
defparam \OUT[32]~I .input_power_up = "low";
defparam \OUT[32]~I .input_register_mode = "none";
defparam \OUT[32]~I .input_sync_reset = "none";
defparam \OUT[32]~I .oe_async_reset = "none";
defparam \OUT[32]~I .oe_power_up = "low";
defparam \OUT[32]~I .oe_register_mode = "none";
defparam \OUT[32]~I .oe_sync_reset = "none";
defparam \OUT[32]~I .operation_mode = "output";
defparam \OUT[32]~I .output_async_reset = "none";
defparam \OUT[32]~I .output_power_up = "low";
defparam \OUT[32]~I .output_register_mode = "none";
defparam \OUT[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[31]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[31]));
// synopsys translate_off
defparam \OUT[31]~I .input_async_reset = "none";
defparam \OUT[31]~I .input_power_up = "low";
defparam \OUT[31]~I .input_register_mode = "none";
defparam \OUT[31]~I .input_sync_reset = "none";
defparam \OUT[31]~I .oe_async_reset = "none";
defparam \OUT[31]~I .oe_power_up = "low";
defparam \OUT[31]~I .oe_register_mode = "none";
defparam \OUT[31]~I .oe_sync_reset = "none";
defparam \OUT[31]~I .operation_mode = "output";
defparam \OUT[31]~I .output_async_reset = "none";
defparam \OUT[31]~I .output_power_up = "low";
defparam \OUT[31]~I .output_register_mode = "none";
defparam \OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[30]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[30]));
// synopsys translate_off
defparam \OUT[30]~I .input_async_reset = "none";
defparam \OUT[30]~I .input_power_up = "low";
defparam \OUT[30]~I .input_register_mode = "none";
defparam \OUT[30]~I .input_sync_reset = "none";
defparam \OUT[30]~I .oe_async_reset = "none";
defparam \OUT[30]~I .oe_power_up = "low";
defparam \OUT[30]~I .oe_register_mode = "none";
defparam \OUT[30]~I .oe_sync_reset = "none";
defparam \OUT[30]~I .operation_mode = "output";
defparam \OUT[30]~I .output_async_reset = "none";
defparam \OUT[30]~I .output_power_up = "low";
defparam \OUT[30]~I .output_register_mode = "none";
defparam \OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[29]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[29]));
// synopsys translate_off
defparam \OUT[29]~I .input_async_reset = "none";
defparam \OUT[29]~I .input_power_up = "low";
defparam \OUT[29]~I .input_register_mode = "none";
defparam \OUT[29]~I .input_sync_reset = "none";
defparam \OUT[29]~I .oe_async_reset = "none";
defparam \OUT[29]~I .oe_power_up = "low";
defparam \OUT[29]~I .oe_register_mode = "none";
defparam \OUT[29]~I .oe_sync_reset = "none";
defparam \OUT[29]~I .operation_mode = "output";
defparam \OUT[29]~I .output_async_reset = "none";
defparam \OUT[29]~I .output_power_up = "low";
defparam \OUT[29]~I .output_register_mode = "none";
defparam \OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[28]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[28]));
// synopsys translate_off
defparam \OUT[28]~I .input_async_reset = "none";
defparam \OUT[28]~I .input_power_up = "low";
defparam \OUT[28]~I .input_register_mode = "none";
defparam \OUT[28]~I .input_sync_reset = "none";
defparam \OUT[28]~I .oe_async_reset = "none";
defparam \OUT[28]~I .oe_power_up = "low";
defparam \OUT[28]~I .oe_register_mode = "none";
defparam \OUT[28]~I .oe_sync_reset = "none";
defparam \OUT[28]~I .operation_mode = "output";
defparam \OUT[28]~I .output_async_reset = "none";
defparam \OUT[28]~I .output_power_up = "low";
defparam \OUT[28]~I .output_register_mode = "none";
defparam \OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[27]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[27]));
// synopsys translate_off
defparam \OUT[27]~I .input_async_reset = "none";
defparam \OUT[27]~I .input_power_up = "low";
defparam \OUT[27]~I .input_register_mode = "none";
defparam \OUT[27]~I .input_sync_reset = "none";
defparam \OUT[27]~I .oe_async_reset = "none";
defparam \OUT[27]~I .oe_power_up = "low";
defparam \OUT[27]~I .oe_register_mode = "none";
defparam \OUT[27]~I .oe_sync_reset = "none";
defparam \OUT[27]~I .operation_mode = "output";
defparam \OUT[27]~I .output_async_reset = "none";
defparam \OUT[27]~I .output_power_up = "low";
defparam \OUT[27]~I .output_register_mode = "none";
defparam \OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[26]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[26]));
// synopsys translate_off
defparam \OUT[26]~I .input_async_reset = "none";
defparam \OUT[26]~I .input_power_up = "low";
defparam \OUT[26]~I .input_register_mode = "none";
defparam \OUT[26]~I .input_sync_reset = "none";
defparam \OUT[26]~I .oe_async_reset = "none";
defparam \OUT[26]~I .oe_power_up = "low";
defparam \OUT[26]~I .oe_register_mode = "none";
defparam \OUT[26]~I .oe_sync_reset = "none";
defparam \OUT[26]~I .operation_mode = "output";
defparam \OUT[26]~I .output_async_reset = "none";
defparam \OUT[26]~I .output_power_up = "low";
defparam \OUT[26]~I .output_register_mode = "none";
defparam \OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[25]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[25]));
// synopsys translate_off
defparam \OUT[25]~I .input_async_reset = "none";
defparam \OUT[25]~I .input_power_up = "low";
defparam \OUT[25]~I .input_register_mode = "none";
defparam \OUT[25]~I .input_sync_reset = "none";
defparam \OUT[25]~I .oe_async_reset = "none";
defparam \OUT[25]~I .oe_power_up = "low";
defparam \OUT[25]~I .oe_register_mode = "none";
defparam \OUT[25]~I .oe_sync_reset = "none";
defparam \OUT[25]~I .operation_mode = "output";
defparam \OUT[25]~I .output_async_reset = "none";
defparam \OUT[25]~I .output_power_up = "low";
defparam \OUT[25]~I .output_register_mode = "none";
defparam \OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[24]~I (
	.datain(\inst12|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[24]));
// synopsys translate_off
defparam \OUT[24]~I .input_async_reset = "none";
defparam \OUT[24]~I .input_power_up = "low";
defparam \OUT[24]~I .input_register_mode = "none";
defparam \OUT[24]~I .input_sync_reset = "none";
defparam \OUT[24]~I .oe_async_reset = "none";
defparam \OUT[24]~I .oe_power_up = "low";
defparam \OUT[24]~I .oe_register_mode = "none";
defparam \OUT[24]~I .oe_sync_reset = "none";
defparam \OUT[24]~I .operation_mode = "output";
defparam \OUT[24]~I .output_async_reset = "none";
defparam \OUT[24]~I .output_power_up = "low";
defparam \OUT[24]~I .output_register_mode = "none";
defparam \OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[23]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[23]));
// synopsys translate_off
defparam \OUT[23]~I .input_async_reset = "none";
defparam \OUT[23]~I .input_power_up = "low";
defparam \OUT[23]~I .input_register_mode = "none";
defparam \OUT[23]~I .input_sync_reset = "none";
defparam \OUT[23]~I .oe_async_reset = "none";
defparam \OUT[23]~I .oe_power_up = "low";
defparam \OUT[23]~I .oe_register_mode = "none";
defparam \OUT[23]~I .oe_sync_reset = "none";
defparam \OUT[23]~I .operation_mode = "output";
defparam \OUT[23]~I .output_async_reset = "none";
defparam \OUT[23]~I .output_power_up = "low";
defparam \OUT[23]~I .output_register_mode = "none";
defparam \OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[22]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[22]));
// synopsys translate_off
defparam \OUT[22]~I .input_async_reset = "none";
defparam \OUT[22]~I .input_power_up = "low";
defparam \OUT[22]~I .input_register_mode = "none";
defparam \OUT[22]~I .input_sync_reset = "none";
defparam \OUT[22]~I .oe_async_reset = "none";
defparam \OUT[22]~I .oe_power_up = "low";
defparam \OUT[22]~I .oe_register_mode = "none";
defparam \OUT[22]~I .oe_sync_reset = "none";
defparam \OUT[22]~I .operation_mode = "output";
defparam \OUT[22]~I .output_async_reset = "none";
defparam \OUT[22]~I .output_power_up = "low";
defparam \OUT[22]~I .output_register_mode = "none";
defparam \OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[21]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[21]));
// synopsys translate_off
defparam \OUT[21]~I .input_async_reset = "none";
defparam \OUT[21]~I .input_power_up = "low";
defparam \OUT[21]~I .input_register_mode = "none";
defparam \OUT[21]~I .input_sync_reset = "none";
defparam \OUT[21]~I .oe_async_reset = "none";
defparam \OUT[21]~I .oe_power_up = "low";
defparam \OUT[21]~I .oe_register_mode = "none";
defparam \OUT[21]~I .oe_sync_reset = "none";
defparam \OUT[21]~I .operation_mode = "output";
defparam \OUT[21]~I .output_async_reset = "none";
defparam \OUT[21]~I .output_power_up = "low";
defparam \OUT[21]~I .output_register_mode = "none";
defparam \OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[20]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[20]));
// synopsys translate_off
defparam \OUT[20]~I .input_async_reset = "none";
defparam \OUT[20]~I .input_power_up = "low";
defparam \OUT[20]~I .input_register_mode = "none";
defparam \OUT[20]~I .input_sync_reset = "none";
defparam \OUT[20]~I .oe_async_reset = "none";
defparam \OUT[20]~I .oe_power_up = "low";
defparam \OUT[20]~I .oe_register_mode = "none";
defparam \OUT[20]~I .oe_sync_reset = "none";
defparam \OUT[20]~I .operation_mode = "output";
defparam \OUT[20]~I .output_async_reset = "none";
defparam \OUT[20]~I .output_power_up = "low";
defparam \OUT[20]~I .output_register_mode = "none";
defparam \OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[19]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[19]));
// synopsys translate_off
defparam \OUT[19]~I .input_async_reset = "none";
defparam \OUT[19]~I .input_power_up = "low";
defparam \OUT[19]~I .input_register_mode = "none";
defparam \OUT[19]~I .input_sync_reset = "none";
defparam \OUT[19]~I .oe_async_reset = "none";
defparam \OUT[19]~I .oe_power_up = "low";
defparam \OUT[19]~I .oe_register_mode = "none";
defparam \OUT[19]~I .oe_sync_reset = "none";
defparam \OUT[19]~I .operation_mode = "output";
defparam \OUT[19]~I .output_async_reset = "none";
defparam \OUT[19]~I .output_power_up = "low";
defparam \OUT[19]~I .output_register_mode = "none";
defparam \OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[18]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[18]));
// synopsys translate_off
defparam \OUT[18]~I .input_async_reset = "none";
defparam \OUT[18]~I .input_power_up = "low";
defparam \OUT[18]~I .input_register_mode = "none";
defparam \OUT[18]~I .input_sync_reset = "none";
defparam \OUT[18]~I .oe_async_reset = "none";
defparam \OUT[18]~I .oe_power_up = "low";
defparam \OUT[18]~I .oe_register_mode = "none";
defparam \OUT[18]~I .oe_sync_reset = "none";
defparam \OUT[18]~I .operation_mode = "output";
defparam \OUT[18]~I .output_async_reset = "none";
defparam \OUT[18]~I .output_power_up = "low";
defparam \OUT[18]~I .output_register_mode = "none";
defparam \OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[17]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[17]));
// synopsys translate_off
defparam \OUT[17]~I .input_async_reset = "none";
defparam \OUT[17]~I .input_power_up = "low";
defparam \OUT[17]~I .input_register_mode = "none";
defparam \OUT[17]~I .input_sync_reset = "none";
defparam \OUT[17]~I .oe_async_reset = "none";
defparam \OUT[17]~I .oe_power_up = "low";
defparam \OUT[17]~I .oe_register_mode = "none";
defparam \OUT[17]~I .oe_sync_reset = "none";
defparam \OUT[17]~I .operation_mode = "output";
defparam \OUT[17]~I .output_async_reset = "none";
defparam \OUT[17]~I .output_power_up = "low";
defparam \OUT[17]~I .output_register_mode = "none";
defparam \OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[16]~I (
	.datain(\inst13|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[16]));
// synopsys translate_off
defparam \OUT[16]~I .input_async_reset = "none";
defparam \OUT[16]~I .input_power_up = "low";
defparam \OUT[16]~I .input_register_mode = "none";
defparam \OUT[16]~I .input_sync_reset = "none";
defparam \OUT[16]~I .oe_async_reset = "none";
defparam \OUT[16]~I .oe_power_up = "low";
defparam \OUT[16]~I .oe_register_mode = "none";
defparam \OUT[16]~I .oe_sync_reset = "none";
defparam \OUT[16]~I .operation_mode = "output";
defparam \OUT[16]~I .output_async_reset = "none";
defparam \OUT[16]~I .output_power_up = "low";
defparam \OUT[16]~I .output_register_mode = "none";
defparam \OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[15]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[15]));
// synopsys translate_off
defparam \OUT[15]~I .input_async_reset = "none";
defparam \OUT[15]~I .input_power_up = "low";
defparam \OUT[15]~I .input_register_mode = "none";
defparam \OUT[15]~I .input_sync_reset = "none";
defparam \OUT[15]~I .oe_async_reset = "none";
defparam \OUT[15]~I .oe_power_up = "low";
defparam \OUT[15]~I .oe_register_mode = "none";
defparam \OUT[15]~I .oe_sync_reset = "none";
defparam \OUT[15]~I .operation_mode = "output";
defparam \OUT[15]~I .output_async_reset = "none";
defparam \OUT[15]~I .output_power_up = "low";
defparam \OUT[15]~I .output_register_mode = "none";
defparam \OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[14]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[14]));
// synopsys translate_off
defparam \OUT[14]~I .input_async_reset = "none";
defparam \OUT[14]~I .input_power_up = "low";
defparam \OUT[14]~I .input_register_mode = "none";
defparam \OUT[14]~I .input_sync_reset = "none";
defparam \OUT[14]~I .oe_async_reset = "none";
defparam \OUT[14]~I .oe_power_up = "low";
defparam \OUT[14]~I .oe_register_mode = "none";
defparam \OUT[14]~I .oe_sync_reset = "none";
defparam \OUT[14]~I .operation_mode = "output";
defparam \OUT[14]~I .output_async_reset = "none";
defparam \OUT[14]~I .output_power_up = "low";
defparam \OUT[14]~I .output_register_mode = "none";
defparam \OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[13]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[13]));
// synopsys translate_off
defparam \OUT[13]~I .input_async_reset = "none";
defparam \OUT[13]~I .input_power_up = "low";
defparam \OUT[13]~I .input_register_mode = "none";
defparam \OUT[13]~I .input_sync_reset = "none";
defparam \OUT[13]~I .oe_async_reset = "none";
defparam \OUT[13]~I .oe_power_up = "low";
defparam \OUT[13]~I .oe_register_mode = "none";
defparam \OUT[13]~I .oe_sync_reset = "none";
defparam \OUT[13]~I .operation_mode = "output";
defparam \OUT[13]~I .output_async_reset = "none";
defparam \OUT[13]~I .output_power_up = "low";
defparam \OUT[13]~I .output_register_mode = "none";
defparam \OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[12]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[12]));
// synopsys translate_off
defparam \OUT[12]~I .input_async_reset = "none";
defparam \OUT[12]~I .input_power_up = "low";
defparam \OUT[12]~I .input_register_mode = "none";
defparam \OUT[12]~I .input_sync_reset = "none";
defparam \OUT[12]~I .oe_async_reset = "none";
defparam \OUT[12]~I .oe_power_up = "low";
defparam \OUT[12]~I .oe_register_mode = "none";
defparam \OUT[12]~I .oe_sync_reset = "none";
defparam \OUT[12]~I .operation_mode = "output";
defparam \OUT[12]~I .output_async_reset = "none";
defparam \OUT[12]~I .output_power_up = "low";
defparam \OUT[12]~I .output_register_mode = "none";
defparam \OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[11]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[11]));
// synopsys translate_off
defparam \OUT[11]~I .input_async_reset = "none";
defparam \OUT[11]~I .input_power_up = "low";
defparam \OUT[11]~I .input_register_mode = "none";
defparam \OUT[11]~I .input_sync_reset = "none";
defparam \OUT[11]~I .oe_async_reset = "none";
defparam \OUT[11]~I .oe_power_up = "low";
defparam \OUT[11]~I .oe_register_mode = "none";
defparam \OUT[11]~I .oe_sync_reset = "none";
defparam \OUT[11]~I .operation_mode = "output";
defparam \OUT[11]~I .output_async_reset = "none";
defparam \OUT[11]~I .output_power_up = "low";
defparam \OUT[11]~I .output_register_mode = "none";
defparam \OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[10]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[10]));
// synopsys translate_off
defparam \OUT[10]~I .input_async_reset = "none";
defparam \OUT[10]~I .input_power_up = "low";
defparam \OUT[10]~I .input_register_mode = "none";
defparam \OUT[10]~I .input_sync_reset = "none";
defparam \OUT[10]~I .oe_async_reset = "none";
defparam \OUT[10]~I .oe_power_up = "low";
defparam \OUT[10]~I .oe_register_mode = "none";
defparam \OUT[10]~I .oe_sync_reset = "none";
defparam \OUT[10]~I .operation_mode = "output";
defparam \OUT[10]~I .output_async_reset = "none";
defparam \OUT[10]~I .output_power_up = "low";
defparam \OUT[10]~I .output_register_mode = "none";
defparam \OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[9]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[9]));
// synopsys translate_off
defparam \OUT[9]~I .input_async_reset = "none";
defparam \OUT[9]~I .input_power_up = "low";
defparam \OUT[9]~I .input_register_mode = "none";
defparam \OUT[9]~I .input_sync_reset = "none";
defparam \OUT[9]~I .oe_async_reset = "none";
defparam \OUT[9]~I .oe_power_up = "low";
defparam \OUT[9]~I .oe_register_mode = "none";
defparam \OUT[9]~I .oe_sync_reset = "none";
defparam \OUT[9]~I .operation_mode = "output";
defparam \OUT[9]~I .output_async_reset = "none";
defparam \OUT[9]~I .output_power_up = "low";
defparam \OUT[9]~I .output_register_mode = "none";
defparam \OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[8]~I (
	.datain(\inst14|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[8]));
// synopsys translate_off
defparam \OUT[8]~I .input_async_reset = "none";
defparam \OUT[8]~I .input_power_up = "low";
defparam \OUT[8]~I .input_register_mode = "none";
defparam \OUT[8]~I .input_sync_reset = "none";
defparam \OUT[8]~I .oe_async_reset = "none";
defparam \OUT[8]~I .oe_power_up = "low";
defparam \OUT[8]~I .oe_register_mode = "none";
defparam \OUT[8]~I .oe_sync_reset = "none";
defparam \OUT[8]~I .operation_mode = "output";
defparam \OUT[8]~I .output_async_reset = "none";
defparam \OUT[8]~I .output_power_up = "low";
defparam \OUT[8]~I .output_register_mode = "none";
defparam \OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[7]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[7]));
// synopsys translate_off
defparam \OUT[7]~I .input_async_reset = "none";
defparam \OUT[7]~I .input_power_up = "low";
defparam \OUT[7]~I .input_register_mode = "none";
defparam \OUT[7]~I .input_sync_reset = "none";
defparam \OUT[7]~I .oe_async_reset = "none";
defparam \OUT[7]~I .oe_power_up = "low";
defparam \OUT[7]~I .oe_register_mode = "none";
defparam \OUT[7]~I .oe_sync_reset = "none";
defparam \OUT[7]~I .operation_mode = "output";
defparam \OUT[7]~I .output_async_reset = "none";
defparam \OUT[7]~I .output_power_up = "low";
defparam \OUT[7]~I .output_register_mode = "none";
defparam \OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[6]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[6]));
// synopsys translate_off
defparam \OUT[6]~I .input_async_reset = "none";
defparam \OUT[6]~I .input_power_up = "low";
defparam \OUT[6]~I .input_register_mode = "none";
defparam \OUT[6]~I .input_sync_reset = "none";
defparam \OUT[6]~I .oe_async_reset = "none";
defparam \OUT[6]~I .oe_power_up = "low";
defparam \OUT[6]~I .oe_register_mode = "none";
defparam \OUT[6]~I .oe_sync_reset = "none";
defparam \OUT[6]~I .operation_mode = "output";
defparam \OUT[6]~I .output_async_reset = "none";
defparam \OUT[6]~I .output_power_up = "low";
defparam \OUT[6]~I .output_register_mode = "none";
defparam \OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[5]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[5]));
// synopsys translate_off
defparam \OUT[5]~I .input_async_reset = "none";
defparam \OUT[5]~I .input_power_up = "low";
defparam \OUT[5]~I .input_register_mode = "none";
defparam \OUT[5]~I .input_sync_reset = "none";
defparam \OUT[5]~I .oe_async_reset = "none";
defparam \OUT[5]~I .oe_power_up = "low";
defparam \OUT[5]~I .oe_register_mode = "none";
defparam \OUT[5]~I .oe_sync_reset = "none";
defparam \OUT[5]~I .operation_mode = "output";
defparam \OUT[5]~I .output_async_reset = "none";
defparam \OUT[5]~I .output_power_up = "low";
defparam \OUT[5]~I .output_register_mode = "none";
defparam \OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[4]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[4]));
// synopsys translate_off
defparam \OUT[4]~I .input_async_reset = "none";
defparam \OUT[4]~I .input_power_up = "low";
defparam \OUT[4]~I .input_register_mode = "none";
defparam \OUT[4]~I .input_sync_reset = "none";
defparam \OUT[4]~I .oe_async_reset = "none";
defparam \OUT[4]~I .oe_power_up = "low";
defparam \OUT[4]~I .oe_register_mode = "none";
defparam \OUT[4]~I .oe_sync_reset = "none";
defparam \OUT[4]~I .operation_mode = "output";
defparam \OUT[4]~I .output_async_reset = "none";
defparam \OUT[4]~I .output_power_up = "low";
defparam \OUT[4]~I .output_register_mode = "none";
defparam \OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[3]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[3]));
// synopsys translate_off
defparam \OUT[3]~I .input_async_reset = "none";
defparam \OUT[3]~I .input_power_up = "low";
defparam \OUT[3]~I .input_register_mode = "none";
defparam \OUT[3]~I .input_sync_reset = "none";
defparam \OUT[3]~I .oe_async_reset = "none";
defparam \OUT[3]~I .oe_power_up = "low";
defparam \OUT[3]~I .oe_register_mode = "none";
defparam \OUT[3]~I .oe_sync_reset = "none";
defparam \OUT[3]~I .operation_mode = "output";
defparam \OUT[3]~I .output_async_reset = "none";
defparam \OUT[3]~I .output_power_up = "low";
defparam \OUT[3]~I .output_register_mode = "none";
defparam \OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[2]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[2]));
// synopsys translate_off
defparam \OUT[2]~I .input_async_reset = "none";
defparam \OUT[2]~I .input_power_up = "low";
defparam \OUT[2]~I .input_register_mode = "none";
defparam \OUT[2]~I .input_sync_reset = "none";
defparam \OUT[2]~I .oe_async_reset = "none";
defparam \OUT[2]~I .oe_power_up = "low";
defparam \OUT[2]~I .oe_register_mode = "none";
defparam \OUT[2]~I .oe_sync_reset = "none";
defparam \OUT[2]~I .operation_mode = "output";
defparam \OUT[2]~I .output_async_reset = "none";
defparam \OUT[2]~I .output_power_up = "low";
defparam \OUT[2]~I .output_register_mode = "none";
defparam \OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[1]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[1]));
// synopsys translate_off
defparam \OUT[1]~I .input_async_reset = "none";
defparam \OUT[1]~I .input_power_up = "low";
defparam \OUT[1]~I .input_register_mode = "none";
defparam \OUT[1]~I .input_sync_reset = "none";
defparam \OUT[1]~I .oe_async_reset = "none";
defparam \OUT[1]~I .oe_power_up = "low";
defparam \OUT[1]~I .oe_register_mode = "none";
defparam \OUT[1]~I .oe_sync_reset = "none";
defparam \OUT[1]~I .operation_mode = "output";
defparam \OUT[1]~I .output_async_reset = "none";
defparam \OUT[1]~I .output_power_up = "low";
defparam \OUT[1]~I .output_register_mode = "none";
defparam \OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[0]~I (
	.datain(\inst15|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[0]));
// synopsys translate_off
defparam \OUT[0]~I .input_async_reset = "none";
defparam \OUT[0]~I .input_power_up = "low";
defparam \OUT[0]~I .input_register_mode = "none";
defparam \OUT[0]~I .input_sync_reset = "none";
defparam \OUT[0]~I .oe_async_reset = "none";
defparam \OUT[0]~I .oe_power_up = "low";
defparam \OUT[0]~I .oe_register_mode = "none";
defparam \OUT[0]~I .oe_sync_reset = "none";
defparam \OUT[0]~I .operation_mode = "output";
defparam \OUT[0]~I .output_async_reset = "none";
defparam \OUT[0]~I .output_power_up = "low";
defparam \OUT[0]~I .output_register_mode = "none";
defparam \OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
