

================================================================
== Vitis HLS Report for 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4'
================================================================
* Date:           Wed Sep  4 19:39:24 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.449 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      769|      769|  2.538 us|  2.538 us|  769|  769|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_329_4  |      767|      767|         5|          3|          1|   255|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     178|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      28|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     274|    -|
|Register         |        -|     -|     349|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     349|     480|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_18_1_1_U278  |mux_32_18_1_1  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U277  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  28|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |maxValue_V_7_fu_406_p2  |         +|   0|  0|  25|          18|           8|
    |p2_V_3_fu_383_p2        |         +|   0|  0|  19|          12|           2|
    |n2_V_fu_388_p2          |         -|   0|  0|  39|          32|          32|
    |ret_V_fu_367_p2         |         -|   0|  0|  40|          33|          33|
    |ap_condition_423        |       and|   0|  0|   2|           1|           1|
    |ap_condition_425        |       and|   0|  0|   2|           1|           1|
    |ap_condition_432        |       and|   0|  0|   2|           1|           1|
    |ap_condition_435        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_378_p2   |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln1081_fu_373_p2   |      icmp|   0|  0|  20|          33|          33|
    |icmp_ln1466_fu_400_p2   |      icmp|   0|  0|  13|          18|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 178|         163|         122|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_empty_278_phi_fu_267_p6      |  14|          3|   18|         54|
    |ap_phi_mux_empty_279_phi_fu_280_p6      |  14|          3|   18|         54|
    |ap_phi_mux_empty_280_phi_fu_293_p6      |  14|          3|   18|         54|
    |ap_phi_reg_pp0_iter1_empty_281_reg_219  |  14|          3|   18|         54|
    |ap_phi_reg_pp0_iter1_empty_282_reg_234  |  14|          3|   18|         54|
    |ap_phi_reg_pp0_iter1_empty_283_reg_249  |  14|          3|   18|         54|
    |ap_sig_allocacmp_p2_V_2                 |  14|          3|   12|         36|
    |lhs_V_fu_82                             |   9|          2|   32|         64|
    |maxValue_V_1_fu_90                      |   9|          2|   18|         36|
    |maxValue_V_2_fu_94                      |   9|          2|   18|         36|
    |maxValue_V_3_o                          |  14|          3|   18|         54|
    |maxValue_V_4_o                          |  14|          3|   18|         54|
    |maxValue_V_6_fu_98                      |   9|          2|   18|         36|
    |maxValue_V_o                            |  14|          3|   18|         54|
    |p2_V_fu_86                              |   9|          2|   12|         24|
    |p_out                                   |  14|          3|   18|         54|
    |p_out1                                  |  14|          3|   18|         54|
    |p_out2                                  |  14|          3|   18|         54|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 274|         59|  330|        890|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_281_reg_219  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter1_empty_282_reg_234  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter1_empty_283_reg_249  |  18|   0|   18|          0|
    |conv_i_i1466_cast_reg_534               |  29|   0|   33|          4|
    |icmp_ln1069_reg_575                     |   1|   0|    1|          0|
    |icmp_ln1081_reg_571                     |   1|   0|    1|          0|
    |lhs_V_fu_82                             |  32|   0|   32|          0|
    |maxValue_V_1_fu_90                      |  18|   0|   18|          0|
    |maxValue_V_2_fu_94                      |  18|   0|   18|          0|
    |maxValue_V_3_read_reg_592               |  18|   0|   18|          0|
    |maxValue_V_4_read_reg_600               |  18|   0|   18|          0|
    |maxValue_V_6_fu_98                      |  18|   0|   18|          0|
    |maxValue_V_7_reg_612                    |  18|   0|   18|          0|
    |maxValue_V_read_reg_584                 |  18|   0|   18|          0|
    |n2_V_1_reg_566                          |  32|   0|   32|          0|
    |p2_V_2_reg_539                          |  12|   0|   12|          0|
    |p2_V_3_reg_579                          |  12|   0|   12|          0|
    |p2_V_fu_86                              |  12|   0|   12|          0|
    |rhs_V_reg_560                           |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 349|   0|  353|          4|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4|  return value|
|empty_98               |   in|   18|     ap_none|                                          empty_98|        scalar|
|empty_99               |   in|   18|     ap_none|                                          empty_99|        scalar|
|empty                  |   in|   18|     ap_none|                                             empty|        scalar|
|zext_ln285             |   in|   22|     ap_none|                                        zext_ln285|        scalar|
|hist_0_address0        |  out|   10|   ap_memory|                                            hist_0|         array|
|hist_0_ce0             |  out|    1|   ap_memory|                                            hist_0|         array|
|hist_0_q0              |   in|   32|   ap_memory|                                            hist_0|         array|
|hist_1_address0        |  out|   10|   ap_memory|                                            hist_1|         array|
|hist_1_ce0             |  out|    1|   ap_memory|                                            hist_1|         array|
|hist_1_q0              |   in|   32|   ap_memory|                                            hist_1|         array|
|hist_2_address0        |  out|   10|   ap_memory|                                            hist_2|         array|
|hist_2_ce0             |  out|    1|   ap_memory|                                            hist_2|         array|
|hist_2_q0              |   in|   32|   ap_memory|                                            hist_2|         array|
|j                      |   in|    2|     ap_none|                                                 j|        scalar|
|conv_i_i1466           |   in|   29|     ap_none|                                      conv_i_i1466|        scalar|
|maxValue_V_i           |   in|   18|     ap_ovld|                                        maxValue_V|       pointer|
|maxValue_V_o           |  out|   18|     ap_ovld|                                        maxValue_V|       pointer|
|maxValue_V_o_ap_vld    |  out|    1|     ap_ovld|                                        maxValue_V|       pointer|
|maxValue_V_4_i         |   in|   18|     ap_ovld|                                      maxValue_V_4|       pointer|
|maxValue_V_4_o         |  out|   18|     ap_ovld|                                      maxValue_V_4|       pointer|
|maxValue_V_4_o_ap_vld  |  out|    1|     ap_ovld|                                      maxValue_V_4|       pointer|
|maxValue_V_3_i         |   in|   18|     ap_ovld|                                      maxValue_V_3|       pointer|
|maxValue_V_3_o         |  out|   18|     ap_ovld|                                      maxValue_V_3|       pointer|
|maxValue_V_3_o_ap_vld  |  out|    1|     ap_ovld|                                      maxValue_V_3|       pointer|
|p_out                  |  out|   18|      ap_vld|                                             p_out|       pointer|
|p_out_ap_vld           |  out|    1|      ap_vld|                                             p_out|       pointer|
|p_out1                 |  out|   18|      ap_vld|                                            p_out1|       pointer|
|p_out1_ap_vld          |  out|    1|      ap_vld|                                            p_out1|       pointer|
|p_out2                 |  out|   18|      ap_vld|                                            p_out2|       pointer|
|p_out2_ap_vld          |  out|    1|      ap_vld|                                            p_out2|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

