// Seed: 2773029177
module module_0;
  wor id_1;
  assign module_1.id_7 = 0;
  assign id_2 = 1;
  wire id_3;
  assign id_1 = -1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    id_9,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    output logic id_7
);
  wire id_10, id_11;
  always @(negedge 1 or id_5 ? id_0 : 1) id_7 <= -1;
  wire id_12;
  module_0 modCall_1 ();
  assign id_7 = 1;
endmodule
