Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin32) Build 932637 Wed Jun 11 13:08:21 MDT 2014
| Date         : Thu Apr 14 10:17:20 2016
| Host         : david-desktop running 32-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -file siggen_timing_summary_routed.rpt -pb siggen_timing_summary_routed.pb
| Design       : siggen
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/FSM_onehot_state_reg[1]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/FSM_onehot_state_reg[2]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/FSM_onehot_state_reg[3]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/FSM_onehot_state_reg[4]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/FSM_onehot_state_reg[5]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/FSM_onehot_state_reg[6]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/cnt_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/cnt_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/cnt_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/cnt_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[12]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/n_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/t_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/t_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/t_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/t_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CW/CW/bin2cw/t_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CW/CW/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CW/FSM_onehot_state_reg[1]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CW/FSM_onehot_state_reg[2]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CW/FSM_onehot_state_reg[3]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CW/FSM_onehot_state_reg[4]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CW/FSM_onehot_state_reg[5]/C (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/C (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/C (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/C (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/C (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/C (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/C (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[7]/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 180 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.182        0.000                      0                60224        0.045        0.000                      0                60208        2.423        0.000                       0                 40359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.182        0.000                      0                60214        0.045        0.000                      0                60198        2.423        0.000                       0                 40359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.744        0.000                      0                   10        0.390        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 vec_generator/ub_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vec_generator/tmp_buff_reg_reg[7584]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 0.924ns (14.467%)  route 5.463ns (85.533%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 11.643 - 6.667 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  IBUF/O
                         net (fo=1, routed)           2.586     3.351    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       1.585     5.056    vec_generator/clk
    SLICE_X95Y124                                                     r  vec_generator/ub_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_fdre_C_Q)         0.269     5.325 r  vec_generator/ub_reg[3]/Q
                         net (fo=10, routed)          0.760     6.085    vec_generator/ub[3]
    SLICE_X98Y126        LUT4 (Prop_lut4_I0_O)        0.053     6.138 r  vec_generator/tmp_reg[1]_i_44/O
                         net (fo=1, routed)           0.000     6.138    vec_generator/n_2_tmp_reg[1]_i_44
    SLICE_X98Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.448 r  vec_generator/tmp_reg_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.448    vec_generator/n_2_tmp_reg_reg[1]_i_19
    SLICE_X98Y127        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     6.580 r  vec_generator/tmp_reg_reg[1]_i_6/CO[2]
                         net (fo=46, routed)          0.723     7.303    vec_generator/tmp_buff_sel2
    SLICE_X99Y129        LUT6 (Prop_lut6_I0_O)        0.160     7.463 r  vec_generator/tmp_buff_reg[0]_i_1/O
                         net (fo=9713, routed)        3.980    11.443    vec_generator/tmp_buff_sel
    SLICE_X215Y117       FDRE                                         r  vec_generator/tmp_buff_reg_reg[7584]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  IBUF/O
                         net (fo=1, routed)           2.469     9.775    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       1.755    11.643    vec_generator/clk
    SLICE_X215Y117                                                    r  vec_generator/tmp_buff_reg_reg[7584]/C
                         clock pessimism              0.262    11.905    
                         clock uncertainty           -0.035    11.869    
    SLICE_X215Y117       FDRE (Setup_fdre_C_CE)      -0.244    11.625    vec_generator/tmp_buff_reg_reg[7584]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.210%)  route 0.201ns (66.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  IBUF/O
                         net (fo=1, routed)           1.087     1.252    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       0.670     1.948    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y138                                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDCE (Prop_fdce_C_Q)         0.100     2.048 r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=26, routed)          0.201     2.249    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/ADDRD2
    SLICE_X54Y140        RAMD32                                       r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  IBUF/O
                         net (fo=1, routed)           1.157     1.489    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       0.892     2.411    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X54Y140                                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.448     1.963    
    SLICE_X54Y140        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.204    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 3.333 }
Period:             6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183     6.667   4.484  RAMB36_X6Y25   A/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     3.334   2.424  SLICE_X54Y139  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     3.333   2.423  SLICE_X54Y139  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.435ns (26.519%)  route 1.205ns (73.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 11.437 - 6.667 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  IBUF/O
                         net (fo=1, routed)           2.586     3.351    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       1.658     5.129    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y136                                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y136        FDPE (Prop_fdpe_C_Q)         0.282     5.411 f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.694     6.105    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X56Y137        LUT2 (Prop_lut2_I0_O)        0.153     6.258 f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.512     6.769    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X56Y138        FDPE                                         f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  IBUF/O
                         net (fo=1, routed)           2.469     9.775    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       1.549    11.437    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X56Y138                                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.340    11.777    
                         clock uncertainty           -0.035    11.741    
    SLICE_X56Y138        FDPE (Recov_fdpe_C_PRE)     -0.228    11.513    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  4.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.883%)  route 0.211ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  IBUF/O
                         net (fo=1, routed)           1.087     1.252    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       0.670     1.948    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y136                                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDPE (Prop_fdpe_C_Q)         0.118     2.066 f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.211     2.277    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X53Y136        FDPE                                         f  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  IBUF/O
                         net (fo=1, routed)           1.157     1.489    xlnx_opt_
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  xlnx_opt_BUFG/O
                         net (fo=40358, routed)       0.890     2.409    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X53Y136                                                     r  FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.450     1.959    
    SLICE_X53Y136        FDPE (Remov_fdpe_C_PRE)     -0.072     1.887    FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.390    





