// Seed: 352698666
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout supply1 id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_1 = 0;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_5 = 32'd12,
    parameter id_9 = 32'd79
) (
    output tri1 id_0,
    input wire _id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri _id_5,
    output wor id_6
);
  assign id_2 = id_5;
  logic [-1  ===  id_1 : 1] id_8;
  ;
  assign id_8[id_5] = id_4;
  assign id_8 = id_4;
  wire [id_1 : 1] _id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire [id_9 : -1] id_18;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
