library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ff1 is
port(
		clk : in std_logic;
		din : in std_logic;
		dout : out std_logic
);
end ff1;

architecture ff2 of ff1 is
begin

process(clk)
begin
if(rising_edge(clk)) then
dout <= din;
end if;
end process;

end ff2;
