# vsim -c -coverage custom_async_fifo_tb -voptargs="+acc +cover=bcesfx" -logfile ../docs/M5_transcript "+UVM_VERBOSITY=UVM_HIGH" 
# Start time: 21:26:36 on Jun 02,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ./components/async_fifo_srv.sv(9): (vopt-2250) Function "compose_message" has no return value assignment.
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.async_fifo_intf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.new_proj_pkg(fast)
# Loading work.async_fifo_tb_sv_unit(fast)
# Loading work.custom_async_fifo_tb(fast)
# Loading work.async_fifo_intf(fast)
# Loading work.custom_async_fifo(fast)
# Loading work.custom_sync_r2w(fast)
# Loading work.custom_sync_w2r(fast)
# Loading work.custom_fifomem(fast)
# Loading work.custom_rptr_empty(fast)
# Loading work.custom_wptr_full(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /pkgs/mentor/questa/10.6b/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO @ 0: uvm_test_top [TEST_CLASS] Inside Constructor!
# UVM_INFO @ 0: uvm_test_top.env [ENV_CLASS] Inside Constructor!
# UVM_INFO @ 0: uvm_test_top.env.scb [SCB_CLASS] Inside Constructor!
# UVM_INFO @ 0: uvm_test_top.env.agnt [AGNT_CLASS] Inside Constructor!
# UVM_INFO @ 0: uvm_test_top.env.agnt.sqr [SQR_CLASS] Inside Constructor!
# UVM_INFO @ 0: uvm_test_top.env.agnt.drv [DRV_CLASS] Inside Constructor!
# UVM_INFO @ 0: uvm_test_top.env.agnt.mon [MON_CLASS] Inside Build Phase!
# UVM_INFO @ 0: uvm_test_top.env.agnt.sqr [SQR_CLASS] Inside Build Phase!
# UVM_INFO @ 0: uvm_test_top.env.scb [SCB_CLASS] Inside Build Phase!
# UVM_INFO @ 0: uvm_test_top.env.agnt.sqr [SQR_CLASS] Inside Connect Phase!
# UVM_INFO @ 0: uvm_test_top.env.agnt [AGNT_CLASS] Inside Connect Phase!
# UVM_INFO @ 0: uvm_test_top.env [ENV_CLASS] Inside Connect Phase!
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               test                    -     @471 
#   env                      async_fifo_env          -     @478 
#     agnt                   async_fifo_agnt         -     @485 
#       drv                  async_fifo_drv          -     @519 
#         rsp_port           uvm_analysis_port       -     @534 
#         seq_item_port      uvm_seq_item_pull_port  -     @526 
#       mon                  async_fifo_mon          -     @542 
#         monitor_port       uvm_analysis_port       -     @659 
#       sqr                  async_fifo_sqr          -     @549 
#         rsp_export         uvm_analysis_export     -     @556 
#         seq_item_export    uvm_seq_item_pull_imp   -     @650 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     cov                    async_fifo_cov          -     @499 
#       analysis_imp         uvm_analysis_imp        -     @506 
#     scb                    async_fifo_scoreboard   -     @492 
#       scoreboard_port      uvm_analysis_imp        -     @673 
# --------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO @ 0: uvm_test_top [SCB CLASS] Start of Simulation
# UVM_INFO @ 0: uvm_test_top [TEST_CLASS] Inside Run Phase!
# UVM_INFO @ 0: uvm_test_top.env [ENV_CLASS] Inside Run Phase!
# UVM_INFO @ 0: uvm_test_top.env.agnt [AGNT_CLASS] Inside Run Phase!
# UVM_INFO @ 0: uvm_test_top.env.agnt.mon [MON_CLASS] Inside Run Phase!
# UVM_INFO @ 0: uvm_test_top.env.agnt.drv [DRV_CLASS] Inside Run Phase!
# UVM_INFO @ 0: uvm_test_top.env.agnt.sqr@@seq111 [SEQ_BODY] Starting test 1.1.1 - standard write/read
# UVM_INFO @ 460: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=161, Ref=161
# UVM_INFO @ 480: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 94, Ref= 94
# UVM_INFO @ 500: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=122, Ref=122
# UVM_INFO @ 520: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=134, Ref=134
# UVM_INFO @ 540: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=124, Ref=124
# UVM_INFO @ 560: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 61, Ref= 61
# UVM_INFO @ 580: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 45, Ref= 45
# UVM_INFO @ 600: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=201, Ref=201
# UVM_INFO @ 620: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=208, Ref=208
# UVM_INFO @ 640: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=145, Ref=145
# UVM_INFO @ 660: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=255, Ref=255
# UVM_INFO @ 680: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 20, Ref= 20
# UVM_INFO @ 700: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=116, Ref=116
# UVM_INFO @ 720: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 23, Ref= 23
# UVM_INFO @ 740: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=  6, Ref=  6
# UVM_INFO @ 900: uvm_test_top.env.agnt.sqr@@seq111 [SEQ_BODY] Starting test 1.1.1 - standard write/read
# UVM_INFO @ 1360: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=155, Ref=155
# UVM_INFO @ 1380: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=249, Ref=249
# UVM_INFO @ 1400: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 77, Ref= 77
# UVM_INFO @ 1420: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 10, Ref= 10
# UVM_INFO @ 1440: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 39, Ref= 39
# UVM_INFO @ 1460: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=216, Ref=216
# UVM_INFO @ 1480: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=214, Ref=214
# UVM_INFO @ 1500: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 13, Ref= 13
# UVM_INFO @ 1520: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 32, Ref= 32
# UVM_INFO @ 1540: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 63, Ref= 63
# UVM_INFO @ 1560: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=107, Ref=107
# UVM_INFO @ 1580: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT= 83, Ref= 83
# UVM_INFO @ 1600: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=204, Ref=204
# UVM_INFO @ 1620: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=199, Ref=199
# UVM_INFO @ 1640: uvm_test_top.env.scb [COMPARE] Transction Passed! DUT=251, Ref=251
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1800: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 1800: uvm_test_top.env.cov [uvm_test_top.env.cov] Coverage is         89
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  250
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AGNT_CLASS]     3
# [COMPARE]    30
# [DETAIL ]   132
# [DRV_CLASS]     2
# [ENV_CLASS]     3
# [MON_CLASS]     2
# [Questa UVM]     3
# [RNTST]     1
# [SCB CLASS]     1
# [SCB_CLASS]    63
# [SEQ_BODY]     2
# [SQR_CLASS]     3
# [TEST_CLASS]     2
# [TEST_DONE]     1
# [UVMTOP]     1
# [uvm_test_top.env.cov]     1
# ** Note: $finish    : /pkgs/mentor/questa/10.6b/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1800 ns  Iteration: 54  Instance: /custom_async_fifo_tb
# Break in Task uvm_pkg/uvm_root::run_test at /pkgs/mentor/questa/10.6b/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /pkgs/mentor/questa/10.6b/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 21:26:40 on Jun 02,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
