# Reading D:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do 8_bit_updown_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus17/project/ex2_copy {D:/quartus17/project/ex2_copy/updown_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:11 on May 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus17/project/ex2_copy" D:/quartus17/project/ex2_copy/updown_counter.v 
# -- Compiling module updown_counter
# 
# Top level modules:
# 	updown_counter
# End time: 19:11:11 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/quartus17/project/ex2_copy {D:/quartus17/project/ex2_copy/clkEnable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:11 on May 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus17/project/ex2_copy" D:/quartus17/project/ex2_copy/clkEnable.v 
# -- Compiling module clkEnable
# ** Warning: D:/quartus17/project/ex2_copy/clkEnable.v(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/quartus17/project/ex2_copy/clkEnable.v(29): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	clkEnable
# End time: 19:11:11 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# Loading project newP1
