Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,445
design__inferred_latch__count,0
design__instance__count,193
design__instance__area,2054.19
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00007322028977796435
power__switching__total,0.00005057708767708391
power__leakage__total,2.9328592887623017E-9
power__total,0.0001238003169419244
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.23980079711794977
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.20102030331515935
timing__hold__ws__corner:nom_tt_025C_1v80,0.48636623882740904
timing__setup__ws__corner:nom_tt_025C_1v80,9.146783145348515
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.493446
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,19.315641
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2625528202496692
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.20099474042929438
timing__hold__ws__corner:nom_ss_100C_1v60,1.0043022253644003
timing__setup__ws__corner:nom_ss_100C_1v60,8.53926376002129
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.076696
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,18.746378
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.22976261821238766
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2010406759082374
timing__hold__ws__corner:nom_ff_n40C_1v95,0.3110870260554918
timing__setup__ws__corner:nom_ff_n40C_1v95,9.326014002799317
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.354199
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.495680
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2368187657450446
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2006995598742739
timing__hold__ws__corner:min_tt_025C_1v80,0.48490085541576244
timing__setup__ws__corner:min_tt_025C_1v80,9.153032368886265
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.492893
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,19.318287
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2583628384362331
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2006813660939433
timing__hold__ws__corner:min_ss_100C_1v60,1.0002756683848109
timing__setup__ws__corner:min_ss_100C_1v60,8.54788264364982
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.074620
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,18.752281
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.22730301617628298
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2007140760407314
timing__hold__ws__corner:min_ff_n40C_1v95,0.3103156985873189
timing__setup__ws__corner:min_ff_n40C_1v95,9.328223790770027
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.352413
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.497833
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.24435695825083914
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.20193461363516005
timing__hold__ws__corner:max_tt_025C_1v80,0.4881872821950531
timing__setup__ws__corner:max_tt_025C_1v80,9.136458959105934
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.496765
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,19.312815
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26849681571374184
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.20188816467805362
timing__hold__ws__corner:max_ss_100C_1v60,1.0110844669913477
timing__setup__ws__corner:max_ss_100C_1v60,8.52616845703087
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.082071
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,18.739521
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.23376745645344352
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.20197159794071387
timing__hold__ws__corner:max_ff_n40C_1v95,0.3119753432781934
timing__setup__ws__corner:max_ff_n40C_1v95,9.320818158897122
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.357242
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.493696
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.22730301617628298
clock__skew__worst_setup,0.2006813660939433
timing__hold__ws,0.3103156985873189
timing__setup__ws,8.52616845703087
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.352413
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.739521
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 50.0 74.0
design__core__bbox,3.22 5.44 46.92 70.72
design__io,51
design__die__area,3700
design__core__area,2852.74
design__instance__count__stdcell,192
design__instance__area__stdcell,2018.19
design__instance__count__macros,1
design__instance__area__macros,36
design__instance__utilization,0.720076
design__instance__utilization__stdcell,0.716498
design__instance__count__class:macro,1
design__instance__count__class:buffer,4
design__instance__count__class:inverter,15
design__instance__count__class:sequential_cell,31
design__instance__count__class:multi_input_combinational_cell,33
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,158
design__instance__count__class:tap_cell,38
design__power_grid_violation__count__net:vssd,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vccd,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3536.53
design__violations,0
design__instance__count__class:timing_repair_buffer,71
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,28
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,194
route__net__special,4
route__drc_errors__iter:1,67
route__wirelength__iter:1,3719
route__drc_errors__iter:2,73
route__wirelength__iter:2,3721
route__drc_errors__iter:3,58
route__wirelength__iter:3,3655
route__drc_errors__iter:4,43
route__wirelength__iter:4,3649
route__drc_errors__iter:5,14
route__wirelength__iter:5,3680
route__drc_errors__iter:6,13
route__wirelength__iter:6,3679
route__drc_errors__iter:7,12
route__wirelength__iter:7,3679
route__drc_errors__iter:8,10
route__wirelength__iter:8,3679
route__drc_errors__iter:9,10
route__wirelength__iter:9,3675
route__drc_errors__iter:10,10
route__wirelength__iter:10,3675
route__drc_errors__iter:11,10
route__wirelength__iter:11,3675
route__drc_errors__iter:12,10
route__wirelength__iter:12,3675
route__drc_errors__iter:13,10
route__wirelength__iter:13,3675
route__drc_errors__iter:14,10
route__wirelength__iter:14,3675
route__drc_errors__iter:15,10
route__wirelength__iter:15,3676
route__drc_errors__iter:16,10
route__wirelength__iter:16,3675
route__drc_errors__iter:17,10
route__wirelength__iter:17,3675
route__drc_errors__iter:18,23
route__wirelength__iter:18,3643
route__drc_errors__iter:19,12
route__wirelength__iter:19,3645
route__drc_errors__iter:20,8
route__wirelength__iter:20,3638
route__drc_errors__iter:21,8
route__wirelength__iter:21,3638
route__drc_errors__iter:22,8
route__wirelength__iter:22,3638
route__drc_errors__iter:23,7
route__wirelength__iter:23,3641
route__drc_errors__iter:24,4
route__wirelength__iter:24,3637
route__drc_errors__iter:25,4
route__wirelength__iter:25,3637
route__drc_errors__iter:26,8
route__wirelength__iter:26,3631
route__drc_errors__iter:27,3
route__wirelength__iter:27,3630
route__drc_errors__iter:28,3
route__wirelength__iter:28,3630
route__drc_errors__iter:29,3
route__wirelength__iter:29,3630
route__drc_errors__iter:30,3
route__wirelength__iter:30,3630
route__drc_errors__iter:31,0
route__wirelength__iter:31,3628
route__drc_errors,0
route__wirelength,3628
route__vias,890
route__vias__singlecut,890
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,176.12
timing__unannotated_net__count__corner:nom_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:vccd__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd__corner:nom_tt_025C_1v80,0.0000264407
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd__corner:nom_tt_025C_1v80,0.0000304192
design_powergrid__drop__average__net:vssd__corner:nom_tt_025C_1v80,0.00000328388
design_powergrid__drop__worst__net:vssd__corner:nom_tt_025C_1v80,0.0000304192
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst,0
design_powergrid__voltage__worst__net:vccd,1.79997
design_powergrid__drop__worst,0.0000304192
design_powergrid__drop__worst__net:vccd,0.0000264407
design_powergrid__voltage__worst__net:vccd1,1.8
design_powergrid__drop__worst__net:vccd1,0
design_powergrid__voltage__worst__net:vssd,0.0000304192
design_powergrid__drop__worst__net:vssd,0.0000304192
design_powergrid__voltage__worst__net:vssd1,0
design_powergrid__drop__worst__net:vssd1,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000339000000000000015364554246943828985649815876968204975128173828125
ir__drop__worst,0.00002640000000000000134644899396629824650517548434436321258544921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
