// Seed: 1584150107
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    output wor id_3,
    output tri id_4,
    output wire id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    output uwire id_9,
    output tri1 id_10,
    input wor id_11,
    output tri0 id_12,
    input supply1 id_13
);
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wor  id_4
);
  reg id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3
  );
  initial begin : LABEL_0
    id_6 <= id_1;
  end
  assign id_6 = 1'b0;
endmodule
