library IEEE;
use IEEE.std_logic_1164.all;

entity mem_wb_reg is port
(
	P_CLK				: in std_logic;
	RegWrite_ex		: in std_logic;
	MemWrite_ex		: in std_logic;
	MemToReg_ex		: in std_logic_vector(1 downto 0);
	JUMP_ex			: in std_logic;
	BRANCH_ex		: in std_logic_vector(1 downto 0);
	JR_ex				: in std_logic;
	MULT_ex			: in std_logic;
	DIV_ex			: in std_logic;
	HI_ex				: in std_logic;
	LO_ex				: in std_logic;
	HiLoWrite_ex	: in std_logic;
	LUI_ex			: in std_logic;
	UnSign_ex		: in std_logic;
	MemByte_ex		: in std_logic;
	PC_next_ex		: in std_logic_vector(31 downto 0);
	Zero_ex			: in std_logic;
	ALU_of_ex		: in std_logic;
	ALU_out_ex		: in std_logic_vector(31 downto 0);
	PORT_B_ex		: in std_logic_vector(31 downto 0);
	RD_addr_ex		: in std_logic_vector(4 downto 0);
	RegWrite_mem	: out std_logic;
	MemWrite_mem	: out std_logic;
	MemToReg_mem	: out std_logic_vector(1 downto 0);
	JUMP_mem			: out std_logic;
	BRANCH_mem		: out std_logic_vector(1 downto 0);
	JR_mem			: out std_logic;
	MULT_mem			: out std_logic;
	DIV_mem			: out std_logic;
	HI_mem			: out std_logic;
	LO_mem			: out std_logic;
	HiLoWrite_mem	: out std_logic;
	LUI_mem			: out std_logic;
	UnSign_mem		: out std_logic;
	MemByte_mem		: out std_logic;
	PC_next_mem		: out std_logic_vector(31 downto 0);
	Zero_mem			: out std_logic;
	ALU_of_mem		: out std_logic;
	ALU_out_mem		: out std_logic_vector(31 downto 0);
	PORT_B_mem		: out std_logic_vector(31 downto 0);
	RD_addr_mem		: out std_logic_vector(4 downto 0)
);
end mem_wb_reg;

architecture behavior of mem_wb_reg is
begin
	process(P_CLK)
	begin
		if P_CLK'event and P_CLK = '1' then
			RegWrite_mem	<= RegWrite_ex;
			MemWrite_mem	<= MemWrite_ex;
			MemToReg_mem	<= MemToReg_ex;
			JUMP_mem			<= JUMP_ex;
			BRANCH_mem		<= BRANCH_ex;
			JR_mem			<= JR_ex;
			MULT_mem			<= MULT_ex;
			DIV_mem			<= DIV_ex;
			HI_mem			<= HI_ex;
			LO_mem			<= LO_ex;
			HiLoWrite_mem	<= HiLoWrite_ex;
			LUI_mem			<= LUI_ex;
			UnSign_mem		<= UnSign_ex;
			MemByte_mem		<= MemByte_ex;
			PC_next_mem		<= PC_next_ex;
			Zero_mem			<= Zero_ex;
			ALU_of_mem		<= ALU_of_ex;
			ALU_out_mem		<= ALU_out_ex;
			PORT_B_mem		<= PORT_B_ex;
			RD_addr_mem		<= RD_addr_ex;
		end if;
	end process;
end behavior;
