{"vcs1":{"timestamp_begin":1683313180.514848015, "rt":0.41, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1683313180.988290815, "rt":0.41, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683313181.448716362, "rt":0.23, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683313180.189204243}
{"VCS_COMP_START_TIME": 1683313180.189204243}
{"VCS_COMP_END_TIME": 1683313181.747287000}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test1.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338992}}
{"stitch_vcselab": {"peak_mem": 238984}}
