cocci_test_suite() {
	struct dmcu *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 92 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 91 */;
	struct clk_mgr_internal *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 71 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 71 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 71 */;
	const struct IP_BASE cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 42 */;
	struct IP_BASE {
		struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
	} cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 37 */;
	struct IP_BASE_INSTANCE {
		unsigned int segment[MAX_SEGMENT];
	} cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/rv1_clk_mgr_vbios_smu.c 33 */;
}
