// Stand-ins for the Altera primitives of the SDRAM controller, for simulation only.

// the SDRAM clock: a DDR output of 0 while the clock is high and 1 while it is low, so the inverse of the clock
module altddio_out
#(
	parameter extend_oe_disable = "OFF",
	parameter intended_device_family = "Cyclone V",
	parameter invert_output = "OFF",
	parameter lpm_hint = "UNUSED",
	parameter lpm_type = "altddio_out",
	parameter oe_reg = "UNREGISTERED",
	parameter power_up_high = "OFF",
	parameter width = 1
)
(
	input  [width-1:0] datain_h,
	input  [width-1:0] datain_l,
	input              outclock,
	output [width-1:0] dataout,
	input              aclr,
	input              aset,
	input              oe,
	input              outclocken,
	input              sclr,
	input              sset
);
assign dataout = outclock ? datain_h : datain_l;
endmodule
