// Seed: 1940885438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd25
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  input logic [7:0] id_1;
  parameter id_5 = 1;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_3,
      id_3
  );
  assign id_3 = id_2;
  logic id_6;
  wire  id_7;
endmodule
