--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Energy.twx Energy.ncd -o Energy.twr Energy.pcf -ucf
Energy.ucf

Design file:              Energy.ncd
Physical constraint file: Energy.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hq_input<0> |    2.395(R)|      SLOW  |   -0.539(R)|      SLOW  |clk_BUFGP         |   0.000|
hq_input<1> |    2.358(R)|      SLOW  |   -0.559(R)|      SLOW  |clk_BUFGP         |   0.000|
hq_input<2> |    2.860(R)|      SLOW  |   -1.126(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<3> |    4.770(R)|      SLOW  |   -1.095(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<4> |    6.072(R)|      SLOW  |   -0.790(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<5> |    4.898(R)|      SLOW  |   -0.900(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<6> |    5.585(R)|      SLOW  |   -1.163(R)|      FAST  |clk_BUFGP         |   0.000|
switch<0>   |    5.982(R)|      SLOW  |   -1.108(R)|      FAST  |clk_BUFGP         |   0.000|
switch<1>   |    2.286(R)|      SLOW  |   -1.050(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         9.417(R)|      SLOW  |         4.844(R)|      FAST  |clk_BUFGP         |   0.000|
b           |         9.191(R)|      SLOW  |         4.769(R)|      FAST  |clk_BUFGP         |   0.000|
c           |         9.248(R)|      SLOW  |         4.607(R)|      FAST  |clk_BUFGP         |   0.000|
common<0>   |         8.133(R)|      SLOW  |         4.280(R)|      FAST  |clk_BUFGP         |   0.000|
common<1>   |         7.878(R)|      SLOW  |         4.131(R)|      FAST  |clk_BUFGP         |   0.000|
common<2>   |         7.960(R)|      SLOW  |         4.172(R)|      FAST  |clk_BUFGP         |   0.000|
common<3>   |         7.121(R)|      SLOW  |         3.633(R)|      FAST  |clk_BUFGP         |   0.000|
d           |         9.152(R)|      SLOW  |         4.719(R)|      FAST  |clk_BUFGP         |   0.000|
e           |         9.372(R)|      SLOW  |         4.804(R)|      FAST  |clk_BUFGP         |   0.000|
f           |         8.184(R)|      SLOW  |         4.180(R)|      FAST  |clk_BUFGP         |   0.000|
g           |         8.140(R)|      SLOW  |         4.111(R)|      FAST  |clk_BUFGP         |   0.000|
hq_input<7> |         6.818(R)|      SLOW  |         3.465(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         6.742(R)|      SLOW  |         3.368(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         6.915(R)|      SLOW  |         3.483(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         6.915(R)|      SLOW  |         3.483(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         6.786(R)|      SLOW  |         3.390(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         6.978(R)|      SLOW  |         3.500(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         8.151(R)|      SLOW  |         4.200(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         8.171(R)|      SLOW  |         4.220(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         8.765(R)|      SLOW  |         4.678(R)|      FAST  |clk_BUFGP         |   0.000|
p           |         7.112(R)|      SLOW  |         3.624(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<0>  |         7.708(R)|      SLOW  |         3.814(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<1>  |         7.733(R)|      SLOW  |         3.530(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<2>  |         7.831(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<3>  |         7.848(R)|      SLOW  |         3.997(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<4>  |         7.629(R)|      SLOW  |         3.853(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<5>  |         7.246(R)|      SLOW  |         3.590(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<6>  |         7.433(R)|      SLOW  |         3.749(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<7>  |         7.694(R)|      SLOW  |         3.263(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.174|         |         |         |
switch<6>      |         |    8.985|         |         |
switch<7>      |    6.370|    8.985|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switch<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
switch<6>      |         |         |    1.552|    1.552|
switch<7>      |         |         |    2.087|    2.087|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switch<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
switch<6>      |         |         |    1.428|    1.428|
switch<7>      |         |         |    1.554|    1.554|
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 12 15:49:17 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



