#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 28 14:25:11 2023
# Process ID: 10196
# Current directory: E:/Vivado/2020.2/project/Project2_Hazard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5888 E:\Vivado\2020.2\project\Project2_Hazard\Project2_Hazard.xpr
# Log file: E:/Vivado/2020.2/project/Project2_Hazard/vivado.log
# Journal file: E:/Vivado/2020.2/project/Project2_Hazard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.648 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: MIPS
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
WARNING: [Synth 8-2611] redeclaration of ansi port MX_A is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v:11]
WARNING: [Synth 8-2611] redeclaration of ansi port PC_out is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v:10]
WARNING: [Synth 8-2611] redeclaration of ansi port PCSrc is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port Dst_EX is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port MEM_Dst is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port WB_Dst is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port Stall is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1331.590 ; gain = 247.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:3]
INFO: [Synth 8-6157] synthesizing module 'FETCH' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v:2]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6157] synthesizing module 'Inst_MEM' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Inst_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Inst_MEM' (2#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Inst_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FETCH' (3#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v:2]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (4#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6157] synthesizing module 'DECODE' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/DECODE.v:2]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Reg_File.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (6#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Reg_File.v:2]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/SignExtend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (7#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/SignExtend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DECODE' (8#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/DECODE.v:2]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (9#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXECUTE' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX3' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MUX3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX3' (10#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MUX3.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EXECUTE' (12#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v:2]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (13#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'MEM' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (14#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (15#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6157] synthesizing module 'HazardControl' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/HazardControl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'HazardControl' (16#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/HazardControl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (17#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1388.566 ; gain = 304.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1388.566 ; gain = 304.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1388.566 ; gain = 304.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1388.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1496.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1593.473 ; gain = 509.645
37 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.473 ; gain = 577.824
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPSS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_MIPSS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MX_A' is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FETCH
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_out' is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/HazardControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Inst_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PCSrc' is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Dst_EX' is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MEM_Dst' is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'WB_Dst' is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Stall' is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sim_1/new/tb_MIPSS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIPSS
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.sim/sim_1/behav/xsim'
"xelab -wto 680dd59d4f4546ef98b5c510c9dbac5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MIPSS_behav xil_defaultlib.tb_MIPSS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 680dd59d4f4546ef98b5c510c9dbac5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MIPSS_behav xil_defaultlib.tb_MIPSS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Inst_MEM
Compiling module xil_defaultlib.FETCH
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.DECODE
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.HazardControl
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.tb_MIPSS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIPSS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIPSS_behav -key {Behavioral:sim_1:Functional:tb_MIPSS} -tclbatch {tb_MIPSS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MIPSS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIPSS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1622.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: MIPS
WARNING: [Synth 8-2611] redeclaration of ansi port MX_A is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v:11]
WARNING: [Synth 8-2611] redeclaration of ansi port PC_out is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v:10]
WARNING: [Synth 8-2611] redeclaration of ansi port PCSrc is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port Dst_EX is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port MEM_Dst is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port WB_Dst is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port Stall is not allowed [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1622.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:3]
INFO: [Synth 8-6157] synthesizing module 'FETCH' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v:2]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6157] synthesizing module 'Inst_MEM' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Inst_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Inst_MEM' (2#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Inst_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FETCH' (3#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/FETCH.v:2]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (4#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6157] synthesizing module 'DECODE' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/DECODE.v:2]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ControlUnit.v:2]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Reg_File.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (6#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/Reg_File.v:2]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/SignExtend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (7#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/SignExtend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DECODE' (8#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/DECODE.v:2]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (9#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6157] synthesizing module 'EXECUTE' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX3' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MUX3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX3' (10#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MUX3.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EXECUTE' (12#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EXECUTE.v:2]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (13#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'MEM' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (14#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (15#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6157] synthesizing module 'HazardControl' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/HazardControl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'HazardControl' (16#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/HazardControl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (17#1) [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/MIPS.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1622.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1622.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1622.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1622.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1670.953 ; gain = 48.531
36 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1670.953 ; gain = 48.531
close_design
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 15:09:23 2023...
