//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 mf2915@EEWS104A-015 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Tue May 03 13:14:55 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\mf2915\AppData\Local\Temp\log4780dba184.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/ProgramData/Microsoft/Windows/Start Menu/Programs/Catapult 2011a.126' not writable, using C:/Users/mf2915/AppData/Local/Temp
solution file add C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers_source/blur.c -exclude true
# /INPUTFILES/1
solution file remove C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers_source/blur.c
solution file add C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers_source/shift_class.h
# /INPUTFILES/2
solution file add C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers_source/blur.c
# /INPUTFILES/3
solution file add C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers_source/blur.h
# /INPUTFILES/4
set_working_dir C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers
go analyze
# Creating project directory 'C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers\Catapult'. (PRJ-1)
# Moving session transcript to file "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers\catapult.log"
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.05 seconds, memory usage 126800kB, peak memory usage 192392kB (SOL-9)
directive set -TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C40F484C}}}}
# /TECHLIBS {{Altera_accel_CycloneIII.lib Altera_accel_CycloneIII} {mgc_Altera-Cyclone-III-6_beh_psr.lib {{mgc_Altera-Cyclone-III-6_beh_psr part EP3C40F484C}}}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.00 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -DESIGN_HIERARCHY markers
# /DESIGN_HIERARCHY markers
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(50): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(50): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(50): Inlining routine 'markers' (CIN-14)
# $PROJECT_HOME/../markers_source/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/blur.c(50): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'volume' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'volume' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 425, Real ops = 80, Vars = 104) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 425, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 425, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 425, Real ops = 80, Vars = 104) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 425, Real ops = 80, Vars = 104) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 425, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 382, Real ops = 79, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 359, Real ops = 79, Vars = 84) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 359, Real ops = 79, Vars = 84) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 342, Real ops = 77, Vars = 119) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 357, Real ops = 74, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 357, Real ops = 74, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 357, Real ops = 74, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(68): Loop '/markers/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(77): Loop '/markers/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(100): Loop '/markers/core/ACC2' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(63): Loop '/markers/core/FRAME' iterated at most 307200 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(69): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../markers_source/blur.c(70): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../markers_source/blur.c(71): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/markers/core': (Total ops = 350, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 323, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 323, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v1': elapsed time 1.70 seconds, memory usage 140120kB, peak memory usage 192392kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.04 seconds, memory usage 146596kB, peak memory usage 208304kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(50): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(50): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(50): Inlining routine 'markers' (CIN-14)
# $PROJECT_HOME/../markers_source/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/blur.c(50): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'volume' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'volume' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 425, Real ops = 80, Vars = 104) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 425, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 425, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 425, Real ops = 80, Vars = 104) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 425, Real ops = 80, Vars = 104) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 425, Real ops = 80, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 382, Real ops = 79, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 359, Real ops = 79, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 359, Real ops = 79, Vars = 84) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 359, Real ops = 79, Vars = 84) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 342, Real ops = 77, Vars = 119) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 357, Real ops = 74, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 357, Real ops = 74, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 357, Real ops = 74, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 357, Real ops = 74, Vars = 18) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(68): Loop '/markers/core/RESET' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(77): Loop '/markers/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(100): Loop '/markers/core/ACC2' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(63): Loop '/markers/core/FRAME' iterated at most 307200 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(69): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../markers_source/blur.c(70): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../markers_source/blur.c(71): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/markers/core': (Total ops = 350, Real ops = 74, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 323, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 323, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 317, Real ops = 70, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 317, Real ops = 70, Vars = 17) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v2': elapsed time 1.73 seconds, memory usage 149488kB, peak memory usage 208304kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(75): $PROJECT_HOME/../markers_source/blur.c(75): identifier "p" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(114): $PROJECT_HOME/../markers_source/blur.c(114): expected a declaration (CRD-169)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(137): $PROJECT_HOME/../markers_source/blur.c(137): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(81): $PROJECT_HOME/../markers_source/blur.c(81): identifier "p" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(120): $PROJECT_HOME/../markers_source/blur.c(120): expected a declaration (CRD-169)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(143): $PROJECT_HOME/../markers_source/blur.c(143): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(81): $PROJECT_HOME/../markers_source/blur.c(81): identifier "p" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(117): $PROJECT_HOME/../markers_source/blur.c(117): identifier "p" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.h' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.03 seconds, memory usage 158788kB, peak memory usage 217464kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.h} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
project save
# Saving project file 'C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers/Catapult.ccs'. (PRJ-5)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.06 seconds, memory usage 159576kB, peak memory usage 218856kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v2' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(50): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(50): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(50): Inlining routine 'markers' (CIN-14)
# $PROJECT_HOME/../markers_source/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/blur.c(50): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'volume' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'volume' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 406, Real ops = 73, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 406, Real ops = 73, Vars = 97) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 406, Real ops = 73, Vars = 97) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 406, Real ops = 73, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 406, Real ops = 73, Vars = 101) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 406, Real ops = 73, Vars = 97) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 360, Real ops = 71, Vars = 79) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 338, Real ops = 71, Vars = 78) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 338, Real ops = 71, Vars = 78) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 338, Real ops = 71, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 338, Real ops = 71, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 323, Real ops = 71, Vars = 114) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 338, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 338, Real ops = 68, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 338, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 338, Real ops = 68, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 338, Real ops = 68, Vars = 20) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/markers/core': (Total ops = 338, Real ops = 68, Vars = 16) (SOL-10)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(83): Loop '/markers/core/ACC1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(106): Loop '/markers/core/ACC2' iterated at most 5 times. (LOOP-2)
# Info: Optimizing partition '/markers/core': (Total ops = 321, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 313, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 313, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 309, Real ops = 67, Vars = 19) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 309, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 309, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 309, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 309, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 309, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 309, Real ops = 67, Vars = 16) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v3': elapsed time 1.00 seconds, memory usage 153844kB, peak memory usage 218856kB (SOL-9)
directive set /markers/core/main -PIPELINE_INIT_INTERVAL 1
# /markers/core/main/PIPELINE_INIT_INTERVAL 1
directive set /markers/core/main -DISTRIBUTED_PIPELINE true
# /markers/core/main/DISTRIBUTED_PIPELINE true
directive set /markers/core/main/SHIFT -UNROLL yes
# /markers/core/main/SHIFT/UNROLL yes
directive set /markers/core/main/ACC1 -UNROLL yes
# /markers/core/main/ACC1/UNROLL yes
directive set /markers/core/main/ACC2 -UNROLL yes
# /markers/core/main/ACC2/UNROLL yes
go allocate
# Info: Starting transformation 'architect' on solution 'markers.v3' (SOL-8)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../markers_source/blur.c(83): Loop '/markers/core/ACC1' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/../markers_source/blur.c(106): Loop '/markers/core/ACC2' is being fully unrolled (5 times). (LOOP-7)
# Info: Optimizing partition '/markers/core': (Total ops = 730, Real ops = 172, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Loop '/markers/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vin' is never used. (OPT-4)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 46080000). (MEM-2)
# Error: Splitting of Resource 'vout:rsc' (Id: 2) into 307200 variables could cause excessive runtime or memory requirements Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Error: go: error transforming design
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(71): $PROJECT_HOME/../markers_source/blur.c(71): "i" has already been declared in the current scope (CRD-101)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(71): $PROJECT_HOME/../markers_source/blur.c(71): "i" has already been declared in the current scope (CRD-101)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(71): $PROJECT_HOME/../markers_source/blur.c(71): "i" has already been declared in the current scope (CRD-101)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.04 seconds, memory usage 161888kB, peak memory usage 222388kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v2' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(50): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(50): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(50): Inlining routine 'markers' (CIN-14)
# $PROJECT_HOME/../markers_source/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/blur.c(50): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'volume' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'volume' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 412, Real ops = 73, Vars = 106) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 412, Real ops = 73, Vars = 102) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 412, Real ops = 73, Vars = 102) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 412, Real ops = 73, Vars = 106) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 412, Real ops = 73, Vars = 106) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 412, Real ops = 73, Vars = 102) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 389, Real ops = 71, Vars = 79) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 367, Real ops = 71, Vars = 78) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 367, Real ops = 71, Vars = 78) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 367, Real ops = 71, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 367, Real ops = 71, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 322, Real ops = 71, Vars = 114) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 314, Real ops = 64, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 314, Real ops = 64, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 314, Real ops = 64, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 37, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 37, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 37, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 37, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 37, Real ops = 2, Vars = 5) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vin' is never used. (OPT-4)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/markers/core': (Total ops = 37, Real ops = 2, Vars = 1) (SOL-10)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' iterated at most 5 times. (LOOP-2)
# Info: Optimizing partition '/markers/core': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Output port 'vout' is never driven. (OPT-3)
# Info: Optimizing partition '/markers/core': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: $PROJECT_HOME/../markers_source/blur.c(50): Partition '/markers/core' is found empty and is optimized away. (OPT-12)
# Error: Design has been completely optimized away.  (SOL-12)
# Info: Optimizing partition '/markers': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Error: Design has been completely optimized away.  (SOL-12)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
go compile
# Info: Starting transformation 'compile' on solution 'markers.v4' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(50): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(50): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(50): Inlining routine 'markers' (CIN-14)
# $PROJECT_HOME/../markers_source/shift_class.h(13): Inlining member function 'shift_class<ac_int<150, false>, 5>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(32): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<150, false>, 5>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/blur.c(50): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'volume' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'volume' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 412, Real ops = 73, Vars = 106) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 412, Real ops = 73, Vars = 102) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 412, Real ops = 73, Vars = 102) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 412, Real ops = 73, Vars = 106) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 412, Real ops = 73, Vars = 106) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 412, Real ops = 73, Vars = 102) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 389, Real ops = 71, Vars = 79) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 367, Real ops = 71, Vars = 78) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 367, Real ops = 71, Vars = 78) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 367, Real ops = 71, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 367, Real ops = 71, Vars = 82) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 322, Real ops = 71, Vars = 114) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 314, Real ops = 64, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 314, Real ops = 64, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 314, Real ops = 64, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 37, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 37, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 37, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 37, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 37, Real ops = 2, Vars = 5) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vin' is never used. (OPT-4)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/markers/core': (Total ops = 37, Real ops = 2, Vars = 1) (SOL-10)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' iterated at most 5 times. (LOOP-2)
# Info: Optimizing partition '/markers/core': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Output port 'vout' is never driven. (OPT-3)
# Info: Optimizing partition '/markers/core': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Info: $PROJECT_HOME/../markers_source/blur.c(50): Partition '/markers/core' is found empty and is optimized away. (OPT-12)
# Error: Design has been completely optimized away.  (SOL-12)
# Info: Optimizing partition '/markers': (Total ops = 0, Real ops = 0, Vars = 4) (SOL-10)
# Error: Design has been completely optimized away.  (SOL-12)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.03 seconds, memory usage 167496kB, peak memory usage 228048kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 1.04 seconds, memory usage 171248kB, peak memory usage 233236kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(50): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(50): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(50): Inlining routine 'markers' (CIN-14)
# $PROJECT_HOME/../markers_source/shift_class.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/blur.c(50): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'volume' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'volume' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 322, Real ops = 70, Vars = 85) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 322, Real ops = 70, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 322, Real ops = 70, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 322, Real ops = 70, Vars = 85) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 322, Real ops = 70, Vars = 85) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 322, Real ops = 70, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 275, Real ops = 68, Vars = 58) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 259, Real ops = 68, Vars = 57) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 259, Real ops = 68, Vars = 57) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 259, Real ops = 68, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 259, Real ops = 68, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 250, Real ops = 68, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 256, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 256, Real ops = 68, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 256, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 256, Real ops = 68, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 256, Real ops = 68, Vars = 20) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/markers/core': (Total ops = 256, Real ops = 68, Vars = 16) (SOL-10)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(86): Loop '/markers/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(102): Loop '/markers/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/markers/core': (Total ops = 230, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 225, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 225, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 225, Real ops = 67, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 225, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 225, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 225, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 225, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 225, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 225, Real ops = 67, Vars = 16) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v5': elapsed time 1.15 seconds, memory usage 167084kB, peak memory usage 233236kB (SOL-9)
go allocate
# Info: Starting transformation 'architect' on solution 'markers.v5' (SOL-8)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../markers_source/blur.c(86): Loop '/markers/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../markers_source/blur.c(102): Loop '/markers/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/markers/core': (Total ops = 348, Real ops = 108, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Loop '/markers/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vin' is never used. (OPT-4)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 27648000). (MEM-2)
# Error: Splitting of Resource 'vout:rsc' (Id: 2) into 307200 variables could cause excessive runtime or memory requirements Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Error: go: error transforming design
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.h} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(49): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 1.08 seconds, memory usage 173060kB, peak memory usage 235056kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(50): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(50): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(50): Inlining routine 'markers' (CIN-14)
# $PROJECT_HOME/../markers_source/shift_class.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/shift_class.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../markers_source/blur.c(50): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Inout port 'volume' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'volume' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 320, Real ops = 70, Vars = 85) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 320, Real ops = 70, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 320, Real ops = 70, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 320, Real ops = 70, Vars = 85) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 320, Real ops = 70, Vars = 85) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 320, Real ops = 70, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 273, Real ops = 68, Vars = 58) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 257, Real ops = 68, Vars = 57) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 257, Real ops = 68, Vars = 57) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 257, Real ops = 68, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 257, Real ops = 68, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 248, Real ops = 68, Vars = 81) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 255, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 255, Real ops = 68, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 255, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 255, Real ops = 68, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 255, Real ops = 68, Vars = 20) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(50): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/markers/core': (Total ops = 255, Real ops = 68, Vars = 16) (SOL-10)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(86): Loop '/markers/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../markers_source/blur.c(102): Loop '/markers/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/markers/core': (Total ops = 229, Real ops = 68, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 224, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 224, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 224, Real ops = 67, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 224, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 224, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 224, Real ops = 67, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 224, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 224, Real ops = 67, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 224, Real ops = 67, Vars = 16) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v6': elapsed time 1.25 seconds, memory usage 169388kB, peak memory usage 235056kB (SOL-9)
go allocate
# Info: Starting transformation 'architect' on solution 'markers.v6' (SOL-8)
# $PROJECT_HOME/../markers_source/shift_class.h(34): Loop '/markers/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../markers_source/blur.c(86): Loop '/markers/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../markers_source/blur.c(102): Loop '/markers/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/markers/core': (Total ops = 347, Real ops = 108, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 1) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(50): Loop '/markers/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 7) (SOL-10)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(50): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 5, Real ops = 1, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 5, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Design 'markers' contains '1' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v6': elapsed time 2.15 seconds, memory usage 169684kB, peak memory usage 235056kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(50): Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(50): Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v6': elapsed time 0.05 seconds, memory usage 169692kB, peak memory usage 235056kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'markers.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 14, Real ops = 2, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 8, Real ops = 1, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 5, Real ops = 1, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 2, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 9, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 1, Real ops = 1, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 1, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 1, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 1, Real ops = 1, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 1, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 5) (SOL-10)
# Info: $PROJECT_HOME/../markers_source/blur.c(50): Partition '/markers/markers:core/core' is found empty and is optimized away. (OPT-12)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v6': elapsed time 0.47 seconds, memory usage 173356kB, peak memory usage 235056kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v6': elapsed time 0.03 seconds, memory usage 173356kB, peak memory usage 235056kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v6' (SOL-8)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 2, Real ops = 0, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 2) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers/Catapult/markers.v6/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v6': elapsed time 1.29 seconds, memory usage 174260kB, peak memory usage 235056kB (SOL-9)
