&emsp;&emsp;Arithmetic Logic Unit with Verilog

    ALU that is capable of unsigned multiplication using Quartus and Verilog HDL.
    Using 32 bit and, or, xor, sub, slt, not, nor; 32 bit add with half/full adders; 32 bit sub with 2s complement and 32bit add; 2 bit and 3 bit muxes.
    Uses Control, Datapath and 32 bit multiplication.

![image](https://user-images.githubusercontent.com/76924597/154780906-76a3d259-5739-4048-bf0c-7abbea423560.png)

![image](https://user-images.githubusercontent.com/76924597/154780918-67215244-e695-44a3-866b-c8a06981a660.png)
