0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/robin/Dev/alu_vhdl/alu_vhdl.sim/sim_1/synth/timing/xsim/alu_tb_time_synth.v,1695470916,verilog,C:/Users/robin/Dev/alu_vhdl/alu_vhdl.srcs/sim_1/new/testbench.vhd,,,alu,,,,,,,,
C:/Users/robin/Dev/alu_vhdl/alu_vhdl.srcs/sim_1/new/testbench.vhd,1695470453,vhdl,,,,alu_tb,,,,,,,,
