// Seed: 57749364
module module_0 (
    output tri0  id_0,
    output wor   id_1,
    input  wire  id_2,
    input  wire  id_3,
    output wand  id_4,
    input  wor   id_5,
    input  uwire id_6,
    output tri1  id_7,
    output wire  id_8,
    input  tri0  id_9,
    output uwire id_10
);
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor void id_3,
    input supply0 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    output tri id_13,
    output logic id_14,
    output wor id_15,
    input tri1 id_16
    , id_18
);
  wire id_19[-1 : 1], id_20;
  initial @(id_18) id_14 <= id_6;
  logic id_21;
  ;
  supply1 id_22;
  module_0 modCall_1 (
      id_3,
      id_15,
      id_1,
      id_2,
      id_12,
      id_2,
      id_4,
      id_12,
      id_12,
      id_11,
      id_12
  );
  assign modCall_1.id_2 = 0;
  wire id_23;
  assign id_22 = 1;
endmodule
