

================================================================
== Vitis HLS Report for 'ZipperRemoval_Pipeline_VITIS_LOOP_1101_2'
================================================================
* Date:           Mon Jun 17 21:38:19 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  3.188 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min |  max  |                      Type                     |
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |        5|    65540|  33.670 ns|  0.441 ms|    2|  65537|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1101_2  |        3|    65538|         4|          1|          1|  1 ~ 65536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     373|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     140|    -|
|Register         |        -|     -|     189|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     189|     545|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1129_1_fu_395_p2            |         +|   0|  0|  18|          10|          10|
    |add_ln1129_fu_385_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln1147_1_fu_494_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln1147_fu_484_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln1148_1_fu_539_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln1148_fu_529_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln1149_1_fu_584_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln1149_fu_574_p2              |         +|   0|  0|  18|          11|          11|
    |lum_fu_401_p2                     |         +|   0|  0|  18|          10|          10|
    |x_2_fu_223_p2                     |         +|   0|  0|  24|          17|           1|
    |and_ln1144_1_fu_459_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1144_fu_435_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_519                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1101_fu_217_p2             |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln1107_fu_229_p2             |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln1144_1_fu_423_p2           |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln1144_2_fu_441_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln1144_3_fu_453_p2           |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln1144_fu_417_p2             |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln1159_fu_235_p2             |      icmp|   0|  0|  24|          17|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1144_fu_600_p2               |        or|   0|  0|   2|           1|           1|
    |conv3_i_i188669_fu_620_p3         |    select|   0|  0|  10|           1|          10|
    |conv3_i_i671_fu_606_p3            |    select|   0|  0|  10|           1|          10|
    |conv3_i_i79670_fu_613_p3          |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1144_1_fu_447_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1144_fu_429_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 373|         214|         212|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1     |   9|          2|   17|         34|
    |imgRgb_blk_n             |   9|          2|    1|          2|
    |imgUnzip_blk_n           |   9|          2|    1|          2|
    |p_0_0_0480_1661_out_o    |   9|          2|   10|         20|
    |p_0_0_0480_1667_fu_126   |   9|          2|   10|         20|
    |p_0_0_0481_1660_out_o    |   9|          2|   10|         20|
    |p_0_0_0481_1665_fu_122   |   9|          2|   10|         20|
    |p_0_0_0482_1659_out_o    |   9|          2|   10|         20|
    |p_0_0_0482_1663_fu_118   |   9|          2|   10|         20|
    |p_0_0_0483_1658_out_o    |   9|          2|   10|         20|
    |p_0_0_0483_1662_fu_114   |   9|          2|    7|         14|
    |phi_ln1132_out           |  14|          3|    7|         21|
    |x_fu_110                 |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 140|         31|  122|        251|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |conv3_i_i188669_reg_767            |  10|   0|   10|          0|
    |conv3_i_i671_reg_757               |  10|   0|   10|          0|
    |conv3_i_i79670_reg_762             |  10|   0|   10|          0|
    |icmp_ln1101_reg_721                |   1|   0|    1|          0|
    |icmp_ln1101_reg_721_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1107_reg_725                |   1|   0|    1|          0|
    |icmp_ln1159_reg_729                |   1|   0|    1|          0|
    |p_0_0_0480_1667_fu_126             |  10|   0|   10|          0|
    |p_0_0_0480_1667_load_reg_749       |  10|   0|   10|          0|
    |p_0_0_0481_1665_fu_122             |  10|   0|   10|          0|
    |p_0_0_0481_1665_load_reg_741       |  10|   0|   10|          0|
    |p_0_0_0482_1663_fu_118             |  10|   0|   10|          0|
    |p_0_0_0482_1663_load_reg_733       |  10|   0|   10|          0|
    |p_0_0_0483_1662_fu_114             |   7|   0|    7|          0|
    |x_fu_110                           |  17|   0|   17|          0|
    |icmp_ln1159_reg_729                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 189|  32|  126|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1101_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1101_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1101_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1101_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1101_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1101_2|  return value|
|imgRgb_dout                   |   in|   30|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_num_data_valid         |   in|    3|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_fifo_cap               |   in|    3|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_empty_n                |   in|    1|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_read                   |  out|    1|     ap_fifo|                                    imgRgb|       pointer|
|imgUnzip_din                  |  out|   30|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_num_data_valid       |   in|    3|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_fifo_cap             |   in|    3|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_full_n               |   in|    1|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_write                |  out|    1|     ap_fifo|                                  imgUnzip|       pointer|
|p_0_0_0477655_lcssa668693     |   in|   10|     ap_none|                 p_0_0_0477655_lcssa668693|        scalar|
|p_0_0_0478653_lcssa666691     |   in|   10|     ap_none|                 p_0_0_0478653_lcssa666691|        scalar|
|p_0_0_0479657_lcssa664689     |   in|   10|     ap_none|                 p_0_0_0479657_lcssa664689|        scalar|
|conv2_i_i_lcssa687            |   in|    7|     ap_none|                        conv2_i_i_lcssa687|        scalar|
|loopWidth                     |   in|   17|   ap_stable|                                 loopWidth|        scalar|
|zext_ln1085                   |   in|   16|   ap_stable|                               zext_ln1085|        scalar|
|p_0_0_0480_1667_out           |  out|   10|      ap_vld|                       p_0_0_0480_1667_out|       pointer|
|p_0_0_0480_1667_out_ap_vld    |  out|    1|      ap_vld|                       p_0_0_0480_1667_out|       pointer|
|p_0_0_0481_1665_out           |  out|   10|      ap_vld|                       p_0_0_0481_1665_out|       pointer|
|p_0_0_0481_1665_out_ap_vld    |  out|    1|      ap_vld|                       p_0_0_0481_1665_out|       pointer|
|p_0_0_0482_1663_out           |  out|   10|      ap_vld|                       p_0_0_0482_1663_out|       pointer|
|p_0_0_0482_1663_out_ap_vld    |  out|    1|      ap_vld|                       p_0_0_0482_1663_out|       pointer|
|p_0_0_0480_1661_out_i         |   in|   10|     ap_ovld|                       p_0_0_0480_1661_out|       pointer|
|p_0_0_0480_1661_out_o         |  out|   10|     ap_ovld|                       p_0_0_0480_1661_out|       pointer|
|p_0_0_0480_1661_out_o_ap_vld  |  out|    1|     ap_ovld|                       p_0_0_0480_1661_out|       pointer|
|p_0_0_0481_1660_out_i         |   in|   10|     ap_ovld|                       p_0_0_0481_1660_out|       pointer|
|p_0_0_0481_1660_out_o         |  out|   10|     ap_ovld|                       p_0_0_0481_1660_out|       pointer|
|p_0_0_0481_1660_out_o_ap_vld  |  out|    1|     ap_ovld|                       p_0_0_0481_1660_out|       pointer|
|p_0_0_0482_1659_out_i         |   in|   10|     ap_ovld|                       p_0_0_0482_1659_out|       pointer|
|p_0_0_0482_1659_out_o         |  out|   10|     ap_ovld|                       p_0_0_0482_1659_out|       pointer|
|p_0_0_0482_1659_out_o_ap_vld  |  out|    1|     ap_ovld|                       p_0_0_0482_1659_out|       pointer|
|p_0_0_0483_1658_out_i         |   in|   10|     ap_ovld|                       p_0_0_0483_1658_out|       pointer|
|p_0_0_0483_1658_out_o         |  out|   10|     ap_ovld|                       p_0_0_0483_1658_out|       pointer|
|p_0_0_0483_1658_out_o_ap_vld  |  out|    1|     ap_ovld|                       p_0_0_0483_1658_out|       pointer|
|phi_ln1132_out                |  out|    7|      ap_vld|                            phi_ln1132_out|       pointer|
|phi_ln1132_out_ap_vld         |  out|    1|      ap_vld|                            phi_ln1132_out|       pointer|
+------------------------------+-----+-----+------------+------------------------------------------+--------------+

