
module						dut_temp_tb	;
parameter					tCK = 1000/50 ; // 50MHz Clock
wire [6:0]					o_seg		;
wire						o_seg_dp	;
wire[5:0]					o_seg_enb	;

reg							clk			;
reg							rst_n		;

initial					clk	 =	1'b0	;
always 	#(tCK/2)		clk	 =	~clk	;

top_nco_cnt_disp	dut(	
				  		 .rst_n     (rst_n),
				  		 .clk       (clk ),
				  		 .o_seg     (o_seg),
				  		 .o_seg_dp  (o_seg_dp),
				   		 .o_seg_end (o_seg_enb));

initial begin
					#(0*tCK) rst_n = 1'b0; 
					#(1*tCK) rst_n = 1'b1; 
					#(100000000*tCK) $finish;	
end
endmodule 