	component nios_arch is
		port (
			nios2_qsys_0_custom_instruction_master_readra : out   std_logic;                                        -- readra
			nios2_qsys_0_d_irq_irq                        : in    std_logic_vector(31 downto 0) := (others => 'X'); -- irq
			terasic_sram_0_conduit_end_DQ                 : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			terasic_sram_0_conduit_end_ADDR               : out   std_logic_vector(19 downto 0);                    -- ADDR
			terasic_sram_0_conduit_end_UB_n               : out   std_logic;                                        -- UB_n
			terasic_sram_0_conduit_end_LB_n               : out   std_logic;                                        -- LB_n
			terasic_sram_0_conduit_end_WE_n               : out   std_logic;                                        -- WE_n
			terasic_sram_0_conduit_end_CE_n               : out   std_logic;                                        -- CE_n
			terasic_sram_0_conduit_end_OE_n               : out   std_logic                                         -- OE_n
		);
	end component nios_arch;

