#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Oct 10 09:12:03 2020
# Process ID: 4576
# Current directory: C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.runs/synth_1
# Command line: vivado.exe -log m18VG_pipelined_cover.vds -mode batch -messageDb vivado.pb -notrace -source m18VG_pipelined_cover.tcl
# Log file: C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.runs/synth_1/m18VG_pipelined_cover.vds
# Journal file: C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source m18VG_pipelined_cover.tcl -notrace
Command: synth_design -top m18VG_pipelined_cover -part xc7k160tffv676-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 273.148 ; gain = 66.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'm18VG_pipelined_cover' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m18VG_pipelined_cover.v:23]
	Parameter W bound to: 6 - type: integer 
	Parameter Wc bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'm18VG_pipelined' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m18VG.v:22]
	Parameter W bound to: 6 - type: integer 
	Parameter Wc bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'm16VG_pipelined' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m16VG.v:23]
	Parameter W bound to: 6 - type: integer 
	Parameter Wc bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'm8VG_pipelined' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m8VG.v:23]
	Parameter W bound to: 6 - type: integer 
	Parameter Wc bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'm4VG_pipelined' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m4VG.v:23]
	Parameter W bound to: 6 - type: integer 
	Parameter Wc bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'm2VG_pipelined_2' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m2VG_pipelined_2.v:23]
	Parameter W bound to: 6 - type: integer 
	Parameter Wc bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'm2VG_pipelined_2' (1#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m2VG_pipelined_2.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4VG_pipelined' (2#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m4VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8VG_pipelined' (3#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m8VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm16VG_pipelined' (4#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m16VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm18VG_pipelined' (5#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m18VG.v:22]
INFO: [Synth 8-256] done synthesizing module 'm18VG_pipelined_cover' (6#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder_extendable/minfinder_extendable.srcs/sources_1/new/m18VG_pipelined_cover.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 310.563 ; gain = 103.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 310.563 ; gain = 103.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sayed/Desktop/Documents and downloads/design_constr.xdc]
Finished Parsing XDC File [C:/Users/sayed/Desktop/Documents and downloads/design_constr.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 624.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               90 Bit    Registers := 1     
	                5 Bit    Registers := 47    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module m18VG_pipelined_cover 
Detailed RTL Component Info : 
+---Registers : 
	               90 Bit    Registers := 1     
	                5 Bit    Registers := 3     
Module m2VG_pipelined_2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m4VG_pipelined 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m8VG_pipelined 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module m16VG_pipelined 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module m18VG_pipelined 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 624.914 ; gain = 418.289

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'g1/cp_1_reg[1]' (FDR) to 'g1/cp_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'g1/cp_1_reg[4]' (FDR) to 'g1/cp_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'g1/cp_1_reg[2]' (FDR) to 'g1/cp_1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (g1/\cp_1_reg[3] )
INFO: [Synth 8-3886] merging instance 'g1/cp_2_reg[1]' (FDR) to 'g1/cp_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'g1/cp_2_reg[4]' (FDR) to 'g1/cp_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'g1/cp_2_reg[2]' (FDR) to 'g1/cp_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'g1/cp_2_reg[3]' (FDR) to 'g1/cp_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'g1/cp_3_reg[1]' (FDR) to 'g1/cp_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'g1/cp_3_reg[4]' (FDR) to 'g1/cp_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'g1/cp_3_reg[2]' (FDR) to 'g1/cp_3_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (g1/\cp_1_reg[3] )
INFO: [Synth 8-3886] merging instance 'g1/cp_3_reg[3]' (FDR) to 'g1/cp_1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (g1/\cp_1_reg[3] )
WARNING: [Synth 8-3332] Sequential element (cp_1_reg[4]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_1_reg[2]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_1_reg[1]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_3_reg[4]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_3_reg[2]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_3_reg[1]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_1_reg[3]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_2_reg[1]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_2_reg[4]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_2_reg[2]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_2_reg[3]) is unused and will be removed from module m18VG_pipelined.
WARNING: [Synth 8-3332] Sequential element (cp_3_reg[3]) is unused and will be removed from module m18VG_pipelined.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 624.914 ; gain = 418.289

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:59 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 624.914 ; gain = 418.289

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     8|
|3     |LUT2 |    46|
|4     |LUT3 |    44|
|5     |LUT4 |    50|
|6     |LUT5 |    40|
|7     |LUT6 |   162|
|8     |FDRE |   340|
|9     |IBUF |    92|
|10    |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+-------------+--------------------+------+
|      |Instance     |Module              |Cells |
+------+-------------+--------------------+------+
|1     |top          |                    |   798|
|2     |  g1         |m18VG_pipelined     |   585|
|3     |    m1       |m16VG_pipelined     |   482|
|4     |      m1     |m8VG_pipelined__1   |   220|
|5     |        m1   |m4VG_pipelined__3   |    90|
|6     |          m1 |m2VG_pipelined_2__8 |    26|
|7     |          m2 |m2VG_pipelined_2__7 |    26|
|8     |        m2   |m4VG_pipelined__2   |    90|
|9     |          m1 |m2VG_pipelined_2__6 |    26|
|10    |          m2 |m2VG_pipelined_2__5 |    26|
|11    |      m2     |m8VG_pipelined      |   220|
|12    |        m1   |m4VG_pipelined__1   |    90|
|13    |          m1 |m2VG_pipelined_2__4 |    26|
|14    |          m2 |m2VG_pipelined_2__3 |    26|
|15    |        m2   |m4VG_pipelined      |    90|
|16    |          m1 |m2VG_pipelined_2__1 |    26|
|17    |          m2 |m2VG_pipelined_2__2 |    26|
|18    |    m2       |m2VG_pipelined_2    |    26|
+------+-------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 624.914 ; gain = 418.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 624.914 ; gain = 103.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:03 . Memory (MB): peak = 624.914 ; gain = 418.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 624.914 ; gain = 418.289
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.502 . Memory (MB): peak = 624.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 10 09:13:13 2020...
