// Seed: 3916526295
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd45,
    parameter id_6 = 32'd0,
    parameter id_8 = 32'd25,
    parameter id_9 = 32'd97
) (
    input wand id_0,
    input tri id_1,
    output wor id_2,
    input supply1 _id_3,
    output supply0 id_4,
    output supply1 id_5
    , _id_8,
    input wand _id_6
);
  wire [1 'b0 : 1] _id_9;
  wire [id_6 : {  id_8  ,  id_9  ,  -1  }] id_10;
  assign id_8  = id_1;
  assign id_2  = -1'b0;
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  logic [id_3 : 1] id_11;
  ;
  assign id_8  = id_9;
  assign id_4  = id_0;
  assign id_11 = {-1, id_3};
  generate
    always begin : LABEL_0
      id_11 = id_8 + id_11 - id_3;
      $unsigned(id_8);
      ;
    end
  endgenerate
  wire id_12;
endmodule
