{"Source Block": ["oh/elink/dv/dv_elink.v@153:173@HdlStmBlock", "\t  $finish;\n     end\n   \n   //Clock\n   always\n     begin\n       #10 \n\t begin\n\t    clkin      = ~clkin;\n\t    rx_lclk_p  = ~rx_lclk_p;\n\t    rx_lclk_n  = ~rx_lclk_n;\n\t    s_axi_aclk = ~s_axi_aclk;\n\t    m_axi_aclk = ~m_axi_aclk;\n\t    s_axicfg_aclk=~s_axicfg_aclk;\t    \n\t end\n     end\n\n   //Driving differentials\n   assign rx_frame_n   = ~rx_frame_p;\n   assign rx_data_n    = ~rx_data_p;\n   assign tx_wr_wait_n = ~tx_wr_wait_p;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[166, "\t    s_axicfg_aclk=~s_axicfg_aclk;\t    \n"]], "Add": []}}