Revision: 0b134f03f47c88757e9523602d18ba04490e32c4
Patch-set: 1
File: compiler/optimizing/code_generator.cc

1398:24-1398:25
Tue Oct 13 10:29:24 2015 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: aadf6a22_de87454e
Bytes: 2
>=

1398:24-1398:25
Tue Oct 13 10:58:33 2015 +0000
Author: Nicolas Geoffray <1038443@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: aadf6a22_de87454e
UUID: 3fa65e28_cb16f590
Bytes: 4
Done

File: compiler/optimizing/intrinsics_arm.cc

1359:0-1363:50
Tue Oct 13 10:29:24 2015 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 9f290a88_6e210f6d
Bytes: 143
Go straight for the SUBS and avoid the CMP:

    __ subs(temp, input_len, ShifterOperand(pos_const));
    __ b(slow_path->GetEntryLabel(), LT);

1359:0-1363:50
Tue Oct 13 10:58:33 2015 +0000
Author: Nicolas Geoffray <1038443@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 9f290a88_6e210f6d
UUID: 3fa65e28_2b0cd97d
Bytes: 4
Done

1383:0-1387:49
Tue Oct 13 10:29:24 2015 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: ca557e3a_9ac849a8
Bytes: 46
Reorder SUBS before BLT to get rid of the CMP.

1383:0-1387:49
Tue Oct 13 10:58:33 2015 +0000
Author: Nicolas Geoffray <1038443@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: ca557e3a_9ac849a8
UUID: 9f290a88_0e472b15
Bytes: 4
Done

1422:4-1422:38
Tue Oct 13 10:29:24 2015 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: ff13e649_d99c53e2
Bytes: 118
Result is unused if src_pos.IsConstant() && dest_pos.IsConstant(). Adjust the condition to avoid the CMP in that case.

1422:4-1422:38
Tue Oct 13 10:58:33 2015 +0000
Author: Nicolas Geoffray <1038443@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: ff13e649_d99c53e2
UUID: ff13e649_f92ef72a
Bytes: 45
Good catch. Done here in and the x64 version.

1596:0-1599:38
Tue Oct 13 10:29:24 2015 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 9f290a88_2e42e704
Bytes: 140
Why not Address(tempN, element_size, Address::PostIndex)? These LDR/STR instructions are already 32-bit because of IP being a high register.

1596:0-1599:38
Tue Oct 13 10:58:33 2015 +0000
Author: Nicolas Geoffray <1038443@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 9f290a88_2e42e704
UUID: 7f4d3685_c5e33a88
Bytes: 4
Done

