Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\IMOS\Downloads\Lab5_template_de1soc\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\Users\IMOS\Downloads\Lab5_template_de1soc\DE1_SoC_QSYS --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab5_template_de1soc/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding audio [audio2fifo 1.0]
Progress: Reading input file
Progress: Adding DATA_FREGEN [altera_avalon_pio 14.1]
Warning: DATA_FREGEN: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module DATA_FREGEN
Progress: Adding EMPTY [altera_avalon_pio 14.1]
Warning: EMPTY: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module EMPTY
Progress: Adding FIFO_FULL [altera_avalon_pio 14.1]
Warning: FIFO_FULL: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module FIFO_FULL
Progress: Adding OUT_DATA_AUDIO [altera_avalon_pio 14.1]
Warning: OUT_DATA_AUDIO: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module OUT_DATA_AUDIO
Progress: Adding OUT_PAUSE [altera_avalon_pio 14.1]
Warning: OUT_PAUSE: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module OUT_PAUSE
Progress: Adding OUT_STOP [altera_avalon_pio 14.1]
Warning: OUT_STOP: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module OUT_STOP
Progress: Adding WRCLK [altera_avalon_pio 14.1]
Warning: WRCLK: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module WRCLK
Progress: Adding WRREQ [altera_avalon_pio 14.1]
Warning: WRREQ: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module WRREQ
Progress: Adding clk_sys [clock_source 14.1]
Warning: clk_sys: Used clock_source 18.1 (instead of 14.1)
Progress: Parameterizing module clk_sys
Progress: Adding fifo_used [altera_avalon_pio 14.1]
Warning: fifo_used: Used altera_avalon_pio 18.1 (instead of 14.1)
Progress: Parameterizing module fifo_used
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module audio
Progress: Adding audio_sel [altera_avalon_pio 18.1]
Progress: Parameterizing module audio_sel
Progress: Adding clk_25_in [altera_clock_bridge 18.1]
Progress: Parameterizing module clk_25_in
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding div_freq [altera_avalon_pio 18.1]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keyboard_keys [altera_avalon_pio 18.1]
Progress: Parameterizing module keyboard_keys
Progress: Adding modulation_selector [altera_avalon_pio 18.1]
Progress: Parameterizing module modulation_selector
Progress: Adding mouse_pos [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_pos
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding signal_selector [altera_avalon_pio 18.1]
Progress: Parameterizing module signal_selector
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding vga [vga_interface 1.0]
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding clk_50M [clock_source 14.1]
Warning: clk_50M: Used clock_source 18.1 (instead of 14.1)
Progress: Parameterizing module clk_50M
Progress: Adding nios_clk [clock_source 14.1]
Warning: nios_clk: Used clock_source 18.1 (instead of 14.1)
Progress: Parameterizing module nios_clk
Progress: Adding vga_clk [altera_pll 14.1]
Warning: vga_clk: Used altera_pll 18.1 (instead of 14.1)
Progress: Parameterizing module vga_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module vga
Progress: Adding vga_clk_bridge_out [altera_clock_bridge 18.1]
Progress: Parameterizing module vga_clk_bridge_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\IMOS\Downloads\Lab5_template_de1soc\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\Users\IMOS\Downloads\Lab5_template_de1soc\DE1_SoC_QSYS\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab5_template_de1soc/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding audio [audio2fifo 1.0]
Progress: Parameterizing module audio
Progress: Adding audio_sel [altera_avalon_pio 18.1]
Progress: Parameterizing module audio_sel
Progress: Adding clk_25_in [altera_clock_bridge 18.1]
Progress: Parameterizing module clk_25_in
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding div_freq [altera_avalon_pio 18.1]
Progress: Parameterizing module div_freq
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding keyboard_keys [altera_avalon_pio 18.1]
Progress: Parameterizing module keyboard_keys
Progress: Adding modulation_selector [altera_avalon_pio 18.1]
Progress: Parameterizing module modulation_selector
Progress: Adding mouse_pos [altera_avalon_pio 18.1]
Progress: Parameterizing module mouse_pos
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding signal_selector [altera_avalon_pio 18.1]
Progress: Parameterizing module signal_selector
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding vga [vga_interface 1.0]
Progress: Parameterizing module vga
Progress: Adding vga_clk_bridge_out [altera_clock_bridge 18.1]
Progress: Parameterizing module vga_clk_bridge_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0
Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0
Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19
Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20
Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21
Info: audio: "DE1_SoC_QSYS" instantiated audio2fifo "audio"
Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: audio_sel:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0002_audio_sel_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0002_audio_sel_gen//DE1_SoC_QSYS_audio_sel_component_configuration.pl  --do_build_sim=0  ]
Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: audio_sel: "DE1_SoC_QSYS" instantiated altera_avalon_pio "audio_sel"
Info: cpu: "DE1_SoC_QSYS" instantiated altera_nios2_gen2 "cpu"
Info: div_freq: Starting RTL generation for module 'DE1_SoC_QSYS_div_freq'
Info: div_freq:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_div_freq --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0003_div_freq_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0003_div_freq_gen//DE1_SoC_QSYS_div_freq_component_configuration.pl  --do_build_sim=0  ]
Info: div_freq: Done RTL generation for module 'DE1_SoC_QSYS_div_freq'
Info: div_freq: "DE1_SoC_QSYS" instantiated altera_avalon_pio "div_freq"
Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0004_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0005_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'
Info: key: "DE1_SoC_QSYS" instantiated altera_avalon_pio "key"
Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: keyboard_keys:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0006_keyboard_keys_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0006_keyboard_keys_gen//DE1_SoC_QSYS_keyboard_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: keyboard_keys: "DE1_SoC_QSYS" instantiated altera_avalon_pio "keyboard_keys"
Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: modulation_selector:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0007_modulation_selector_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0007_modulation_selector_gen//DE1_SoC_QSYS_modulation_selector_component_configuration.pl  --do_build_sim=0  ]
Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: modulation_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "modulation_selector"
Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: mouse_pos:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0008_mouse_pos_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0008_mouse_pos_gen//DE1_SoC_QSYS_mouse_pos_component_configuration.pl  --do_build_sim=0  ]
Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: mouse_pos: "DE1_SoC_QSYS" instantiated altera_avalon_pio "mouse_pos"
Info: pll: "DE1_SoC_QSYS" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0010_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0010_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: sdram: "DE1_SoC_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: signal_selector:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0011_signal_selector_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0011_signal_selector_gen//DE1_SoC_QSYS_signal_selector_component_configuration.pl  --do_build_sim=0  ]
Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: signal_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "signal_selector"
Info: sysid_qsys: "DE1_SoC_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0013_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/IMOS/AppData/Local/Temp/alt9898_4860886329447494496.dir/0013_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'
Info: timer: "DE1_SoC_QSYS" instantiated altera_avalon_timer "timer"
Info: vga: "DE1_SoC_QSYS" instantiated vga_interface "vga"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 249 or more modules remaining
Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 59 modules, 19 files
Error: qsys-generate failed with exit code 1: 1 Error, 2 Warnings
Info: Stopping: Create HDL design files for synthesis
