
module half_adder(input a,b, output reg sum,carry);
always@(*)
{carry,sum}=a+b;
endmodule

module tb;
reg a,b; 
wire sum,carry;
half_adder h1(a,b,sum,carry);
initial begin
a=0;b=0;
#2 a=0;b=1;
#2 a=1;b=0;
#2 a=1;b=1;
#2 $stop;
end
endmodule
