L. Acasandrei and A. Barriga. 2013. AMBA bus hardware accelerator IP for Viola-Jones face detection. IET Computers Digital Techniques, 7, 5 (September 2013).
Advanced Micro Devices. 2009. AMD Radeon HD 5870 Graphics. Retrieved July 30, 2015, from http://www.amd.com/en-us/products/graphics/desktop/5000/5870#.
Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289877]
Rachata Ausavarungnirun , Kevin Kai-Wei Chang , Lavanya Subramanian , Gabriel H. Loh , Onur Mutlu, Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Herbert Bay , Andreas Ess , Tinne Tuytelaars , Luc Van Gool, Speeded-Up Robust Features (SURF), Computer Vision and Image Understanding, v.110 n.3, p.346-359, June, 2008[doi>10.1016/j.cviu.2007.09.014]
Abhishek Chandra , Micah Adler , Pawan Goyal , Prashant Shenoy, Surplus fair scheduling: a proportional-share CPU scheduling algorithm for symmetric multiprocessors, Proceedings of the 4th conference on Symposium on Operating System Design & Implementation, p.4-4, October 22-25, 2000, San Diego, California
N. Chandramoorthy, G. Tagliavini, K. Irick, A. Pullini, S. Advani, S. Al Habsi, M. Cotter, J. Sampson, V. Narayanan, and L. Benini. 2015. Exploring architectural heterogeneity in intelligent vision systems. In HPCA.
Kevin Kai-Wei Chang , Rachata Ausavarungnirun , Chris Fallin , Onur Mutlu, HAT: Heterogeneous Adaptive Throttling for On-Chip Networks, Proceedings of the 2012 IEEE 24th International Symposium on Computer Architecture and High Performance Computing, p.9-18, October 24-26, 2012[doi>10.1109/SBAC-PAD.2012.44]
K. Chang, D. Lee, Z. Chishti, A. Alameldeen, C. Wilkerson, Y. Kim, and O. Mutlu. 2014. Improving DRAM performance by parallelizing refreshes with accesses. In HPCA.
Hsiang-Yun Cheng , Chung-Hsiang Lin , Jian Li , Chia-Lin Yang, Memory Latency Reduction via Thread Throttling, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.53-64, December 04-08, 2010[doi>10.1109/MICRO.2010.39]
CMU SAFARI Research Group. 2015a. Ramulator. (2015). Retrieved October 29, 2015, from https://github.com/CMU-SAFARI/ramulator.
CMU SAFARI Research Group. 2015b. SAFARI GitHub. (2015). Retrieved November 9, 2015, from https://github.com/CMU-SAFARI.
Reetuparna Das , Rachata Ausavarungnirun , Onur Mutlu , Akhilesh Kumar , Mani Azimi, Application-to-core mapping policies to reduce memory system interference in multi-core systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.107-118, February 23-27, 2013[doi>10.1109/HPCA.2013.6522311]
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669150]
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Aérgia: exploiting packet latency slack in on-chip networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815976]
Kenneth J. Duda , David R. Cheriton, Borrowed-virtual-time (BVT) scheduling: supporting latency-sensitive threads in a general-purpose scheduler, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.261-276, December 12-15, 1999, Charleston, South Carolina, USA[doi>10.1145/319151.319169]
Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736058]
Eiman Ebrahimi , Rustam Miftakhutdinov , Chris Fallin , Chang Joo Lee , José A. Joao , Onur Mutlu , Yale N. Patt, Parallel application memory scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155663]
Stijn Eyerman , Lieven Eeckhout, System-Level Performance Metrics for Multiprogram Workloads, IEEE Micro, v.28 n.3, p.42-53, May 2008[doi>10.1109/MM.2008.44]
P. N. Gour, S. Narumanchi, S. Saurav, and S. Singh. 2014. Hardware accelerator for real-time image resizing. In 18th International Symposium on VLSI Design and Test.
Pawan Goyal , Xingang Guo , Harrick M. Vin, A hierarchial CPU scheduler for multimedia operating systems, Proceedings of the second USENIX symposium on Operating systems design and implementation, p.107-121, October 29-November 01, 1996, Seattle, Washington, USA[doi>10.1145/238721.238766]
Y. Heechul, Y. Gang, P. Rodolfo, C. Marco, and S. Lui. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In RTAS.
Feng-Cheng Huang , Shi-Yu Huang , Ji-Wei Ker , Yung-Chang Chen, High-Performance SIFT Hardware Accelerator for Real-Time Image Feature Extraction, IEEE Transactions on Circuits and Systems for Video Technology, v.22 n.3, p.340-351, March 2012[doi>10.1109/TCSVT.2011.2162760]
Ibrahim Hur , Calvin Lin, Adaptive History-Based Memory Schedulers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.343-354, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.4]
Engin Ipek , Onur Mutlu , José F. Martínez , Rich Caruana, Self-Optimizing Memory Controllers: A Reinforcement Learning Approach, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.39-50, June 21-25, 2008[doi>10.1109/ISCA.2008.21]
Itseez. 2015. Open Source Computer Vision. (2015). Retrieved July 30, 2015, from http://opencv.org.
JEDEC. 2010. Standard No. 79-3. DDR3 SDRAM STANDARD. (2010).
Min Kyu Jeong , Mattan Erez , Chander Sudanthi , Nigel Paver, A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228513]
Min Kyu Jeong , Doe Hyun Yoon , Dam Sunwoo , Mike Sullivan , Ikhwan Lee , Mattan Erez, Balancing DRAM locality and parallelism in shared memory CMP systems, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168944]
Onur Kayiran , Nachiappan Chidambaram Nachiappan , Adwait Jog , Rachata Ausavarungnirun , Mahmut T. Kandemir , Gabriel H. Loh , Onur Mutlu , Chita R. Das, Managing GPU Concurrency in Heterogeneous Architectures, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.62]
Samira Khan , Donghyuk Lee , Yoongu Kim , Alaa R. Alameldeen , Chris Wilkerson , Onur Mutlu, The efficacy of error mitigation techniques for DRAM retention failures: a comparative experimental study, ACM SIGMETRICS Performance Evaluation Review, v.42 n.1, June 2014[doi>10.1145/2637364.2592000]
H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar. 2014. Bounding memory interference delay in COTS-based multi-core systems. In RTAS.
W. Kim, H. Chung, H.-D. Cho, and Y. Kim. 2012. Enjoy the ultimate WQXGA solution with Exynos 5 Dual. Samsung Electronics White Paper (2012).
Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. 2010a. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA.
Yoongu Kim , Michael Papamichael , Onur Mutlu , Mor Harchol-Balter, Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.65-76, December 04-08, 2010[doi>10.1109/MICRO.2010.51]
Yoongu Kim , Vivek Seshadri , Donghyuk Lee , Jamie Liu , Onur Mutlu, A case for exploiting subarray-level parallelism (SALP) in DRAM, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Y. Kim, W. Yang, and O. Mutlu. 2015. Ramulator: A fast and extensible DRAM simulator. IEEE CAL PP, 99 (2015).
Chang Joo Lee , Onur Mutlu , Veynu Narasiman , Yale N. Patt, Prefetch-Aware DRAM Controllers, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.200-209, November 08-12, 2008[doi>10.1109/MICRO.2008.4771791]
C. J. Lee, V. Narasiman, E. Ebrahimi, O. Mutlu, and Y. N. Patt. 2010. DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems. HPS Technical Report, TR-HPS-2010-002. (2010).
Chang Joo Lee , Veynu Narasiman , Onur Mutlu , Yale N. Patt, Improving memory bank-level parallelism in the presence of prefetching, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669155]
D. Lee, Y. Kim, G. Pekhimenko, S. Khan, V. Seshadri, K. Chang, and O. Mutlu. 2015. Adaptive-latency DRAM: Optimizing DRAM timing for the common-case. In HPCA.
Donghyuk Lee , Yoongu Kim , Vivek Seshadri , Jamie Liu , Lavanya Subramanian , Onur Mutlu, Tiered-latency DRAM: A low latency and low cost DRAM architecture, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.615-626, February 23-27, 2013[doi>10.1109/HPCA.2013.6522354]
Kun-Bin Lee , Tzu-Chieh Lin , Chein-Wei Jen, An efficient quality-aware memory controller for multimedia platform SoC, IEEE Transactions on Circuits and Systems for Video Technology, v.15 n.5, p.620-633, May 2005[doi>10.1109/TCSVT.2005.846412]
Seung Eun Lee , Yong Zhang , Zhen Fang , Sadagopan Srinivasan , Ravi Iyer , Donald Newell, Accelerating mobile augmented reality on a handheld platform, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Jamie Liu , Ben Jaiyen , Richard Veras , Onur Mutlu, RAIDR: Retention-Aware Intelligent DRAM Refresh, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Lei Liu , Zehan Cui , Mingjie Xing , Yungang Bao , Mingyu Chen , Chengyong Wu, A software memory partition approach for eliminating bank-level interference in multicore systems, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370869]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
C. Macian, S. Dharmapurikar, and J. Lockwood. 2003. Beyond performance: Secure and fair memory management for multiple systems on a chip. In FPT.
Micron. 2014. 1Gb: x4, x8, x16 DDR3 SDRAM Features. Retrieved July 30, 2015, from http://www.micron.com/∼/media/Documents/products/data-sheet/dram/ddr3/1gb_ddr3_sdram.pdf.
Thomas Moscibroda , Onur Mutlu, Distributed order scheduling and its application to multi-core dram controllers, Proceedings of the twenty-seventh ACM symposium on Principles of distributed computing, August 18-21, 2008, Toronto, Canada[doi>10.1145/1400751.1400799]
Sai Prashanth Muralidhara , Lavanya Subramanian , Onur Mutlu , Mahmut Kandemir , Thomas Moscibroda, Reducing memory interference in multicore systems via application-aware memory channel partitioning, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155664]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Nachiappan Chidambaram Nachiappan , Praveen Yedlapalli , Niranjan Soundararajan , Mahmut Taylan Kandemir , Anand Sivasubramaniam , Chita R. Das, GemDroid: a framework to evaluate mobile platforms, ACM SIGMETRICS Performance Evaluation Review, v.42 n.1, June 2014[doi>10.1145/2637364.2591973]
NASA. 2012. NAS Parallel Benchmark Suite. Retrieved July 30, 2015, from http://www.nas.nasa.gov/publications/npb.html.
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
Jason Nieh , Monica S. Lam, The design, implementation and evaluation of SMART: a scheduler for multimedia applications, Proceedings of the sixteenth ACM symposium on Operating systems principles, p.184-197, October 05-08, 1997, Saint Malo, France[doi>10.1145/268998.266677]
Jason Nieh , Christopher Vaill , Hua Zhong, Virtual-Time Round-Robin: An O(1) Proportional Share Scheduler, Proceedings of the General Track: 2001 USENIX Annual Technical Conference, p.245-259, June 25-30, 2001
George Nychis , Chris Fallin , Thomas Moscibroda , Onur Mutlu, Next generation on-chip networks: what kind of congestion control do we need?, Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks, p.1-6, October 20-21, 2010, Monterey, California[doi>10.1145/1868447.1868459]
George P. Nychis , Chris Fallin , Thomas Moscibroda , Onur Mutlu , Srinivasan Seshan, On-chip networks from a networking perspective: congestion and scalability in many-core interconnects, Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication, August 13-17, 2012, Helsinki, Finland[doi>10.1145/2342356.2342436]
M. Paolieri , E. Quinones , F. J. Cazorla , M. Valero, An Analyzable Memory Controller for Hard Real-Time CMPs, IEEE Embedded Systems Letters, v.1 n.4, p.86-90, December 2009[doi>10.1109/LES.2010.2041634]
Harish Patil , Robert Cohn , Mark Charney , Rajiv Kapoor , Andrew Sun , Anand Karunanidhi, Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.81-92, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.28]
Qualcomm. 2011. Snapdragon S4 processors: System on chip solutions for a new mobile age. Qualcomm White Paper (2011).
Jan Reineke , Isaac Liu , Hiren D. Patel , Sungjun Kim , Edward A. Lee, PRET DRAM controller: bank privatization for predictability and temporal isolation, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039388]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
I. Schmadecke and H. Blume. 2013. Hardware-accelerator design for energy-efficient acoustic feature extraction. In 2013 IEEE 2nd Global Conference on Consumer Electronics (GCCE’13).
Vivek Seshadri , Abhishek Bhowmick , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , Todd C. Mowry, The dirty-block index, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Vivek Seshadri , Yoongu Kim , Chris Fallin , Donghyuk Lee , Rachata Ausavarungnirun , Gennady Pekhimenko , Yixin Luo , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , Todd C. Mowry, RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540725]
Vivek Seshadri , Thomas Mullins , Amirali Boroumand , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch , Todd C. Mowry, Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii[doi>10.1145/2830772.2830820]
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
I. Sobel. 1990. An isotropic 3x3 image gradient operator. In Machine Vision for Three-Dimensional Scenes. Academic Press, 376--379.
Standard Performance Evaluation Corporation. 2014. SPEC CPU2006. Retrieved July 30, 2015, from http://www.spec.org/spec2006.
G. P. Stein, I. Gat, and G. Hayon. 2008. Challenges and solutions for bundling multiple DAS applications on a single hardware platform. In V.I.S.I.O.N.
A. Stevens. 2010. QoS for high-performance and power-efficient HD multimedia. ARM White Paper (2010).
L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu. 2014. The blacklisting memory scheduler: Achieving high performance and fairness at low cost. In ICCD.
L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu. 2015a. The blacklisting memory scheduler: Balancing performance, fairness and complexity. CoRR abs/1504.00390 (2015).
Lavanya Subramanian , Vivek Seshadri , Arnab Ghosh , Samira Khan , Onur Mutlu, The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii[doi>10.1145/2830772.2830803]
Lavanya Subramanian , Vivek Seshadri , Yoongu Kim , Ben Jaiyen , Onur Mutlu, MISE: Providing performance predictability and improving fairness in shared main memory systems, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.639-650, February 23-27, 2013[doi>10.1109/HPCA.2013.6522356]
J. Tanabe, S. Toru, Y. Yamada, T. Watanabe, M. Okumura, M. Nishiyama, T. Nomura, K. Oma, N. Sato, M. Banno, H. Hayashi, and T. Miyamori. 2015. A 1.9TOPS and 564GOPS/W heterogeneous multicore SoC with color-based object classification accelerator for image-recognition applications. In ISSCC.
Y. Tanabe, M. Sumiyoshi, M. Nishiyama, I. Yamazaki, S. Fujii, K. Kimura, T. Aoyama, M. Banno, H. Hayashi, and T. Miyamori. 2012. A 464GOPS 620GOPS/W heterogeneous multi-core SoC for image-recognition applications. In ISSCC.
TPC. 2015. TPC Benchmarks. Retrieved July 30, 2015, from http://www.tpc.org/.
H. Usui, L. Subramanian, K. Chang, and O. Mutlu. 2015. SQUASH: Simple QoS-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators. CoRR abs/1505.07502 (2015).
Hans Vandierendonck , Andre Seznec, Fairness Metrics for Multi-Threaded Processors, IEEE Computer Architecture Letters, v.10 n.1, p.4-7, January 2011[doi>10.1109/L-CA.2011.1]
P. Viola and M. Jones. 2001. Rapid object detection using a boosted cascade of simple features. In CVPR.
Carl A. Waldspurger , William E. Weihl, Lottery scheduling: flexible proportional-share resource management, Proceedings of the 1st USENIX conference on Operating Systems Design and Implementation, p.1-es, November 14-17, 1994, Monterey, California
Hui Wang , Canturk Isci , Lavanya Subramanian , Jongmoo Choi , Depei Qian , Onur Mutlu, A-DRM: Architecture-aware Distributed Resource Management of Virtualized Clusters, Proceedings of the 11th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, March 14-15, 2015, Istanbul, Turkey[doi>10.1145/2731186.2731202]
L. Wu and W. Zhang. 2013. Time-predictable DRAM access scheduling algorithms for real-time multicore processors. In Southeastcon.
Praveen Yedlapalli , Nachiappan Chidambaram Nachiappan , Niranjan Soundararajan , Anand Sivasubramaniam , Mahmut T. Kandemir , Chita R. Das, Short-Circuiting Memory Traffic in Handheld Platforms, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.60]
Jishen Zhao , Onur Mutlu , Yuan Xie, FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.47]
W. K. Zuravleff and T. Robinson. 1997. Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. U.S. Patent Number 5,630,096. (1997).
