{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681787412827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681787412832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 22:10:12 2023 " "Processing started: Mon Apr 17 22:10:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681787412832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787412832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab72 -c Lab72 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab72 -c Lab72" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787412832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681787413759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681787413760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/lab72_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/lab72_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc " "Found entity 1: lab72_soc" {  } { { "lab72_soc/synthesis/lab72_soc.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab72_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab72_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_irq_mapper " "Found entity 1: lab72_soc_irq_mapper" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_irq_mapper.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0 " "Found entity 1: lab72_soc_mm_interconnect_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab72_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab72_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab72_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab72_soc_mm_interconnect_0_rsp_mux" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421813 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab72_soc_mm_interconnect_0_rsp_demux" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab72_soc_mm_interconnect_0_cmd_mux" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab72_soc_mm_interconnect_0_cmd_demux" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421839 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421839 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421839 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421839 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab72_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab72_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab72_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab72_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab72_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab72_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab72_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab72_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421866 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab72_soc_mm_interconnect_0_router_007 " "Found entity 2: lab72_soc_mm_interconnect_0_router_007" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab72_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab72_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab72_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab72_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab72_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421870 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab72_soc_mm_interconnect_0_router_002 " "Found entity 2: lab72_soc_mm_interconnect_0_router_002" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab72_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab72_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab72_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab72_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681787421873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab72_soc_mm_interconnect_0_router_default_decode" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421876 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab72_soc_mm_interconnect_0_router " "Found entity 2: lab72_soc_mm_interconnect_0_router" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_usb_rst " "Found entity 1: lab72_soc_usb_rst" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_usb_rst.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_timer_0 " "Found entity 1: lab72_soc_timer_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_timer_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_sysid_qsys_0 " "Found entity 1: lab72_soc_sysid_qsys_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sysid_qsys_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_spi_0 " "Found entity 1: lab72_soc_spi_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab72_soc_sdram_pll_dffpipe_l2c" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421925 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab72_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab72_soc_sdram_pll_stdsync_sv6" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421925 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab72_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab72_soc_sdram_pll_altpll_vg92" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421925 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab72_soc_sdram_pll " "Found entity 4: lab72_soc_sdram_pll" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_sdram_input_efifo_module " "Found entity 1: lab72_soc_sdram_input_efifo_module" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421931 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab72_soc_sdram " "Found entity 2: lab72_soc_sdram" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_nios2_gen2_0 " "Found entity 1: lab72_soc_nios2_gen2_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab72_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab72_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab72_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab72_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab72_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab72_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab72_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab72_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab72_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab72_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab72_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab72_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab72_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab72_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab72_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab72_soc_nios2_gen2_0_cpu " "Found entity 21: lab72_soc_nios2_gen2_0_cpu" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab72_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab72_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_leds_pio " "Found entity 1: lab72_soc_leds_pio" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_leds_pio.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_keycode " "Found entity 1: lab72_soc_keycode" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_keycode.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_key_external_connection.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_key_external_connection.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_key_external_connection " "Found entity 1: lab72_soc_key_external_connection" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_key_external_connection.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_key_external_connection.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787421996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787421996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab72_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422005 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab72_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab72_soc_jtag_uart_0_scfifo_w" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422005 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab72_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab72_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422005 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab72_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab72_soc_jtag_uart_0_scfifo_r" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422005 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab72_soc_jtag_uart_0 " "Found entity 5: lab72_soc_jtag_uart_0" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_hex_digits_pio " "Found entity 1: lab72_soc_hex_digits_pio" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_hex_digits_pio.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/lab72_soc_add_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/lab72_soc_add_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab72_soc_add_accumulate " "Found entity 1: lab72_soc_add_accumulate" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_add_accumulate.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_add_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422014 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text_avl_interface.sv(136) " "Verilog HDL warning at vga_text_avl_interface.sv(136): extended using \"x\" or \"z\"" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681787422016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(159) " "Verilog HDL information at vga_text_avl_interface.sv(159): always construct contains both blocking and non-blocking assignments" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681787422016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422018 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text_avl_interface.sv(136) " "Verilog HDL warning at vga_text_avl_interface.sv(136): extended using \"x\" or \"z\"" {  } { { "Lab 7 alt_material/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/vga_text_avl_interface.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681787422021 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(159) " "Verilog HDL information at vga_text_avl_interface.sv(159): always construct contains both blocking and non-blocking assignments" {  } { { "Lab 7 alt_material/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/vga_text_avl_interface.sv" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681787422022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 7 alt_material/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "Lab 7 alt_material/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/vga_text_avl_interface.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 7 alt_material/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Lab 7 alt_material/VGA_controller.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 7 alt_material/lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 7 alt_material/lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422036 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "Lab 7 alt_material/HexDriver.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681787422039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 7 alt_material/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 7 alt_material/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "Lab 7 alt_material/HexDriver.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 7 alt_material/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab 7 alt_material/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "Lab 7 alt_material/font_rom.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram1.v 1 1 " "Found 1 design units, including 1 entities, in source file vram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM1 " "Found entity 1: VRAM1" {  } { { "VRAM1.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/VRAM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "palette_index_f vga_text_avl_interface.sv(153) " "Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(153): created implicit net for \"palette_index_f\"" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "palette_index_f vga_text_avl_interface.sv(153) " "Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(153): created implicit net for \"palette_index_f\"" {  } { { "Lab 7 alt_material/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/vga_text_avl_interface.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h lab7.sv(112) " "Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for \"Reset_h\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422073 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab72_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab72_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681787422104 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab72_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab72_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681787422105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab72_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab72_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681787422105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab72_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab72_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681787422108 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab72_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab72_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681787422110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681787422279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab7.sv(112) " "Verilog HDL or VHDL warning at lab7.sv(112): object \"Reset_h\" assigned a value but never read" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681787422280 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "Lab 7 alt_material/lab7.sv" "hex_driver4" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc lab72_soc:u0 " "Elaborating entity \"lab72_soc\" for hierarchy \"lab72_soc:u0\"" {  } { { "Lab 7 alt_material/lab7.sv" "u0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "vga_text_mode_controller_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text_avl_interface.sv(145) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(145): truncated value with size 32 to match size of target (11)" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681787422367 "|lab7|lab72_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control " "Elaborating entity \"vga_controller\" for hierarchy \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\"" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_control" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "Lab 7 alt_material/VGA_controller.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681787422428 "|lab7|lab72_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "Lab 7 alt_material/VGA_controller.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681787422428 "|lab7|lab72_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom1 " "Elaborating entity \"font_rom\" for hierarchy \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom1\"" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "font_rom1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM1 lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst " "Elaborating entity \"VRAM1\" for hierarchy \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\"" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "VRAM1_inst" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component\"" {  } { { "VRAM1.v" "altsyncram_component" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/VRAM1.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component\"" {  } { { "VRAM1.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/VRAM1.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422611 ""}  } { { "VRAM1.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/VRAM1.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681787422611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8jm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8jm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8jm2 " "Found entity 1: altsyncram_8jm2" {  } { { "db/altsyncram_8jm2.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/altsyncram_8jm2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8jm2 lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component\|altsyncram_8jm2:auto_generated " "Elaborating entity \"altsyncram_8jm2\" for hierarchy \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|VRAM1:VRAM1_inst\|altsyncram:altsyncram_component\|altsyncram_8jm2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_add_accumulate lab72_soc:u0\|lab72_soc_add_accumulate:add_accumulate " "Elaborating entity \"lab72_soc_add_accumulate\" for hierarchy \"lab72_soc:u0\|lab72_soc_add_accumulate:add_accumulate\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "add_accumulate" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_hex_digits_pio lab72_soc:u0\|lab72_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab72_soc_hex_digits_pio\" for hierarchy \"lab72_soc:u0\|lab72_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "hex_digits_pio" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_jtag_uart_0 lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab72_soc_jtag_uart_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "jtag_uart_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_jtag_uart_0_scfifo_w lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab72_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "the_lab72_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787422913 ""}  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681787422913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787422991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787422991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787422995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787423022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787423022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787423028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787423077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787423077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787423084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787423140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787423140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787423150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787423212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787423212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_w:the_lab72_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787423219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_jtag_uart_0_scfifo_r lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_r:the_lab72_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab72_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|lab72_soc_jtag_uart_0_scfifo_r:the_lab72_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "the_lab72_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787423250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "lab72_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787423628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787423647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787423647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787423647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787423647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787423647 ""}  } { { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681787423647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab72_soc:u0\|lab72_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab72_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_key_external_connection lab72_soc:u0\|lab72_soc_key_external_connection:key_external_connection " "Elaborating entity \"lab72_soc_key_external_connection\" for hierarchy \"lab72_soc:u0\|lab72_soc_key_external_connection:key_external_connection\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "key_external_connection" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_keycode lab72_soc:u0\|lab72_soc_keycode:keycode " "Elaborating entity \"lab72_soc_keycode\" for hierarchy \"lab72_soc:u0\|lab72_soc_keycode:keycode\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "keycode" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_leds_pio lab72_soc:u0\|lab72_soc_leds_pio:leds_pio " "Elaborating entity \"lab72_soc_leds_pio\" for hierarchy \"lab72_soc:u0\|lab72_soc_leds_pio:leds_pio\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "leds_pio" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0 lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab72_soc_nios2_gen2_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "nios2_gen2_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_test_bench lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_test_bench:the_lab72_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_test_bench:the_lab72_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_register_bank_a_module lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "lab72_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424605 ""}  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681787424605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787424677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787424677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_a_module:lab72_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_register_bank_b_module lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_b_module:lab72_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_register_bank_b_module:lab72_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "lab72_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787424853 ""}  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681787424853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_break lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab72_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab72_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787424994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_oci_im lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_nios2_ocimem lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425198 ""}  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681787425198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787425263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787425263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab72_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab72_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_debug_slave_tck lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab72_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab72_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab72_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab72_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab72_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681787425436 ""}  } { { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681787425436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab72_soc:u0\|lab72_soc_nios2_gen2_0:nios2_gen2_0\|lab72_soc_nios2_gen2_0_cpu:cpu\|lab72_soc_nios2_gen2_0_cpu_nios2_oci:the_lab72_soc_nios2_gen2_0_cpu_nios2_oci\|lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab72_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab72_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_sdram lab72_soc:u0\|lab72_soc_sdram:sdram " "Elaborating entity \"lab72_soc_sdram\" for hierarchy \"lab72_soc:u0\|lab72_soc_sdram:sdram\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "sdram" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_sdram_input_efifo_module lab72_soc:u0\|lab72_soc_sdram:sdram\|lab72_soc_sdram_input_efifo_module:the_lab72_soc_sdram_input_efifo_module " "Elaborating entity \"lab72_soc_sdram_input_efifo_module\" for hierarchy \"lab72_soc:u0\|lab72_soc_sdram:sdram\|lab72_soc_sdram_input_efifo_module:the_lab72_soc_sdram_input_efifo_module\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "the_lab72_soc_sdram_input_efifo_module" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_sdram_pll lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab72_soc_sdram_pll\" for hierarchy \"lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "sdram_pll" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_sdram_pll_stdsync_sv6 lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll\|lab72_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab72_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll\|lab72_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_sdram_pll_dffpipe_l2c lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll\|lab72_soc_sdram_pll_stdsync_sv6:stdsync2\|lab72_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab72_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll\|lab72_soc_sdram_pll_stdsync_sv6:stdsync2\|lab72_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_sdram_pll_altpll_vg92 lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll\|lab72_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab72_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab72_soc:u0\|lab72_soc_sdram_pll:sdram_pll\|lab72_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "sd1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_spi_0 lab72_soc:u0\|lab72_soc_spi_0:spi_0 " "Elaborating entity \"lab72_soc_spi_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_spi_0:spi_0\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "spi_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_sysid_qsys_0 lab72_soc:u0\|lab72_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab72_soc_sysid_qsys_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "sysid_qsys_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_timer_0 lab72_soc:u0\|lab72_soc_timer_0:timer_0 " "Elaborating entity \"lab72_soc_timer_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_timer_0:timer_0\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "timer_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_usb_rst lab72_soc:u0\|lab72_soc_usb_rst:usb_rst " "Elaborating entity \"lab72_soc_usb_rst\" for hierarchy \"lab72_soc:u0\|lab72_soc_usb_rst:usb_rst\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "usb_rst" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0 lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab72_soc_mm_interconnect_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "mm_interconnect_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787425695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_1_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:add_accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:add_accumulate_s1_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "add_accumulate_s1_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 3365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_router lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab72_soc_mm_interconnect_0_router\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router:router\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "router" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 4672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_router_default_decode lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router:router\|lab72_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab72_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router:router\|lab72_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_router_002 lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab72_soc_mm_interconnect_0_router_002\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 4704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_router_002_default_decode lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_002:router_002\|lab72_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab72_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_002:router_002\|lab72_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_router_007 lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab72_soc_mm_interconnect_0_router_007\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_router_007_default_decode lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_007:router_007\|lab72_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab72_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_router_007:router_007\|lab72_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 4994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787426979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_cmd_demux lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab72_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 5101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_cmd_mux lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab72_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_rsp_demux lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab72_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 5599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_rsp_mux lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab72_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 6051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 6224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681787427444 "|lab7|lab72_soc:u0|lab72_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681787427445 "|lab7|lab72_soc:u0|lab72_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681787427445 "|lab7|lab72_soc:u0|lab72_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_avalon_st_adapter lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab72_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 6455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab72_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_avalon_st_adapter_005 lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab72_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0.v" 6600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|lab72_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab72_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab72_soc_irq_mapper lab72_soc:u0\|lab72_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab72_soc_irq_mapper\" for hierarchy \"lab72_soc:u0\|lab72_soc_irq_mapper:irq_mapper\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "irq_mapper" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab72_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab72_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "rst_controller" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab72_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab72_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab72_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab72_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab72_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab72_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab72_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab72_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab72_soc/synthesis/lab72_soc.v" "rst_controller_001" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/lab72_soc.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787427807 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681787429707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.17.22:10:33 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl " "2023.04.17.22:10:33 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787433223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787435134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787435241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787436970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787437053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787437138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787437235 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787437241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787437242 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681787437944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6339449/alt_sld_fab.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/ip/sldd6339449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787438144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787438144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787438226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787438226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787438237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787438237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787438293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787438293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787438359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787438359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787438359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681787438415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787438415 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[31\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[31\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[30\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[30\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[29\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[29\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[28\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[28\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[27\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[27\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[26\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[26\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[25\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[25\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[24\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[24\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[23\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[23\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[22\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[22\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[21\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[21\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[20\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[20\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[19\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[19\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[18\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[18\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[17\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[17\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[16\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[16\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[15\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[15\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[14\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[14\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[13\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[13\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[12\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[12\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[11\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[11\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[10\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[10\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[9\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[9\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[8\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[8\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[7\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[7\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[6\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[6\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[5\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[5\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[4\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[4\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[3\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[3\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[2\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[2\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[1\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[1\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[0\] " "Converted tri-state buffer \"lab72_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|AVL_READDATA\[0\]\" feeding internal logic into a wire" {  } { { "lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/vga_text_avl_interface.sv" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1681787440494 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1681787440494 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab72_soc:u0\|lab72_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1681787442324 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1681787442324 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681787445492 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681787445617 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681787445617 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681787445617 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681787445617 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 356 -1 0 } } { "lab72_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 352 -1 0 } } { "lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_sdram.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" 243 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" 132 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_jtag_uart_0.v" 398 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_spi_0.v" 253 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab72_soc/synthesis/submodules/lab72_soc_timer_0.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/lab72_soc_timer_0.v" 181 -1 0 } } { "lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/lab72_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681787445648 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681787445648 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787447619 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787447619 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787447619 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787447619 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681787447619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681787447619 "|lab7|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681787447619 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787447918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681787460616 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1681787460792 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1681787460792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/output_files/Lab72.map.smsg " "Generated suppressed messages file C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/output_files/Lab72.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787461623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681787463986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681787463986 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Lab 7 alt_material/lab7.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 7.2/Lab 7 alt_material/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681787464537 "|lab7|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681787464537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6553 " "Implemented 6553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681787464538 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681787464538 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681787464538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6262 " "Implemented 6262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681787464538 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681787464538 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681787464538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681787464538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681787464626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 22:11:04 2023 " "Processing ended: Mon Apr 17 22:11:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681787464626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681787464626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681787464626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681787464626 ""}
