<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>system_wrapper.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="system_wrapper.v"></a><a name="Topic12"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">system_wrapper.v</div>
</div>

<a name="Authors"></a><a name="Topic13"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic14"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic15"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2023/11/02"></a><a name="Topic16"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2023/11/02</div>
</div>

<a name="Information"></a><a name="Topic17"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic18"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>System wrapper for pl and ps for zcu102 board.</p></div>
</div>

<a name="License_MIT"></a><a name="Topic19"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2023 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="system_wrapper"></a><a name="Topic20"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">system_wrapper</div>
 <div id="NDPrototype20" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/8/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/8/2"><span class="SHKeyword">module</span> system_wrapper #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">FPGA_TECHNOLOGY</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">3</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">FPGA_FAMILY</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">SPEED_GRADE</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">20</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DEV_PACKAGE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">3</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">DELAY_REFCLK_FREQUENCY</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">500</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">ADC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">8</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DAC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="7/6/8/7" data-NarrowGridArea="9/1/10/6" style="grid-area:7/6/8/7">) ( <span class="SHKeyword">input</span> [<span class="SHNumber">12</span>:<span class="SHNumber">0</span>] gpio_bd_i, <span class="SHKeyword">output</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] gpio_bd_o, <span class="SHKeyword">input</span> rx_clk_in_0_p, <span class="SHKeyword">input</span> rx_clk_in_0_n, <span class="SHKeyword">input</span> rx_frame_in_0_p, <span class="SHKeyword">input</span> rx_frame_in_0_n, <span class="SHKeyword">input</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_0_p, <span class="SHKeyword">input</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_0_n, <span class="SHKeyword">output</span> tx_clk_out_0_p, <span class="SHKeyword">output</span> tx_clk_out_0_n, <span class="SHKeyword">output</span> tx_frame_out_0_p, <span class="SHKeyword">output</span> tx_frame_out_0_n, <span class="SHKeyword">output</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_0_p, <span class="SHKeyword">output</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_0_n, <span class="SHKeyword">input</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] gpio_status_0, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] gpio_ctl_0, <span class="SHKeyword">output</span> gpio_en_agc_0, <span class="SHKeyword">output</span> gpio_resetb_0, <span class="SHKeyword">output</span> gpio_debug_1_0, <span class="SHKeyword">output</span> gpio_debug_2_0, <span class="SHKeyword">output</span> gpio_calsw_1_0, <span class="SHKeyword">output</span> gpio_calsw_2_0, <span class="SHKeyword">output</span> gpio_ad5355_rfen, <span class="SHKeyword">input</span> gpio_ad5355_lock, <span class="SHKeyword">output</span> enable_0, <span class="SHKeyword">output</span> txnrx_0, <span class="SHKeyword">input</span> rx_clk_in_1_p, <span class="SHKeyword">input</span> rx_clk_in_1_n, <span class="SHKeyword">input</span> rx_frame_in_1_p, <span class="SHKeyword">input</span> rx_frame_in_1_n, <span class="SHKeyword">input</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_1_p, <span class="SHKeyword">input</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_1_n, <span class="SHKeyword">output</span> tx_clk_out_1_p, <span class="SHKeyword">output</span> tx_clk_out_1_n, <span class="SHKeyword">output</span> tx_frame_out_1_p, <span class="SHKeyword">output</span> tx_frame_out_1_n, <span class="SHKeyword">output</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_1_p, <span class="SHKeyword">output</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_1_n, <span class="SHKeyword">input</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] gpio_status_1, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] gpio_ctl_1, <span class="SHKeyword">output</span> gpio_en_agc_1, <span class="SHKeyword">output</span> gpio_resetb_1, <span class="SHKeyword">output</span> gpio_debug_3_1, <span class="SHKeyword">output</span> gpio_debug_4_1, <span class="SHKeyword">output</span> gpio_calsw_3_1, <span class="SHKeyword">output</span> gpio_calsw_4_1, <span class="SHKeyword">output</span> enable_1, <span class="SHKeyword">output</span> txnrx_1, <span class="SHKeyword">output</span> mcs_sync, <span class="SHKeyword">output</span> spi_ad9361_0, <span class="SHKeyword">output</span> spi_ad9361_1, <span class="SHKeyword">output</span> spi_ad5355, <span class="SHKeyword">output</span> spi_clk, <span class="SHKeyword">output</span> spi_mosi, <span class="SHKeyword">input</span> spi_miso, <span class="SHKeyword">input</span> ref_clk_p, <span class="SHKeyword">input</span> ref_clk_n )</div></div></div></div>
 <div class="CBody"><p>System wrapper for pl and ps for zcu102 board.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">FPGA_TECHNOLOGY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Type of FPGA, such as Ultrascale, Arria 10. 3 is for ultrascale+.</p></td></tr><tr><td class="CDLEntry">FPGA_FAMILY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Sub type of fpga, such as GX, SX, etc. 4 is for zynq.</p></td></tr><tr><td class="CDLEntry">SPEED_GRADE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Number that corresponds to the ships recommeneded speed. 20 is for -2.</p></td></tr><tr><td class="CDLEntry">DEV_PACKAGE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Specify a number that is equal to the manufactures package. 3 is for ff.</p></td></tr><tr><td class="CDLEntry">DELAY_REFCLK_FREQUENCY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Reference clock frequency used for ad_data_in instances</p></td></tr><tr><td class="CDLEntry">ADC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the ADC</p></td></tr><tr><td class="CDLEntry">DAC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the DAC</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">gpio_bd_i</td><td class="CDLDefinition"><p>gpio</p></td></tr><tr><td class="CDLEntry">gpio_bd_o</td><td class="CDLDefinition"><p>gpio</p></td></tr><tr><td class="CDLEntry">rx_clk_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx clk</p></td></tr><tr><td class="CDLEntry">rx_clk_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx clk</p></td></tr><tr><td class="CDLEntry">rx_frame_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx frame</p></td></tr><tr><td class="CDLEntry">rx_frame_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx frame</p></td></tr><tr><td class="CDLEntry">rx_data_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx data</p></td></tr><tr><td class="CDLEntry">rx_data_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx data</p></td></tr><tr><td class="CDLEntry">tx_clk_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx clk</p></td></tr><tr><td class="CDLEntry">tx_clk_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx clk</p></td></tr><tr><td class="CDLEntry">tx_frame_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx frame</p></td></tr><tr><td class="CDLEntry">tx_frame_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx frame</p></td></tr><tr><td class="CDLEntry">tx_data_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx data</p></td></tr><tr><td class="CDLEntry">tx_data_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx data</p></td></tr><tr><td class="CDLEntry">gpio_status_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_ctl_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_en_agc_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_resetb_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_debug_1_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_debug_2_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_calsw_1_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_calsw_2_0</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_ad5355_rfen</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">gpio_ad5355_lock</td><td class="CDLDefinition"><p>fmcomms5 0 gpio</p></td></tr><tr><td class="CDLEntry">txnrx_0</td><td class="CDLDefinition"><p>fmcomms5 0 txnrx</p></td></tr><tr><td class="CDLEntry">enable_0</td><td class="CDLDefinition"><p>fmcomms5 0 enable</p></td></tr><tr><td class="CDLEntry">rx_clk_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx clk</p></td></tr><tr><td class="CDLEntry">rx_clk_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx clk</p></td></tr><tr><td class="CDLEntry">rx_frame_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx frame</p></td></tr><tr><td class="CDLEntry">rx_frame_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx frame</p></td></tr><tr><td class="CDLEntry">rx_data_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx data</p></td></tr><tr><td class="CDLEntry">rx_data_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx data</p></td></tr><tr><td class="CDLEntry">tx_clk_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx clk</p></td></tr><tr><td class="CDLEntry">tx_clk_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx clk</p></td></tr><tr><td class="CDLEntry">tx_frame_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx frame</p></td></tr><tr><td class="CDLEntry">tx_frame_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx frame</p></td></tr><tr><td class="CDLEntry">tx_data_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx data</p></td></tr><tr><td class="CDLEntry">tx_data_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx data</p></td></tr><tr><td class="CDLEntry">gpio_status_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">gpio_ctl_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">gpio_en_agc_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">gpio_resetb_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">gpio_debug_1_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">gpio_debug_2_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">gpio_calsw_1_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">gpio_calsw_2_1</td><td class="CDLDefinition"><p>fmcomms5 1 gpio</p></td></tr><tr><td class="CDLEntry">txnrx_1</td><td class="CDLDefinition"><p>fmcomms5 1 txnrx</p></td></tr><tr><td class="CDLEntry">enable_1</td><td class="CDLDefinition"><p>fmcomms5 1 enable</p></td></tr><tr><td class="CDLEntry">mcs_sync</td><td class="CDLDefinition"><p>fmcomms5 sync</p></td></tr><tr><td class="CDLEntry">spi_ad9361_0</td><td class="CDLDefinition"><p>fmcomms5 ad9361 0 spi select</p></td></tr><tr><td class="CDLEntry">spi_ad9361_1</td><td class="CDLDefinition"><p>fmcomms5 ad9361 1 spi select</p></td></tr><tr><td class="CDLEntry">spi_ad5355</td><td class="CDLDefinition"><p>fmcomms5 ad5355 spi select</p></td></tr><tr><td class="CDLEntry">spi_clk</td><td class="CDLDefinition"><p>fmcomms5 spi clock</p></td></tr><tr><td class="CDLEntry">spi_mosi</td><td class="CDLDefinition"><p>fmcomms5 spi master out</p></td></tr><tr><td class="CDLEntry">spi_miso</td><td class="CDLDefinition"><p>fmcomms5 spi master in</p></td></tr><tr><td class="CDLEntry">ref_clk_p</td><td class="CDLDefinition"><p>fmcomms5 ref clock p</p></td></tr><tr><td class="CDLEntry">ref_clk_n</td><td class="CDLDefinition"><p>fmcomms5 ref clock n</p></td></tr></table></div>
</div>

<a name="system_wrapper.Instantianted_Modules"></a><a name="Topic21"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantianted Modules</div>
</div>

<a name="i_ref_clk_ibuf_ds"></a><a name="Topic22"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">i_ref_clk_ibuf_ds</div>
 <div id="NDPrototype22" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/4/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/4/2">IBUFDS i_ref_clk_ibuf_ds (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">I&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">(</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">ref_clk_p),</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PType" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">IB&nbsp;</div><div class="PSymbols" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">(</div><div class="PName InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6">ref_clk_n),</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PType" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">O&nbsp;</div><div class="PSymbols" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">(</div><div class="PName InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6">ref_clk_s_ds)</div><div class="PAfterParameters" data-WideGridArea="3/6/4/7" data-NarrowGridArea="5/1/6/6" style="grid-area:3/6/4/7">)</div></div></div></div>
 <div class="CBody"><p>Module instance of IBUFGDS for LVDS to cmos clock</p></div>
</div>

<a name="i_ref_clk_ibuf"></a><a name="Topic23"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">i_ref_clk_ibuf</div>
 <div id="NDPrototype23" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/3/2">BUFG i_ref_clk_ibuf (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">I&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">(</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">ref_clk_s_ds),</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PType" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">O&nbsp;</div><div class="PSymbols" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">(</div><div class="PName InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6">ref_clk_s)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="2/6/3/7" data-NarrowGridArea="4/1/5/6" style="grid-area:2/6/3/7">)</div></div></div></div>
 <div class="CBody"><p>Module instance of BUFG for cmos clock</p></div>
</div>

<a name="i_ref_clk_rbuf"></a><a name="Topic24"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">i_ref_clk_rbuf</div>
 <div id="NDPrototype24" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2">BUFR #(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">BUFR_DIVIDE&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">(<span class="SHString">&quot;</span></div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHString">BYPASS&quot;</span>)</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">) i_ref_clk_rbuf ( .CLR (<span class="SHNumber">1'b0</span>), .CE (<span class="SHNumber">1'b1</span>), .I (ref_clk_s), .O (ref_clk))</div></div></div></div>
 <div class="CBody"><p>Module instance of BUFR for cmos clock</p></div>
</div>

<a name="inst_system_pl_wrapper"></a><a name="Topic25"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_system_pl_wrapper</div>
 <div id="NDPrototype25" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/8/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/8/2">system_pl_wrapper #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">FPGA_TECHNOLOGY(FPGA_TECHNOLOGY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">FPGA_FAMILY(FPGA_FAMILY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">SPEED_GRADE(SPEED_GRADE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DEV_PACKAGE(DEV_PACKAGE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">ADC_INIT_DELAY(ADC_INIT_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DAC_INIT_DELAY(DAC_INIT_DELAY),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DELAY_REFCLK_FREQUENCY(DELAY_REFCLK_FREQUENCY)</div><div class="PAfterParameters" data-WideGridArea="7/4/8/5" data-NarrowGridArea="9/1/10/4" style="grid-area:7/4/8/5">) inst_system_pl_wrapper ( .axi_aclk(s_axi_clk), .axi_aresetn(s_axi_aresetn), .s_axi_awvalid(w_axi_awvalid), .s_axi_awaddr(w_axi_awaddr[<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]), .s_axi_awready(w_axi_awready), .s_axi_awprot(w_axi_awprot), .s_axi_wvalid(w_axi_wvalid), .s_axi_wdata(w_axi_wdata), .s_axi_wstrb(w_axi_wstrb), .s_axi_wready(w_axi_wready), .s_axi_bvalid(w_axi_bvalid), .s_axi_bresp(w_axi_bresp), .s_axi_bready(w_axi_bready), .s_axi_arvalid(w_axi_arvalid), .s_axi_araddr(w_axi_araddr[<span class="SHNumber">31</span>:<span class="SHNumber">0</span>]), .s_axi_arready(w_axi_arready), .s_axi_arprot(w_axi_arprot), .s_axi_rvalid(w_axi_rvalid), .s_axi_rready(w_axi_rready), .s_axi_rresp(w_axi_rresp), .s_axi_rdata(w_axi_rdata), .adc_dma_irq(s_adc_dma_irq), .dac_dma_irq(s_dac_dma_irq), .delay_clk(s_delay_clk), .rx_clk_in_0_p(rx_clk_in_0_p), .rx_clk_in_0_n(rx_clk_in_0_n), .rx_frame_in_0_p(rx_frame_in_0_p), .rx_frame_in_0_n(rx_frame_in_0_n), .rx_data_in_0_p(rx_data_in_0_p), .rx_data_in_0_n(rx_data_in_0_n), .tx_clk_out_0_p(tx_clk_out_0_p), .tx_clk_out_0_n(tx_clk_out_0_n), .tx_frame_out_0_p(tx_frame_out_0_p), .tx_frame_out_0_n(tx_frame_out_0_n), .tx_data_out_0_p(tx_data_out_0_p), .tx_data_out_0_n(tx_data_out_0_n), .enable_0(enable_0), .txnrx_0(txnrx_0), .up_enable_0(gpio_enable_0), .up_txnrx_0(gpio_txnrx_0), .tdd_sync_0_t(), .tdd_sync_0_i(<span class="SHNumber">1'b0</span>), .tdd_sync_0_o(), .rx_clk_in_1_p(rx_clk_in_1_p), .rx_clk_in_1_n(rx_clk_in_1_n), .rx_frame_in_1_p(rx_frame_in_1_p), .rx_frame_in_1_n(rx_frame_in_1_n), .rx_data_in_1_p(rx_data_in_1_p), .rx_data_in_1_n(rx_data_in_1_n), .tx_clk_out_1_p(tx_clk_out_1_p), .tx_clk_out_1_n(tx_clk_out_1_n), .tx_frame_out_1_p(tx_frame_out_1_p), .tx_frame_out_1_n(tx_frame_out_1_n), .tx_data_out_1_p(tx_data_out_1_p), .tx_data_out_1_n(tx_data_out_1_n), .enable_1(enable_1), .txnrx_1(txnrx_1), .up_enable_1(gpio_enable_1), .up_txnrx_1(gpio_txnrx_1), .tdd_sync_1_t(), .tdd_sync_1_i(<span class="SHNumber">1'b0</span>), .tdd_sync_1_o(), .m_axi_aclk(m_axi_aclk), .adc_m_dest_axi_awaddr(adc_hp0_axi_awaddr), .adc_m_dest_axi_awlen(adc_hp0_axi_awlen), .adc_m_dest_axi_awsize(adc_hp0_axi_awsize), .adc_m_dest_axi_awburst(adc_hp0_axi_awburst), .adc_m_dest_axi_awprot(adc_hp0_axi_awprot), .adc_m_dest_axi_awcache(adc_hp0_axi_awcache), .adc_m_dest_axi_awvalid(adc_hp0_axi_awvalid), .adc_m_dest_axi_awready(adc_hp0_axi_awready), .adc_m_dest_axi_wdata(adc_hp0_axi_wdata), .adc_m_dest_axi_wstrb(adc_hp0_axi_wstrb), .adc_m_dest_axi_wready(adc_hp0_axi_wready), .adc_m_dest_axi_wvalid(adc_hp0_axi_wvalid), .adc_m_dest_axi_wlast(adc_hp0_axi_wlast), .adc_m_dest_axi_bvalid(adc_hp0_axi_bvalid), .adc_m_dest_axi_bresp(adc_hp0_axi_bresp), .adc_m_dest_axi_bready(adc_hp0_axi_bready), .dac_m_src_axi_arready(dac_hp1_axi_arready), .dac_m_src_axi_arvalid(dac_hp1_axi_arvalid), .dac_m_src_axi_araddr(dac_hp1_axi_araddr), .dac_m_src_axi_arlen(dac_hp1_axi_arlen), .dac_m_src_axi_arsize(dac_hp1_axi_arsize), .dac_m_src_axi_arburst(dac_hp1_axi_arburst), .dac_m_src_axi_arprot(dac_hp1_axi_arprot), .dac_m_src_axi_arcache(dac_hp1_axi_arcache), .dac_m_src_axi_rdata(dac_hp1_axi_rdata), .dac_m_src_axi_rready(dac_hp1_axi_rready), .dac_m_src_axi_rvalid(dac_hp1_axi_rvalid), .dac_m_src_axi_rresp(dac_hp1_axi_rresp), .dac_m_src_axi_rlast(dac_hp1_axi_rlast) )</div></div></div></div>
 <div class="CBody"><p>Module instance of system_pl_wrapper for the fmcomms2-3 device.</p></div>
</div>

</body></html>