# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MP1_test.ip_user_files/bd/design_1/ipshared/bf54/src/Capture_PPM_simp.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ipshared/bf54/src/GeneratePPM.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ipshared/bf54/hdl/PPM_v1_0_S00_AXI.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ipshared/bf54/hdl/PPM_v1_0.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ip/design_1_PPM_0_3/sim/design_1_PPM_0_3.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.vhd" \
"../../../../MP1_test.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../MP1_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
