<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>drivers/pinmux/include/pinmux_xwr16xx.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0e51d2630c4f7c63874265cef474546c.html">pinmux</a></li><li class="navelem"><a class="el" href="dir_7da56cfbe24ae46df581cfaf10179a96.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pinmux_xwr16xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PINMUX pad settings for 16xx device.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP13_PADAA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP13_PADAA functionality </p>
</div></td></tr>
<tr class="memitem:ga2ddc381776f31c098f90b5193ff4926f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP13_PADAA</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga2ddc381776f31c098f90b5193ff4926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffec68711426820d1b1672cb114632d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP13_PADAA_GPIO_12</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7ffec68711426820d1b1672cb114632d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca359ca64661282d633cffb014af1387"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP13_PADAA_SPI_HOST_INTR</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaca359ca64661282d633cffb014af1387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d25a967d0afa2bb488ad083a4166479"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP13_PADAA_SPIB_CSN1</b>&#160;&#160;&#160;6U    /*&lt; SPI Channel B Chip Select*/</td></tr>
<tr class="separator:ga9d25a967d0afa2bb488ad083a4166479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINH13_PADAB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINH13_PADAB functionality </p>
</div></td></tr>
<tr class="memitem:ga6d3e881bfe47c9fde1ebcc1a19963dca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH13_PADAB</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga6d3e881bfe47c9fde1ebcc1a19963dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cf9dba5f21f629f5c5ff8aad39db4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH13_PADAB_GPIO_13</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga25cf9dba5f21f629f5c5ff8aad39db4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564cfe78077081fd3c80bb8568812dfe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH13_PADAB_GPIO_0</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga564cfe78077081fd3c80bb8568812dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2d7859bbf08a654b907ad0cb8876a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH13_PADAB_PMIC_CLKOUT</b>&#160;&#160;&#160;2U    /*&lt; Output Clock from XWR1642 device for PMIC*/</td></tr>
<tr class="separator:ga0d2d7859bbf08a654b907ad0cb8876a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f745e064688cd638cb1035785d0341"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH13_PADAB_EPWM1_B</b>&#160;&#160;&#160;10U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga56f745e064688cd638cb1035785d0341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2c3453e9bb19e50cf6034a9dfb2902"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH13_PADAB_EPWM2_A</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:gacc2c3453e9bb19e50cf6034a9dfb2902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINJ13_PADAC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINJ13_PADAC functionality </p>
</div></td></tr>
<tr class="memitem:ga71de9ead85415a27a10a3815194b5aad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC</b>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga71de9ead85415a27a10a3815194b5aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346339ab69031677a191af4146e6d4eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC_GPIO_16</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga346339ab69031677a191af4146e6d4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e479d8f82e90e37835f5f20ddde0c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC_GPIO_1</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga30e479d8f82e90e37835f5f20ddde0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74910c6588851f7fbd73d9d1196113a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC_SYNC_OUT</b>&#160;&#160;&#160;2U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga74910c6588851f7fbd73d9d1196113a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678c9b417ba06e5376cfa8ae19ceb5bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC_DMM_MUXIN</b></td></tr>
<tr class="separator:ga678c9b417ba06e5376cfa8ae19ceb5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20b60fd09bd7b44fe8b4f29d4fc28c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC_SPIB_CSN1</b>&#160;&#160;&#160;13U    /*&lt; SPI Channel B Chip Select (Instance ID 1)*/</td></tr>
<tr class="separator:gac20b60fd09bd7b44fe8b4f29d4fc28c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6309355722e012f7947861f1bf440082"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC_SPIB_CSN2</b>&#160;&#160;&#160;14U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:ga6309355722e012f7947861f1bf440082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf423c81833331df1fb33158369c974c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINJ13_PADAC_EPWM1_SYNCI</b>&#160;&#160;&#160;15U    /*&lt; PWM Module 1 - Input Synchronization Signal*/</td></tr>
<tr class="separator:gaf423c81833331df1fb33158369c974c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PIND13_PADAD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PIND13_PADAD functionality </p>
</div></td></tr>
<tr class="memitem:ga8d1b911390404b6b9ca0fa5b25d72291"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND13_PADAD</b>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:ga8d1b911390404b6b9ca0fa5b25d72291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57da75c77ac00979315283c74ec315a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND13_PADAD_GPIO_19</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga57da75c77ac00979315283c74ec315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc66b444228bf184591fc0da57fdbc19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND13_PADAD_SPIA_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master Out Slave In*/</td></tr>
<tr class="separator:gafc66b444228bf184591fc0da57fdbc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf98c25f36ab34728aea3eaa1e1e341e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND13_PADAD_CANFD_RX</b>&#160;&#160;&#160;2U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gabf98c25f36ab34728aea3eaa1e1e341e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7584367ebfe803dbc357ad95695b07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND13_PADAD_DSS_UART_TX</b>&#160;&#160;&#160;8U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga8a7584367ebfe803dbc357ad95695b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE14_PADAE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE14_PADAE functionality </p>
</div></td></tr>
<tr class="memitem:ga71e62ac8174ba0bc2f487f2b93715696"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE14_PADAE</b>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga71e62ac8174ba0bc2f487f2b93715696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513fc58f3bbdc0665cc5d23ad8876517"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE14_PADAE_GPIO_20</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga513fc58f3bbdc0665cc5d23ad8876517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9517f3a0441f1834740c2442c5ce5c20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE14_PADAE_SPIA_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master In Slave Out*/</td></tr>
<tr class="separator:ga9517f3a0441f1834740c2442c5ce5c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec98387c77bddb2da83175afa787972"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE14_PADAE_CANFD_TX</b>&#160;&#160;&#160;2U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga3ec98387c77bddb2da83175afa787972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE13_PADAF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE13_PADAF functionality </p>
</div></td></tr>
<tr class="memitem:ga7eea3315943dfc574e5ce30586c84fad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE13_PADAF</b>&#160;&#160;&#160;5U</td></tr>
<tr class="separator:ga7eea3315943dfc574e5ce30586c84fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56371494b219d70571dc67101d0380d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE13_PADAF_GPIO_3</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga56371494b219d70571dc67101d0380d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23a80a116a4892c5ebe0789dff693ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE13_PADAF_SPIA_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Clock*/</td></tr>
<tr class="separator:gae23a80a116a4892c5ebe0789dff693ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb29408592c33ac15e0ad2bd6a898a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE13_PADAF_CAN_RX</b>&#160;&#160;&#160;6U    /*&lt; CAN (DCAN) Receive Signal*/</td></tr>
<tr class="separator:gaceb29408592c33ac15e0ad2bd6a898a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e4f6b3e8049e91e00a9776d5ae8460"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINE13_PADAF_DSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga63e4f6b3e8049e91e00a9776d5ae8460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINC13_PADAG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINC13_PADAG functionality </p>
</div></td></tr>
<tr class="memitem:gab9ceca656bfc7214bbceadd55b6af3bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC13_PADAG</b>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:gab9ceca656bfc7214bbceadd55b6af3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dc7aea6f8833142698781f8db79437"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC13_PADAG_GPIO_30</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaf2dc7aea6f8833142698781f8db79437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a27bf0eaab004ae795eb270e8498347"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC13_PADAG_SPIA_CSN</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Chip Select*/</td></tr>
<tr class="separator:ga3a27bf0eaab004ae795eb270e8498347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7c82676c7f40e9b68ea4ce20988110"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC13_PADAG_CAN_TX</b>&#160;&#160;&#160;6U    /*&lt; CAN (DCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga8c7c82676c7f40e9b68ea4ce20988110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINF13_PADAH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINF13_PADAH functionality </p>
</div></td></tr>
<tr class="memitem:ga874c0a7159994e058145576955120494"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF13_PADAH</b>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:ga874c0a7159994e058145576955120494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9941c4dff4b38f16213387f5ff8eb5b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF13_PADAH_GPIO_21</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga9941c4dff4b38f16213387f5ff8eb5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7c9a80a22c5a3877768bbb3aa3ddb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF13_PADAH_SPIB_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:ga8a7c9a80a22c5a3877768bbb3aa3ddb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85037e086872216fbc178256ab343a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF13_PADAH_I2C_SDA</b>&#160;&#160;&#160;2U    /*&lt; I2C Data */</td></tr>
<tr class="separator:gaa85037e086872216fbc178256ab343a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PING14_PADAI</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PING14_PADAI functionality </p>
</div></td></tr>
<tr class="memitem:ga06b2f2fd1f21832bf26549d37e26ccbe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING14_PADAI</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga06b2f2fd1f21832bf26549d37e26ccbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364b12c6921d39099beaa83567653566"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING14_PADAI_GPIO_22</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga364b12c6921d39099beaa83567653566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81900fc928919023b304a24677b12c87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING14_PADAI_SPIB_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:ga81900fc928919023b304a24677b12c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871f1b61101e2d2bc4bf579b2ac2c005"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING14_PADAI_I2C_SCL</b>&#160;&#160;&#160;2U    /*&lt; I2C Clock*/</td></tr>
<tr class="separator:ga871f1b61101e2d2bc4bf579b2ac2c005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7c8a80392922a19f891080b4ac6d45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING14_PADAI_DSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:gaeb7c8a80392922a19f891080b4ac6d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINF14_PADAJ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINF14_PADAJ functionality </p>
</div></td></tr>
<tr class="memitem:ga22eca885367dc8cd4874d51ee57d24a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF14_PADAJ</b>&#160;&#160;&#160;9U</td></tr>
<tr class="separator:ga22eca885367dc8cd4874d51ee57d24a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e10f7460838caf51238c80db757d1c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF14_PADAJ_GPIO_5</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga1e10f7460838caf51238c80db757d1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa077daa046b2aadb6b5a3791c4f518da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF14_PADAJ_SPIB_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:gaa077daa046b2aadb6b5a3791c4f518da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f35f4ccd64adb8eee6a7a2ad0cc147"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF14_PADAJ_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:gab5f35f4ccd64adb8eee6a7a2ad0cc147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe304c00f6b58c3a5fa997fd6c4ed6ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF14_PADAJ_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gabe304c00f6b58c3a5fa997fd6c4ed6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8d6671494ff788d1078f69f889308c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF14_PADAJ_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gabd8d6671494ff788d1078f69f889308c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9938638e3ac6aca66c123ece91c62169"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINF14_PADAJ_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga9938638e3ac6aca66c123ece91c62169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINH14_PADAK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINH14_PADAK functionality </p>
</div></td></tr>
<tr class="memitem:gab6e1dc82686034aa96f476f8b4b4b52e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK</b>&#160;&#160;&#160;10U</td></tr>
<tr class="separator:gab6e1dc82686034aa96f476f8b4b4b52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34c198cfa959bd0a169ee3e95611962"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK_GPIO_4</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac34c198cfa959bd0a169ee3e95611962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d472491ce0c3b444a013fb00e535249"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK_SPIB_CSN</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:ga4d472491ce0c3b444a013fb00e535249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8b928dbf4dc59a2f3269722929bb6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga3e8b928dbf4dc59a2f3269722929bb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0660f127800d04671dc294a710743f04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga0660f127800d04671dc294a710743f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf66ae9cda431ec798218de568dcfc13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gaaf66ae9cda431ec798218de568dcfc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b54fb29f4f23bfa7a8a8fbc37a71b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK_QSPI_CLKEXT</b>&#160;&#160;&#160;8U    /*&lt; QSPI Clock (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga45b54fb29f4f23bfa7a8a8fbc37a71b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9ccb640408ba7db15bd212a2b334c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINH14_PADAK_CANFD_TX</b>&#160;&#160;&#160;9U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga3b9ccb640408ba7db15bd212a2b334c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR13_PADAL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR13_PADAL functionality </p>
</div></td></tr>
<tr class="memitem:ga063166f3c92f16ab3546ed5c79a6aad3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR13_PADAL</b>&#160;&#160;&#160;11U</td></tr>
<tr class="separator:ga063166f3c92f16ab3546ed5c79a6aad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab952a7ece961cf1a80f868d7dd0c995c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR13_PADAL_GPIO_8</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab952a7ece961cf1a80f868d7dd0c995c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cddb9da35cee1a110662f9fd3935e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR13_PADAL_QSPI_D0</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #0 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga02cddb9da35cee1a110662f9fd3935e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3211ec3dc99a3565977f8cfdc5bc3d40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR13_PADAL_SPIB_MISO</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:ga3211ec3dc99a3565977f8cfdc5bc3d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN12_PADAM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN12_PADAM functionality </p>
</div></td></tr>
<tr class="memitem:ga5fe77a3720c89b1c01d36e97dc731cf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN12_PADAM</b>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:ga5fe77a3720c89b1c01d36e97dc731cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7be6d9f5f1c3ba0b3de39b7a95e7229"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN12_PADAM_GPIO_9</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad7be6d9f5f1c3ba0b3de39b7a95e7229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b74e601372ea443d50b3890af11663a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN12_PADAM_QSPI_D1</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #1 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga2b74e601372ea443d50b3890af11663a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5253dc6e2c0093283bbea634837b73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN12_PADAM_SPIB_MOSI</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:gafa5253dc6e2c0093283bbea634837b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d183313f490c410ac3877f42b567ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN12_PADAM_SPIB_CSN2</b>&#160;&#160;&#160;8U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:gac3d183313f490c410ac3877f42b567ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR14_PADAN</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR14_PADAN functionality </p>
</div></td></tr>
<tr class="memitem:ga930c3b4f604a655407458e87966dfbf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR14_PADAN</b>&#160;&#160;&#160;13U</td></tr>
<tr class="separator:ga930c3b4f604a655407458e87966dfbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c4e8e5f5d394329e563ab98b180029"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR14_PADAN_GPIO_10</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga87c4e8e5f5d394329e563ab98b180029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa4d0aa711f1585411179a1a95e5835"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR14_PADAN_QSPI_D2</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #2 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:gacfa4d0aa711f1585411179a1a95e5835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f3654c0d299a1f96f804736f28b912"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR14_PADAN_CANFD_TX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga83f3654c0d299a1f96f804736f28b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP12_PADAO</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP12_PADAO functionality </p>
</div></td></tr>
<tr class="memitem:ga9bf77514b99b74c55216c6865dc727cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP12_PADAO</b>&#160;&#160;&#160;14U</td></tr>
<tr class="separator:ga9bf77514b99b74c55216c6865dc727cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7887bba004c5b882ba603508625dc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP12_PADAO_GPIO_11</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7b7887bba004c5b882ba603508625dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a3c54fdc9b995af4b243420b348c76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP12_PADAO_QSPI_D3</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #3 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga89a3c54fdc9b995af4b243420b348c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cc367db72d60cf56cc375d4ab43146"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP12_PADAO_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gae2cc367db72d60cf56cc375d4ab43146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR12_PADAP</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR12_PADAP functionality </p>
</div></td></tr>
<tr class="memitem:ga5f50480b5601ae85fa4e69bc955b0aeb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR12_PADAP</b>&#160;&#160;&#160;15U</td></tr>
<tr class="separator:ga5f50480b5601ae85fa4e69bc955b0aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53a6383d34758e967d016bf64d999d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR12_PADAP_GPIO_7</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad53a6383d34758e967d016bf64d999d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ad916ac8aaaccd51c030502bdf00d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR12_PADAP_QSPI_CLK</b>&#160;&#160;&#160;1U    /*&lt; QSPI Clock (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:gab62ad916ac8aaaccd51c030502bdf00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabfd5adf87850944abab99f2dc3663d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR12_PADAP_SPIB_CLK</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:gaaabfd5adf87850944abab99f2dc3663d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c650471b7fe3dd8ed5946da3566020"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR12_PADAP_DSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:gaa1c650471b7fe3dd8ed5946da3566020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP11_PADAQ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP11_PADAQ functionality </p>
</div></td></tr>
<tr class="memitem:ga27817b2861856f4da6fd8687074f6ed5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP11_PADAQ</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:ga27817b2861856f4da6fd8687074f6ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cc50275b5ad81f9e07a15de8f1cf48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP11_PADAQ_GPIO_6</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae5cc50275b5ad81f9e07a15de8f1cf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3901204fbcbdfe1ea37e3af9d550f1f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP11_PADAQ_QSPI_CSN</b>&#160;&#160;&#160;1U    /*&lt; QSPI Chip Select (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga3901204fbcbdfe1ea37e3af9d550f1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a2811a42a057b12177e32cb7e4f26d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP11_PADAQ_SPIB_CSN</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:ga89a2811a42a057b12177e32cb7e4f26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN7_PADAR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN7_PADAR functionality </p>
</div></td></tr>
<tr class="memitem:ga319d17c1cea13c5e1533a80839f7a35a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN7_PADAR</b>&#160;&#160;&#160;17U</td></tr>
<tr class="separator:ga319d17c1cea13c5e1533a80839f7a35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ff8ba4062b7f9df1b390c5d18e4085"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN7_PADAR_NERROR_IN</b></td></tr>
<tr class="separator:gad4ff8ba4062b7f9df1b390c5d18e4085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN9_PADAS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN9_PADAS functionality </p>
</div></td></tr>
<tr class="memitem:ga12ab00a661d7af879393a8ab1e5c280d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN9_PADAS</b>&#160;&#160;&#160;18U</td></tr>
<tr class="separator:ga12ab00a661d7af879393a8ab1e5c280d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5705009f4af531edd074bb838d0ae4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN9_PADAS_WARM_RESET</b></td></tr>
<tr class="separator:gacb5705009f4af531edd074bb838d0ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN6_PADAT</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN6_PADAT functionality </p>
</div></td></tr>
<tr class="memitem:gae3b8cf7acd55adefa25e592853ee1311"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN6_PADAT</b>&#160;&#160;&#160;19U</td></tr>
<tr class="separator:gae3b8cf7acd55adefa25e592853ee1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1bc7653be0b009f5b3b30e7c98af53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN6_PADAT_NERROR_OUT</b></td></tr>
<tr class="separator:ga1e1bc7653be0b009f5b3b30e7c98af53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP10_PADAU</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP10_PADAU functionality </p>
</div></td></tr>
<tr class="memitem:gaf4489b1d0e55dcbaa7fca10dbf295d22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP10_PADAU</b>&#160;&#160;&#160;20U</td></tr>
<tr class="separator:gaf4489b1d0e55dcbaa7fca10dbf295d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbebb00ed665c9ff9f23cc13ba562a9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP10_PADAU_GPIO_17</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gadbebb00ed665c9ff9f23cc13ba562a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2224f1108508012b807e657971f02abc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP10_PADAU_TCK</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Clock*/</td></tr>
<tr class="separator:ga2224f1108508012b807e657971f02abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bb738ca59dda7b3b48fc746d725dba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP10_PADAU_MSS_UARTB_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga27bb738ca59dda7b3b48fc746d725dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed9db90aa015afc6efd8b34ed91e15e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP10_PADAU_CANFD_TX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:gabed9db90aa015afc6efd8b34ed91e15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN10_PADAV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN10_PADAV functionality </p>
</div></td></tr>
<tr class="memitem:ga715dbe614e388b1e23d267540bcae88c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN10_PADAV</b>&#160;&#160;&#160;21U</td></tr>
<tr class="separator:ga715dbe614e388b1e23d267540bcae88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad896cc3cc3f57462198ee0e260099efa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN10_PADAV_GPIO_18</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad896cc3cc3f57462198ee0e260099efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebec3eb01dfb8936587228a86b4c00fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN10_PADAV_TMS</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Mode Signal*/</td></tr>
<tr class="separator:gaebec3eb01dfb8936587228a86b4c00fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bfc7f2c49c9d8a7214de8b69f5d64c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN10_PADAV_BSS_UART_TX</b>&#160;&#160;&#160;2U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gaf3bfc7f2c49c9d8a7214de8b69f5d64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7ee3965468525997cf571a7c0550b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN10_PADAV_CANFD_RX</b>&#160;&#160;&#160;6U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gadc7ee3965468525997cf571a7c0550b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR11_PADAW</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR11_PADAW functionality </p>
</div></td></tr>
<tr class="memitem:ga286e24cdab8cb47cf1f9d998480422d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR11_PADAW</b>&#160;&#160;&#160;22U</td></tr>
<tr class="separator:ga286e24cdab8cb47cf1f9d998480422d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa487ca31044958cabd1471d90979e90b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR11_PADAW_GPIO_23</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa487ca31044958cabd1471d90979e90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70cbfcc4725715c158fc2eaf8c2b1ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR11_PADAW_TDI</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data Input */</td></tr>
<tr class="separator:gaf70cbfcc4725715c158fc2eaf8c2b1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad840a8a7a290d7910a446824b0c4bde5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR11_PADAW_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:gad840a8a7a290d7910a446824b0c4bde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN13_PADAX</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN13_PADAX functionality </p>
</div></td></tr>
<tr class="memitem:gaf97c762d8ea7bdc8dd7f17b68aae9c7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN13_PADAX</b>&#160;&#160;&#160;23U</td></tr>
<tr class="separator:gaf97c762d8ea7bdc8dd7f17b68aae9c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6eb9f2084f03f203438ff4f840e8d52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN13_PADAX_GPIO_24</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa6eb9f2084f03f203438ff4f840e8d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef58241e6b386b1730517ba09b88f8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN13_PADAX_TDO</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data Output*/</td></tr>
<tr class="separator:ga4ef58241e6b386b1730517ba09b88f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60ca5dd80586cb6e0959086cad01c7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN13_PADAX_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:gac60ca5dd80586cb6e0959086cad01c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880cb798f68fe81971943cc413ec06f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN13_PADAX_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga880cb798f68fe81971943cc413ec06f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1afac999a6b93c13cf2c6ae71ce370"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN13_PADAX_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gaba1afac999a6b93c13cf2c6ae71ce370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736cb828ed2b2bf06690d4d1e185fce3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN13_PADAX_NDMM_EN</b>&#160;&#160;&#160;9U    /*&lt; Debug Interface (Hardware In Loop) Enable - Active Low Signal*/</td></tr>
<tr class="separator:ga736cb828ed2b2bf06690d4d1e185fce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN8_PADAY</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN8_PADAY functionality </p>
</div></td></tr>
<tr class="memitem:ga9e68698233ae99d230355c6d17d64be5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN8_PADAY</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:ga9e68698233ae99d230355c6d17d64be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab705c7a3f122370ca8592eda9a6f61e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN8_PADAY_GPIO_25</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab705c7a3f122370ca8592eda9a6f61e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cb95bde145105029d3fcd0b1985545"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN8_PADAY_MCU_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Programmable clock given out to external MCU or the processor*/</td></tr>
<tr class="separator:ga90cb95bde145105029d3fcd0b1985545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b69c9dbe2f629ad242b5f8c9fab03bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN8_PADAY_EPWM1_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 1 - OutPut A*/</td></tr>
<tr class="separator:ga5b69c9dbe2f629ad242b5f8c9fab03bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINK13_PADAZ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINK13_PADAZ functionality </p>
</div></td></tr>
<tr class="memitem:ga1c732fd7c16ae753855f0a619d088884"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ</b>&#160;&#160;&#160;25U</td></tr>
<tr class="separator:ga1c732fd7c16ae753855f0a619d088884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab832e72b73a0ee6a0596baf870d1a2d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ_GPIO_26</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab832e72b73a0ee6a0596baf870d1a2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e9c845175b6065ac95b67ab103d62a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ_GPIO_2</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac1e9c845175b6065ac95b67ab103d62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bfc87b9eaa544640adcfb03b424d027"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ_OSC_CLKOUT</b>&#160;&#160;&#160;2U    /*&lt; Reference clock output from clocking sub system after cleanup PLL*/</td></tr>
<tr class="separator:ga7bfc87b9eaa544640adcfb03b424d027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28b5585a9f5d6129f65c87ecddeee98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ_MSS_UARTB_TX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gab28b5585a9f5d6129f65c87ecddeee98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8597381321bf0717f93db7bc0b5043"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ_BSS_UART_TX</b>&#160;&#160;&#160;8U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga7d8597381321bf0717f93db7bc0b5043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91782fdb64c984438a4df026e32f505e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ_SYNC_OUT</b>&#160;&#160;&#160;9U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga91782fdb64c984438a4df026e32f505e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8ee1ecb691281213b48f8e06701e04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINK13_PADAZ_PMIC_CLKOUT</b>&#160;&#160;&#160;10U    /*&lt; Output Clock from XWR1642 device for PMIC*/</td></tr>
<tr class="separator:ga6f8ee1ecb691281213b48f8e06701e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP9_PADBA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP9_PADBA functionality </p>
</div></td></tr>
<tr class="memitem:ga65174bb2602e4b1e6fe38345bfab5588"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP9_PADBA</b>&#160;&#160;&#160;26U</td></tr>
<tr class="separator:ga65174bb2602e4b1e6fe38345bfab5588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ebce381e387efa5410aa0da4ad51f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP9_PADBA_GPIO_27</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad5ebce381e387efa5410aa0da4ad51f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8092d7e6def50f3c2745360a3cf552a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP9_PADBA_PMIC_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Output Clock from XWR1642 device for PMIC*/</td></tr>
<tr class="separator:ga8092d7e6def50f3c2745360a3cf552a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe85f936eaf1dbd783aaeb74315c84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP9_PADBA_EPWM1_B</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga84fe85f936eaf1dbd783aaeb74315c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab683d23711da28e6573352ae5abca39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP9_PADBA_EPWM2_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 2- OutPut A*/</td></tr>
<tr class="separator:gaab683d23711da28e6573352ae5abca39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP4_PADBB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP4_PADBB functionality </p>
</div></td></tr>
<tr class="memitem:gae025b0eab881824a5b87dbff39732056"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP4_PADBB</b>&#160;&#160;&#160;27U</td></tr>
<tr class="separator:gae025b0eab881824a5b87dbff39732056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb1598ee285335c634409bdcc302ca9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP4_PADBB_GPIO_28</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga0bb1598ee285335c634409bdcc302ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a960fe3790378ae134ef03c95cddd4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP4_PADBB_SYNC_IN</b>&#160;&#160;&#160;1U    /*&lt; Low frequency Synchronization signal input */</td></tr>
<tr class="separator:gab4a960fe3790378ae134ef03c95cddd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373ddb0db3004c8e793b494a14837bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP4_PADBB_MSS_UARTB_RX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Receiver*/</td></tr>
<tr class="separator:ga3373ddb0db3004c8e793b494a14837bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab294c1270195235dc0a50cb3e3b6dc6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP4_PADBB_DMM_MUXIN</b>&#160;&#160;&#160;7U    /*&lt; Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)*/</td></tr>
<tr class="separator:gab294c1270195235dc0a50cb3e3b6dc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851513ce308f0b16e6aacf275b9a532e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP4_PADBB_SYNC_OUT</b>&#160;&#160;&#160;9U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga851513ce308f0b16e6aacf275b9a532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PING13_PADBC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PING13_PADBC functionality </p>
</div></td></tr>
<tr class="memitem:ga6b01096a192e1a0ce008ca1712c947d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING13_PADBC</b>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:ga6b01096a192e1a0ce008ca1712c947d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea642325614a336f91b958cc90dd66b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING13_PADBC_GPIO_29</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaea642325614a336f91b958cc90dd66b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62363d678a47e187698208c81dd8f8fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING13_PADBC_SYNC_OUT</b>&#160;&#160;&#160;1U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga62363d678a47e187698208c81dd8f8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8f626b0c6ed50ff5f05c3dbc32bd02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING13_PADBC_DMM_MUXIN</b>&#160;&#160;&#160;9U    /*&lt; Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)*/</td></tr>
<tr class="separator:ga9f8f626b0c6ed50ff5f05c3dbc32bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga624796b80d69deff7ad1a2427f4e6503"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING13_PADBC_SPIB_CSN1</b>&#160;&#160;&#160;10U    /*&lt; SPI Channel B Chip Select (Instance ID 1)*/</td></tr>
<tr class="separator:ga624796b80d69deff7ad1a2427f4e6503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d77330082011ff5c50c778f41f9d49c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PING13_PADBC_SPIB_CSN2</b>&#160;&#160;&#160;11U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:ga0d77330082011ff5c50c778f41f9d49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN4_PADBD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN4_PADBD functionality </p>
</div></td></tr>
<tr class="memitem:gadc1b2c053998576e97718aedfeb7010c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD</b>&#160;&#160;&#160;29U</td></tr>
<tr class="separator:gadc1b2c053998576e97718aedfeb7010c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11f53a567c2d10753960c80b759e18d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_GPIO_15</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad11f53a567c2d10753960c80b759e18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5af346cbc7883ff1a2cfcb6238d09e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_RS232_RX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:gada5af346cbc7883ff1a2cfcb6238d09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e08b43e730133571ff907ff7f08ddc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:ga5e08b43e730133571ff907ff7f08ddc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70434a807dff28df3b5a3b5fa144c1e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_BSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga70434a807dff28df3b5a3b5fa144c1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c90de44e25d0cb2a87d9ccb9841049"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_MSS_UARTB_RX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Receive*/</td></tr>
<tr class="separator:ga01c90de44e25d0cb2a87d9ccb9841049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea94850a7f8d7bcbcf225f0da349b78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga0ea94850a7f8d7bcbcf225f0da349b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbd6a1a7f7df473fa88bde1e403ad7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_I2C_SCL</b>&#160;&#160;&#160;9U    /*&lt; I2C Clock*/</td></tr>
<tr class="separator:ga0fbd6a1a7f7df473fa88bde1e403ad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf779b246deae3e46cc46601be4c27f53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_EPWM2_A</b>&#160;&#160;&#160;10U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:gaf779b246deae3e46cc46601be4c27f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada77a229d4f0e222b9054806c43794c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_EPWM2_B</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 2- OutPut B*/</td></tr>
<tr class="separator:gada77a229d4f0e222b9054806c43794c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0940487b042a012bedc8e7ef0771511"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN4_PADBD_EPWM3_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 3 - OutPut A*/</td></tr>
<tr class="separator:gac0940487b042a012bedc8e7ef0771511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN5_PADBE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN5_PADBE functionality </p>
</div></td></tr>
<tr class="memitem:ga886830aecb778a58e7a08841c4166a86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE</b>&#160;&#160;&#160;30U</td></tr>
<tr class="separator:ga886830aecb778a58e7a08841c4166a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85969bea65bb114966fee291f31237c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_GPIO_14</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga85969bea65bb114966fee291f31237c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d2a79304fb161274c0d0d9ee0cab3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_RS232_TX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:gaad4d2a79304fb161274c0d0d9ee0cab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02099a0227c6b0c154ce096692b7ca9b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_MSS_UARTA_TX</b>&#160;&#160;&#160;5U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga02099a0227c6b0c154ce096692b7ca9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf5be012e01120fcecc2ec095b81e49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga8cf5be012e01120fcecc2ec095b81e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a7e728cfef9aa14393d2b8c92a9fc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga16a7e728cfef9aa14393d2b8c92a9fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9236eea48fb5a74d720ff26cd8195fd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_CANFD_TX</b>&#160;&#160;&#160;10U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga9236eea48fb5a74d720ff26cd8195fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c2001dd454081b559a3ad0708a5e2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_I2C_SDA</b>&#160;&#160;&#160;11U    /*&lt; I2C Data */</td></tr>
<tr class="separator:ga91c2001dd454081b559a3ad0708a5e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde730aee1761e74bcdedb0f4a5f5bff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_EPWM1_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 1 - OutPut A*/</td></tr>
<tr class="separator:gacde730aee1761e74bcdedb0f4a5f5bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cbe1ccda7e85b2cefce630602b26fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_EPWM1_B</b>&#160;&#160;&#160;13U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga63cbe1ccda7e85b2cefce630602b26fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686262a3782583e4094c7b01d2ccd68d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_NDMM_EN</b>&#160;&#160;&#160;14U    /*&lt; Debug Interface (Hardware In Loop) Enable - Active Low Signal*/</td></tr>
<tr class="separator:ga686262a3782583e4094c7b01d2ccd68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46920373e8ebe293ecd20c734eb34725"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN5_PADBE_EPWM2_A</b>&#160;&#160;&#160;15U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:ga46920373e8ebe293ecd20c734eb34725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR4_PADBF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR4_PADBF functionality </p>
</div></td></tr>
<tr class="memitem:gaadd656425a1d13736ba846a610b90bc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR4_PADBF</b>&#160;&#160;&#160;31U</td></tr>
<tr class="separator:gaadd656425a1d13736ba846a610b90bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e1145594d909d93a05a30b1cbf187f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR4_PADBF_TRACE_DATA0</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gac9e1145594d909d93a05a30b1cbf187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9551dd125ebadd13375c56ff1696b53a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR4_PADBF_GPIO_31</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga9551dd125ebadd13375c56ff1696b53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d70eb542256eff212d3df01b02c1d76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR4_PADBF_DMM0</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga4d70eb542256eff212d3df01b02c1d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d06a0626bb62992cbe8dd3b83bbf48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR4_PADBF_MSS_UARTA_TX</b>&#160;&#160;&#160;4U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga78d06a0626bb62992cbe8dd3b83bbf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP5_PADBG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP5_PADBG functionality </p>
</div></td></tr>
<tr class="memitem:ga007d464888a4ac022861912aedf0f9ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP5_PADBG</b>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:ga007d464888a4ac022861912aedf0f9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843e9da9099137173dcde1bbe03c8ba2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP5_PADBG_TRACE_DATA1</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga843e9da9099137173dcde1bbe03c8ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca781f076d06933ec929456f06d601f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP5_PADBG_GPIO_32</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaca781f076d06933ec929456f06d601f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0b1be608d8e0808618f9acf969d620"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP5_PADBG_DMM1</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga9e0b1be608d8e0808618f9acf969d620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR5_PADBH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR5_PADBH functionality </p>
</div></td></tr>
<tr class="memitem:gadfbfe399253acdd0f34f454c161ea74d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR5_PADBH</b>&#160;&#160;&#160;33U</td></tr>
<tr class="separator:gadfbfe399253acdd0f34f454c161ea74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf823a63eda7d1a080dde92ad8a291cd4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR5_PADBH_TRACE_DATA2</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gaf823a63eda7d1a080dde92ad8a291cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c536a00f72b4a6c4c7eecb399d57f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR5_PADBH_GPIO_33</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac3c536a00f72b4a6c4c7eecb399d57f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddc5144cb0ad307d4f27bdbcd2f50e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR5_PADBH_DMM2</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga7ddc5144cb0ad307d4f27bdbcd2f50e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP6_PADBI</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP6_PADBI functionality </p>
</div></td></tr>
<tr class="memitem:ga39cd28c31172478bef625d4ea2161319"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP6_PADBI</b>&#160;&#160;&#160;34U</td></tr>
<tr class="separator:ga39cd28c31172478bef625d4ea2161319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cc4dea26d5fb3c8c92d2a0b12e2ddd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP6_PADBI_TRACE_DATA3</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga78cc4dea26d5fb3c8c92d2a0b12e2ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3ab94dc54712d95067c805ff05b5d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP6_PADBI_GPIO_34</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga1f3ab94dc54712d95067c805ff05b5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c1f62223a949b836c371e80a48df96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP6_PADBI_DMM3</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga21c1f62223a949b836c371e80a48df96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404d4cb22aba82c50da2e6b020dc8d79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP6_PADBI_EPWM3_SYNCO</b>&#160;&#160;&#160;4U    /*&lt; */</td></tr>
<tr class="separator:ga404d4cb22aba82c50da2e6b020dc8d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR7_PADBJ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR7_PADBJ functionality </p>
</div></td></tr>
<tr class="memitem:ga250382dd8ac5fd8d4b34d8bfe1c736cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR7_PADBJ</b>&#160;&#160;&#160;35U</td></tr>
<tr class="separator:ga250382dd8ac5fd8d4b34d8bfe1c736cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617ac48c86b339f97278d4ebadb8217"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR7_PADBJ_TRACE_DATA4</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gad617ac48c86b339f97278d4ebadb8217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30017ad33a6bef87c02af4025ad3093"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR7_PADBJ_GPIO_35</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab30017ad33a6bef87c02af4025ad3093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ce9034b98c2b09746396153b6af467"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR7_PADBJ_DMM4</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gad5ce9034b98c2b09746396153b6af467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20496c7bc0412e3400781164813a53d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR7_PADBJ_EPWM2_SYNCO</b>&#160;&#160;&#160;4U    /*&lt; */</td></tr>
<tr class="separator:ga20496c7bc0412e3400781164813a53d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP7_PADBK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP7_PADBK functionality </p>
</div></td></tr>
<tr class="memitem:ga2e6f6144c5be42caabe2554f062f004e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP7_PADBK</b>&#160;&#160;&#160;36U</td></tr>
<tr class="separator:ga2e6f6144c5be42caabe2554f062f004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b74a009c85d409e1eebbec08622123"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP7_PADBK_TRACE_DATA5</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gaf0b74a009c85d409e1eebbec08622123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30c4327bd26da3b93b6d58bde3b7ea6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP7_PADBK_GPIO_36</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa30c4327bd26da3b93b6d58bde3b7ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82724ac965c848fa6910057134b9dbb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP7_PADBK_DMM5</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga82724ac965c848fa6910057134b9dbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9ab22106fdbe2f143572f4456c12d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP7_PADBK_MSS_UARTB_TX</b>&#160;&#160;&#160;5U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gacb9ab22106fdbe2f143572f4456c12d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR8_PADBL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR8_PADBL functionality </p>
</div></td></tr>
<tr class="memitem:ga7d965660f4112b2c3259c29cff59f4d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR8_PADBL</b>&#160;&#160;&#160;37U</td></tr>
<tr class="separator:ga7d965660f4112b2c3259c29cff59f4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abb5bef9d4dcd261bc8f73971f78de5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR8_PADBL_TRACE_DATA6</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga7abb5bef9d4dcd261bc8f73971f78de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4251b0902fd5e8384e36d3dbbeef0514"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR8_PADBL_GPIO_37</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga4251b0902fd5e8384e36d3dbbeef0514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe6c93b0e440c1aa842784c2171a8dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR8_PADBL_DMM6</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga7fe6c93b0e440c1aa842784c2171a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1130f653f3fcdc7ca92327718f292f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINR8_PADBL_BSS_UART_TX</b>&#160;&#160;&#160;5U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gadf1130f653f3fcdc7ca92327718f292f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP8_PADBM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP8_PADBM functionality </p>
</div></td></tr>
<tr class="memitem:gaf046d42f7e5d18e8365ac7e8709b0c1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP8_PADBM</b>&#160;&#160;&#160;38U</td></tr>
<tr class="separator:gaf046d42f7e5d18e8365ac7e8709b0c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc50b2c1b3d3a2eb28c9c26f0a2bb28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP8_PADBM_TRACE_DATA7</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga1dc50b2c1b3d3a2eb28c9c26f0a2bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c1a01803b508e8d3faed8515de4cd0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP8_PADBM_GPIO_38</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga04c1a01803b508e8d3faed8515de4cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b041ae94ae3f73e442e43a156d5138b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP8_PADBM_DMM7</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga1b041ae94ae3f73e442e43a156d5138b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffea1ab7b9d1be0cb7eda2d93d17beb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINP8_PADBM_DSS_UART_TX</b>&#160;&#160;&#160;5U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:gaffea1ab7b9d1be0cb7eda2d93d17beb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PIND14_PADBN</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PIND14_PADBN functionality </p>
</div></td></tr>
<tr class="memitem:ga4edc376e077512c1d4f92c6132d81974"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND14_PADBN</b>&#160;&#160;&#160;39U</td></tr>
<tr class="separator:ga4edc376e077512c1d4f92c6132d81974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46759f10c314926cc0e194f007ff1025"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND14_PADBN_TRACE_DATA8</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga46759f10c314926cc0e194f007ff1025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d9195637369be072d78f37f72824"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND14_PADBN_GPIO_39</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga2b24d9195637369be072d78f37f72824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a19b535cf292194cab50e6c7e8fcdfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND14_PADBN_DMM8</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga9a19b535cf292194cab50e6c7e8fcdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91294f979465ff6afde277c3c63e86cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND14_PADBN_CANFD_TX</b>&#160;&#160;&#160;4U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga91294f979465ff6afde277c3c63e86cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5301406da228a2262f13b37f920a5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PIND14_PADBN_EPWM1_SYNCI</b>&#160;&#160;&#160;5U    /*&lt; */</td></tr>
<tr class="separator:ga2d5301406da228a2262f13b37f920a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINB14_PADBO</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINB14_PADBO functionality </p>
</div></td></tr>
<tr class="memitem:ga2c7eba2eec567afb3746761b404de30f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB14_PADBO</b>&#160;&#160;&#160;40U</td></tr>
<tr class="separator:ga2c7eba2eec567afb3746761b404de30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad215c5f4600e1ea81fdc9b1c6d43fa7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB14_PADBO_TRACE_DATA9</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gad215c5f4600e1ea81fdc9b1c6d43fa7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8551597771683a9194ba509a01e947ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB14_PADBO_GPIO_40</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga8551597771683a9194ba509a01e947ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055c0d35eeaf60c8f8ab1f011de09a52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB14_PADBO_DMM9</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga055c0d35eeaf60c8f8ab1f011de09a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1bde1ff68baafb75a40fc10ef61229"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB14_PADBO_CANFD_RX</b>&#160;&#160;&#160;4U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gacf1bde1ff68baafb75a40fc10ef61229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c21d185b72aa4a766db69a0aacd1e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB14_PADBO_EPWM1_SYNCO</b>&#160;&#160;&#160;5U    /*&lt; */</td></tr>
<tr class="separator:ga52c21d185b72aa4a766db69a0aacd1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINB15_PADBP</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINB15_PADBP functionality </p>
</div></td></tr>
<tr class="memitem:gaac94a249d5750fd45e530c9a2b83c22d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB15_PADBP</b>&#160;&#160;&#160;41U</td></tr>
<tr class="separator:gaac94a249d5750fd45e530c9a2b83c22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e957f62875c0fa61e1a0d6abcb3a767"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB15_PADBP_TRACE_DATA10</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga8e957f62875c0fa61e1a0d6abcb3a767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314e1196dc2ddcaf71fa262e877f2d50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB15_PADBP_GPIO_41</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga314e1196dc2ddcaf71fa262e877f2d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac964284868e1fb94f99d2983bf88a491"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB15_PADBP_DMM10</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gac964284868e1fb94f99d2983bf88a491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a0bfb12c0997294043f047cc4b2e40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB15_PADBP_EPWM3_A</b>&#160;&#160;&#160;4U    /*&lt; PWM Module 3 - OutPut A*/</td></tr>
<tr class="separator:gac3a0bfb12c0997294043f047cc4b2e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINC9_PADBQ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINC9_PADBQ functionality </p>
</div></td></tr>
<tr class="memitem:ga29b5247d8948780a8aed44bad7bf4f27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC9_PADBQ</b>&#160;&#160;&#160;42U</td></tr>
<tr class="separator:ga29b5247d8948780a8aed44bad7bf4f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0947c0c348f63f19934b3cafe8b3df9b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC9_PADBQ_TRACE_DATA11</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga0947c0c348f63f19934b3cafe8b3df9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa598f318e46c8698244aa280dc15ee78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC9_PADBQ_GPIO_42</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa598f318e46c8698244aa280dc15ee78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1645d6e80fb7520dd3bfda342dd06908"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC9_PADBQ_DMM11</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga1645d6e80fb7520dd3bfda342dd06908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6ad9418735fc3cb72947ff400faae8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC9_PADBQ_EPWM3_B</b>&#160;&#160;&#160;4U    /*&lt; PWM Module 3 - OutPut B*/</td></tr>
<tr class="separator:ga1f6ad9418735fc3cb72947ff400faae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINC8_PADBR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINC8_PADBR functionality </p>
</div></td></tr>
<tr class="memitem:gad7a9d598777365a12259a5ba530071f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC8_PADBR</b>&#160;&#160;&#160;43U</td></tr>
<tr class="separator:gad7a9d598777365a12259a5ba530071f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6d15f1eaca6f04197408a33e9c86d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC8_PADBR_TRACE_DATA12</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gabd6d15f1eaca6f04197408a33e9c86d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b1b74eadc90abf32bccc8a124cf18f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC8_PADBR_GPIO_43</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa6b1b74eadc90abf32bccc8a124cf18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d42760d7a59c88dc2331ae1b2f3d843"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC8_PADBR_DMM12</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga2d42760d7a59c88dc2331ae1b2f3d843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81dd58c97a383ede174c7f35446ae913"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC8_PADBR_EPWM1_A</b>&#160;&#160;&#160;4U    /*&lt; PWM Module 1 - OutPut A*/</td></tr>
<tr class="separator:ga81dd58c97a383ede174c7f35446ae913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e02396a3dcab585289cad6f08dc9db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINC8_PADBR_CAN_TX</b>&#160;&#160;&#160;5U    /*&lt; CAN (DCAN) Transmit Signal*/</td></tr>
<tr class="separator:gad8e02396a3dcab585289cad6f08dc9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINB9_PADBS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINB9_PADBS functionality </p>
</div></td></tr>
<tr class="memitem:ga8ee63b823fe33b13e078b30b81241de8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB9_PADBS</b>&#160;&#160;&#160;44U</td></tr>
<tr class="separator:ga8ee63b823fe33b13e078b30b81241de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58f83aaf19f52125e13a71cf1881cf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB9_PADBS_TRACE_DATA13</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gab58f83aaf19f52125e13a71cf1881cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab784f5a7f3e57a55672e00f6c66afffd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB9_PADBS_GPIO_44</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab784f5a7f3e57a55672e00f6c66afffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8aea7fa0fef6153d588d7ccc9f8f014"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB9_PADBS_DMM13</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gac8aea7fa0fef6153d588d7ccc9f8f014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce9fa5ea7af7a1271d23947c6425321"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB9_PADBS_EPWM1_B</b>&#160;&#160;&#160;4U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga4ce9fa5ea7af7a1271d23947c6425321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c91a65416f95161101205f09d6e271"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB9_PADBS_CAN_RX</b>&#160;&#160;&#160;5U    /*&lt; CAN (DCAN) Receive Signal*/</td></tr>
<tr class="separator:ga61c91a65416f95161101205f09d6e271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINB8_PADBT</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINB8_PADBT functionality </p>
</div></td></tr>
<tr class="memitem:ga9f5b7ae597823e14dd75b1141a952998"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB8_PADBT</b>&#160;&#160;&#160;45U</td></tr>
<tr class="separator:ga9f5b7ae597823e14dd75b1141a952998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e0b399b02a0afd8da422102e17485b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB8_PADBT_TRACE_DATA14</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gab7e0b399b02a0afd8da422102e17485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7feaaf8a6a0c7394863bbea802db6b20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB8_PADBT_GPIO_45</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7feaaf8a6a0c7394863bbea802db6b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f517f28d907adf17650977d952440d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB8_PADBT_DMM14</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga8f517f28d907adf17650977d952440d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae454174e56a16a28e1818186a6da96c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINB8_PADBT_EPWM2_A</b>&#160;&#160;&#160;4U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:gae454174e56a16a28e1818186a6da96c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINA9_PADBU</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINA9_PADBU functionality </p>
</div></td></tr>
<tr class="memitem:ga352bc35d0d527d0bc253170738b186b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINA9_PADBU</b>&#160;&#160;&#160;46U</td></tr>
<tr class="separator:ga352bc35d0d527d0bc253170738b186b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02ce30233c7f0ab738027d00911a784"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINA9_PADBU_TRACE_DATA15</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gac02ce30233c7f0ab738027d00911a784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa22751e4feef73aeefd30459f2b91f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINA9_PADBU_GPIO_46</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7aa22751e4feef73aeefd30459f2b91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe74b74b6d94f411f882744a37897b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINA9_PADBU_DMM15</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gadbe74b74b6d94f411f882744a37897b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b83217086ca3b388ad05003eccc94a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINA9_PADBU_EPWM2_B</b>&#160;&#160;&#160;4U    /*&lt; PWM Module 2 - OutPut B*/</td></tr>
<tr class="separator:gaf8b83217086ca3b388ad05003eccc94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN15_PADBV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN15_PADBV functionality </p>
</div></td></tr>
<tr class="memitem:ga38b930b52d01846f6f2d8d86d56aed49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN15_PADBV</b>&#160;&#160;&#160;47U</td></tr>
<tr class="separator:ga38b930b52d01846f6f2d8d86d56aed49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1ae0c59e685dc74b3b0537213ac6db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN15_PADBV_TRACE_CLK</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Clock*/</td></tr>
<tr class="separator:ga0f1ae0c59e685dc74b3b0537213ac6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0acdfe5cf3b77df506cc15d8ed7659a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN15_PADBV_GPIO_47</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac0acdfe5cf3b77df506cc15d8ed7659a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91354911ba3d0d3b78b7d7a7c5fb398"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN15_PADBV_DMM_CLK</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Clock*/</td></tr>
<tr class="separator:gae91354911ba3d0d3b78b7d7a7c5fb398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN14_PADBW</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN14_PADBW functionality </p>
</div></td></tr>
<tr class="memitem:ga45419b311ec5c46e65aa7a69d673c577"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN14_PADBW</b>&#160;&#160;&#160;48U</td></tr>
<tr class="separator:ga45419b311ec5c46e65aa7a69d673c577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db4e186b7e4fd0bd2741e6ba7ac0536"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN14_PADBW_TRACE_CTL</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Control*/</td></tr>
<tr class="separator:ga9db4e186b7e4fd0bd2741e6ba7ac0536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe25a0fc433dc38e14674a49318f250a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN14_PADBW_GPIO_48</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gabe25a0fc433dc38e14674a49318f250a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbab296db89bda09af998b5abd0bcb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR16XX_PINN14_PADBW_DMM_SYNC</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Sync*/</td></tr>
<tr class="separator:gaebbab296db89bda09af998b5abd0bcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PINMUX pad settings for 16xx device. </p>
<p>============================================================================</p>
<hr/>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
