Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/ip/s10_clock_mux.ip --block-symbol-file --output-directory=/home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/ip/s10_clock_mux --family="Stratix 10" --part=1SM21CHU2F53E2VG
Warning: s10_clock_mux.stratix10_clkctrl_0: Not enabling glitch free switchover because it is not supported by this Quartus release
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/ip/s10_clock_mux.ip --synthesis=VERILOG --output-directory=/home/deepsouth/Downloads/bist_top_me3_svn2527_basic_20_3_NW/ip/s10_clock_mux --family="Stratix 10" --part=1SM21CHU2F53E2VG
Warning: s10_clock_mux.stratix10_clkctrl_0: Not enabling glitch free switchover because it is not supported by this Quartus release
Info: s10_clock_mux: "Transforming system: s10_clock_mux"
Info: s10_clock_mux: "Naming system components in system: s10_clock_mux"
Info: s10_clock_mux: "Processing generation queue"
Info: s10_clock_mux: "Generating: s10_clock_mux"
Info: s10_clock_mux: "Generating: s10_clock_mux_stratix10_clkctrl_2000_gooqn2q"
Info: stratix10_clkctrl_0: Generating top-level entity s10_clock_mux_stratix10_clkctrl_2000_gooqn2q.
Info: stratix10_clkctrl_0: Verilog entity generation was successful
Info: s10_clock_mux: Done "s10_clock_mux" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in s10_clock_mux. No files generated.
Info: Finished: Generate IP Core Documentation
