<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p661" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_661{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_661{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_661{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_661{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_661{left:96px;bottom:1040px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6_661{left:332px;bottom:1039px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t7_661{left:96px;bottom:1018px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t8_661{left:96px;bottom:997px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t9_661{left:96px;bottom:975px;letter-spacing:0.12px;word-spacing:-0.63px;}
#ta_661{left:96px;bottom:954px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tb_661{left:96px;bottom:932px;letter-spacing:0.12px;word-spacing:-0.76px;}
#tc_661{left:96px;bottom:911px;letter-spacing:0.11px;word-spacing:-0.51px;}
#td_661{left:96px;bottom:890px;letter-spacing:0.11px;word-spacing:-0.44px;}
#te_661{left:96px;bottom:868px;letter-spacing:0.12px;word-spacing:-1.01px;}
#tf_661{left:96px;bottom:847px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_661{left:96px;bottom:816px;letter-spacing:0.13px;}
#th_661{left:124px;bottom:816px;letter-spacing:0.11px;word-spacing:-0.28px;}
#ti_661{left:124px;bottom:795px;letter-spacing:0.13px;word-spacing:1.43px;}
#tj_661{left:124px;bottom:773px;letter-spacing:0.12px;word-spacing:-0.19px;}
#tk_661{left:124px;bottom:752px;letter-spacing:0.14px;word-spacing:0.01px;}
#tl_661{left:96px;bottom:721px;letter-spacing:0.13px;}
#tm_661{left:124px;bottom:721px;letter-spacing:0.11px;word-spacing:1.87px;}
#tn_661{left:124px;bottom:700px;letter-spacing:0.12px;word-spacing:-0.5px;}
#to_661{left:96px;bottom:670px;letter-spacing:0.13px;}
#tp_661{left:124px;bottom:670px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tq_661{left:124px;bottom:648px;letter-spacing:0.13px;word-spacing:-0.14px;}
#tr_661{left:96px;bottom:613px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_661{left:96px;bottom:592px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tt_661{left:96px;bottom:570px;letter-spacing:0.11px;word-spacing:-1.09px;}
#tu_661{left:96px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_661{left:96px;bottom:514px;letter-spacing:0.12px;word-spacing:-1.07px;}
#tw_661{left:96px;bottom:492px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_661{left:96px;bottom:456px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_661{left:327px;bottom:455px;letter-spacing:0.12px;word-spacing:-0.72px;}
#tz_661{left:96px;bottom:434px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t10_661{left:96px;bottom:412px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t11_661{left:96px;bottom:391px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t12_661{left:96px;bottom:370px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_661{left:96px;bottom:348px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t14_661{left:96px;bottom:327px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_661{left:96px;bottom:305px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_661{left:96px;bottom:284px;letter-spacing:0.13px;}
#t17_661{left:96px;bottom:249px;letter-spacing:0.09px;word-spacing:-0.44px;}
#t18_661{left:96px;bottom:228px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_661{left:96px;bottom:188px;letter-spacing:0.11px;}
#t1a_661{left:147px;bottom:188px;letter-spacing:0.18px;}
#t1b_661{left:96px;bottom:153px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_661{left:96px;bottom:131px;letter-spacing:0.1px;word-spacing:-0.47px;}
#t1d_661{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_661{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_661{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_661{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_661{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_661{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_661{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_661{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts661" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg661Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg661" style="-webkit-user-select: none;"><object width="935" height="1210" data="661/661.svg" type="image/svg+xml" id="pdf661" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_661" class="t s1_661">Memory System </span><span id="t2_661" class="t s2_661">206 </span>
<span id="t3_661" class="t s3_661">24593—Rev. 3.41—June 2023 </span><span id="t4_661" class="t s3_661">AMD64 Technology </span>
<span id="t5_661" class="t s4_661">Asynchronous modification. </span><span id="t6_661" class="t s5_661">This is done with a write to the target instruction stream with no </span>
<span id="t7_661" class="t s5_661">particular coordination being done between the writing and receiving threads. The nature of the code </span>
<span id="t8_661" class="t s5_661">being executed by the target thread is such that it is insensitive to the exact timing of the update, for </span>
<span id="t9_661" class="t s5_661">example executing in a known loop until an update to a branch instruction's offset takes it down a new </span>
<span id="ta_661" class="t s5_661">path (or an update to an immediate operand, or opcode, or other instruction field). Such modifications </span>
<span id="tb_661" class="t s5_661">must be done via a single store to the target thread's instruction stream that is contained entirely within </span>
<span id="tc_661" class="t s5_661">a naturally-aligned quadword, and is subject to the constraints given here. A key aspect is that, </span>
<span id="td_661" class="t s5_661">although the store is performed atomically, the affected quadword may be read more than once in the </span>
<span id="te_661" class="t s5_661">process of extracting instruction bytes from it. This can result in the following scenarios resulting from </span>
<span id="tf_661" class="t s5_661">a single store: </span>
<span id="tg_661" class="t s5_661">1. </span><span id="th_661" class="t s5_661">An update to two successive instructions, A and B, to A' and B' may result in execution of an A-B' </span>
<span id="ti_661" class="t s5_661">sequence rather than A'-B'. However it will not result in an A'-B sequence since stores become </span>
<span id="tj_661" class="t s5_661">visible to instruction fetchers in program order, and instruction fetchers read memory sequentially </span>
<span id="tk_661" class="t s5_661">between taken branches. </span>
<span id="tl_661" class="t s5_661">2. </span><span id="tm_661" class="t s5_661">A modification to one instruction A that changes it to two instructions A'-B will only result in </span>
<span id="tn_661" class="t s5_661">execution of A'-B. </span>
<span id="to_661" class="t s5_661">3. </span><span id="tp_661" class="t s5_661">A modification to two instructions A-B that combines them into one instruction A' may result in a </span>
<span id="tq_661" class="t s5_661">sequence of A-X, where X starts at the point in A' where B previously started. </span>
<span id="tr_661" class="t s5_661">Note that since stores to the instruction stream are observed by the instruction fetcher in program </span>
<span id="ts_661" class="t s5_661">order, one can do multiple modifications to an area of the target thread's code that is beyond reach of </span>
<span id="tt_661" class="t s5_661">the thread's current control flow, followed by a final asynchronous update that alters the control flow to </span>
<span id="tu_661" class="t s5_661">expose the modified code to fetching and execution. </span>
<span id="tv_661" class="t s5_661">If the desired action cannot be achieved within these constraints, a synchronous modification approach </span>
<span id="tw_661" class="t s5_661">must be used for reliable operation. </span>
<span id="tx_661" class="t s4_661">Synchronous modification. </span><span id="ty_661" class="t s5_661">This entails a producer-consumer approach to the modification, where </span>
<span id="tz_661" class="t s5_661">the target thread waits on a signal from the modifying thread, such as changing the state of a shared </span>
<span id="t10_661" class="t s5_661">variable, before executing the modified code. The modifying thread writes to the target instruction </span>
<span id="t11_661" class="t s5_661">bytes in any desired manner, then writes the synchronizing variable to release the target thread. Upon </span>
<span id="t12_661" class="t s5_661">release, the target thread must then execute a serializing instruction such as CPUID or MFENCE (a </span>
<span id="t13_661" class="t s5_661">locked operation is not sufficient) before proceeding to the modified code to avoid executing a stale </span>
<span id="t14_661" class="t s5_661">view of the instructions which may have been speculatively fetched. Note that such speculative </span>
<span id="t15_661" class="t s5_661">fetching is a function of branch predictor operation which is completely beyond the control of </span>
<span id="t16_661" class="t s5_661">software. </span>
<span id="t17_661" class="t s5_661">See Volume 1, Chapter 3, “Semaphores,” for a discussion of instructions that are useful for </span>
<span id="t18_661" class="t s5_661">interprocessor synchronization. </span>
<span id="t19_661" class="t s6_661">7.6.2 </span><span id="t1a_661" class="t s6_661">Cache Control Mechanisms </span>
<span id="t1b_661" class="t s5_661">The AMD64 architecture provides a number of mechanisms for controlling the cacheability of </span>
<span id="t1c_661" class="t s5_661">memory. These are described in the following sections. </span>
<span id="t1d_661" class="t s7_661">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
