Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 13 16:08:56 2023
| Host         : L22-026 running 64-bit major release  (build 9200)
| Command      : report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
| Design       : wave_gen
| Device       : xc7k70tfbg676-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+-------------------------------------------------+------------+
| Rule     | Severity | Description                                     | Violations |
+----------+----------+-------------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert                    | 1          |
| PDRC-190 | Warning  | Suboptimally placed synchronized register chain | 1          |
| SYNTH-6  | Warning  | Timing of a RAM block might be sub-optimal      | 1          |
+----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell clk_gen_i0/rst_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE,
rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE,
rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE,
rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE,
rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X15Y52 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance samp_ram_i0/mem_array_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>


