Protel Design System Design Rule Check
PCB File : J:\projekte\#############2021\live sectional pcb\Alaska\altium\1-1\Alaska 1-1\Alaska 1-1.PcbDoc
Date     : 03-May-24
Time     : 20:54:56

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(43.2mm,-149.9mm) on Top Layer And Pad C10-2(44.08mm,-149.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(219.5mm,-120.1mm) on Top Layer And Pad C1-2(219.5mm,-120.98mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(103.3mm,-206.12mm) on Top Layer And Pad C11-2(103.3mm,-207mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(26.9mm,-279.3mm) on Top Layer And Pad C12-2(27.78mm,-279.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(62.8mm,-193.3mm) on Top Layer And Pad C13-2(62.8mm,-192.42mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(274.3mm,-59.7mm) on Top Layer And Pad C14-2(274.3mm,-58.82mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(220.4mm,-13.36mm) on Top Layer And Pad C15-2(220.4mm,-14.24mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(206.9mm,-38.36mm) on Top Layer And Pad C16-2(206.9mm,-39.24mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(141.3mm,-45.2mm) on Top Layer And Pad C17-2(141.3mm,-46.08mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(104.2mm,-57.8mm) on Top Layer And Pad C18-2(104.2mm,-56.92mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(89.7mm,-71.2mm) on Top Layer And Pad C19-2(90.58mm,-71.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(47.6mm,-39.4mm) on Top Layer And Pad C20-2(47.6mm,-38.52mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(183.1mm,-149.2mm) on Top Layer And Pad C2-2(182.22mm,-149.2mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(47.7mm,-47.74mm) on Top Layer And Pad C21-2(47.7mm,-46.86mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(47.9mm,-56.3mm) on Top Layer And Pad C22-2(47.9mm,-55.42mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(131.6mm,-166.8mm) on Top Layer And Pad C23-2(132.48mm,-166.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(35.04mm,-148.5mm) on Top Layer And Pad C24-2(34.16mm,-148.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(232.8mm,-255.8mm) on Top Layer And Pad C25-2(232.8mm,-254.92mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(193.22mm,-283.7mm) on Top Layer And Pad C26-2(194.1mm,-283.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(194.6mm,-221.8mm) on Top Layer And Pad C27-2(194.6mm,-220.92mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(175.2mm,-217.3mm) on Top Layer And Pad C28-2(175.2mm,-216.42mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C29-1(146.7mm,-223.6mm) on Top Layer And Pad C29-2(146.7mm,-222.72mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(123.1mm,-271.3mm) on Top Layer And Pad C30-2(123.1mm,-270.42mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(178mm,-144.8mm) on Top Layer And Pad C3-2(178mm,-145.68mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(116.7mm,-227.9mm) on Top Layer And Pad C31-2(116.7mm,-227.02mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(114.8mm,-212.9mm) on Top Layer And Pad C32-2(114.8mm,-212.02mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(116.1mm,-286.1mm) on Top Layer And Pad C33-2(116.1mm,-285.22mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(251mm,-57.7mm) on Bottom Layer And Pad C34-2(251mm,-56.82mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-1(252.074mm,-71.826mm) on Bottom Layer And Pad C35-2(252.074mm,-70.946mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(47.1mm,-23.9mm) on Top Layer And Pad C36-2(47.1mm,-23.02mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(47.6mm,-30.9mm) on Top Layer And Pad C37-2(47.6mm,-30.02mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(149.3mm,-154.6mm) on Top Layer And Pad C38-2(149.3mm,-155.48mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(101.4mm,-96.14mm) on Top Layer And Pad C39-2(101.4mm,-95.26mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-1(240mm,-215.5mm) on Top Layer And Pad C40-2(240mm,-214.62mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(121.5mm,-98.16mm) on Top Layer And Pad C4-2(121.5mm,-99.04mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C41-1(181.7mm,-277mm) on Top Layer And Pad C41-2(181.7mm,-276.12mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C42-1(175.4mm,-276.94mm) on Top Layer And Pad C42-2(175.4mm,-276.06mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-1(159.3mm,-212.2mm) on Top Layer And Pad C43-2(159.3mm,-211.32mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(184.14mm,-189.4mm) on Top Layer And Pad C44-2(183.26mm,-189.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C45-1(224.5mm,-185.4mm) on Top Layer And Pad C45-2(224.5mm,-184.52mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-1(290.4mm,-117.7mm) on Top Layer And Pad C46-2(290.4mm,-116.82mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-1(294.58mm,-240mm) on Top Layer And Pad C47-2(293.7mm,-240mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-1(281.5mm,-271.9mm) on Top Layer And Pad C48-2(281.5mm,-272.78mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-1(281.22mm,-246.3mm) on Top Layer And Pad C49-2(282.1mm,-246.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-1(272.5mm,-152.4mm) on Top Layer And Pad C50-2(272.5mm,-151.52mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(122.52mm,-195.8mm) on Top Layer And Pad C5-2(123.4mm,-195.8mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-1(264mm,-166.8mm) on Top Layer And Pad C51-2(264mm,-165.92mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-1(145mm,-140.56mm) on Top Layer And Pad C52-2(145mm,-141.44mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C53-1(122.1mm,-113.02mm) on Top Layer And Pad C53-2(122.1mm,-113.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C54-1(123mm,-132.7mm) on Top Layer And Pad C54-2(123.88mm,-132.7mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(74.4mm,-137.5mm) on Top Layer And Pad C55-2(74.4mm,-136.62mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(112.9mm,-157.6mm) on Top Layer And Pad C56-2(113.78mm,-157.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C57-1(257mm,-120.7mm) on Top Layer And Pad C57-2(257mm,-119.82mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-1(96.9mm,-238.74mm) on Top Layer And Pad C58-2(96.9mm,-237.86mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-1(65.8mm,-274.7mm) on Top Layer And Pad C59-2(65.8mm,-273.82mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-1(60.8mm,-272.3mm) on Top Layer And Pad C60-2(60.8mm,-271.42mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(94.72mm,-203.3mm) on Top Layer And Pad C6-2(95.6mm,-203.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C61-1(31.3mm,-270mm) on Top Layer And Pad C61-2(31.3mm,-269.12mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C62-1(257.8mm,-161.54mm) on Top Layer And Pad C62-2(257.8mm,-160.66mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C63-1(114mm,-270.4mm) on Top Layer And Pad C63-2(114mm,-269.52mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C64-1(91.2mm,-292.7mm) on Top Layer And Pad C64-2(91.2mm,-291.82mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C65-1(82.1mm,-287.5mm) on Top Layer And Pad C65-2(82.1mm,-286.62mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C66-1(24.5mm,-269.3mm) on Top Layer And Pad C66-2(24.5mm,-268.42mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C67-1(278.2mm,-52mm) on Top Layer And Pad C67-2(277.32mm,-52mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C68-1(289.34mm,-57.5mm) on Top Layer And Pad C68-2(288.46mm,-57.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C69-1(209.6mm,-117.5mm) on Bottom Layer And Pad C69-2(209.6mm,-116.62mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(91.42mm,-196.5mm) on Top Layer And Pad C7-2(92.3mm,-196.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(60.02mm,-163.9mm) on Top Layer And Pad C8-2(60.9mm,-163.9mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(52.72mm,-160mm) on Top Layer And Pad C9-2(53.6mm,-160mm) on Top Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A1B12(214.838mm,-202.639mm) on Bottom Layer And Pad USB-C1-A4B9(214.038mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Hole of Pad USB-C1-MountHole1(214.838mm,-203.784mm) on Multi-Layer And Pad USB-C1-A1B12(214.838mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-A1B12(214.838mm,-202.639mm) on Bottom Layer And Track (214.038mm,-202.639mm)(214.038mm,-200.162mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A4B9(214.038mm,-202.639mm) on Bottom Layer And Pad USB-C1-B8(213.388mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A5(212.888mm,-202.639mm) on Bottom Layer And Pad USB-C1-B7(212.388mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A5(212.888mm,-202.639mm) on Bottom Layer And Pad USB-C1-B8(213.388mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-A8(210.388mm,-202.639mm) on Bottom Layer And Pad USB-C1-B5(209.888mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-A8(210.388mm,-202.639mm) on Bottom Layer And Track (209.888mm,-202.639mm)(209.888mm,-197.012mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-B1A12(208.438mm,-202.639mm) on Bottom Layer And Pad USB-C1-B4A9(209.238mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.12mm < 0.254mm) Between Hole of Pad USB-C1-MountHole2(208.338mm,-203.784mm) on Multi-Layer And Pad USB-C1-B1A12(208.438mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-B1A12(208.438mm,-202.639mm) on Bottom Layer And Track (209.238mm,-202.639mm)(209.238mm,-201.096mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB-C1-B4A9(209.238mm,-202.639mm) on Bottom Layer And Pad USB-C1-B5(209.888mm,-202.639mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-B4A9(209.238mm,-202.639mm) on Bottom Layer And Track (209.888mm,-202.639mm)(209.888mm,-197.012mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-B5(209.888mm,-202.639mm) on Bottom Layer And Track (209.238mm,-202.639mm)(209.238mm,-201.096mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-B7(212.388mm,-202.639mm) on Bottom Layer And Track (212.888mm,-202.639mm)(212.888mm,-197.012mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.223mm < 0.254mm) Between Pad USB-C1-B8(213.388mm,-202.639mm) on Bottom Layer And Track (212.888mm,-202.639mm)(212.888mm,-197.012mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.246mm < 0.254mm) Between Pad USB-C1-B8(213.388mm,-202.639mm) on Bottom Layer And Track (214.038mm,-202.639mm)(214.038mm,-200.162mm) on Bottom Layer 
Rule Violations :86

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
   Violation between Width Constraint: Track (140.11mm,-262.69mm)(144.92mm,-262.69mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (140.51mm,-257.31mm)(144.92mm,-257.31mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (144.92mm,-257.31mm)(147.46mm,-257.31mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (144.92mm,-262.69mm)(147.46mm,-262.69mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (205.676mm,-197.534mm)(209.238mm,-201.096mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (207mm,-119.87mm)(207mm,-116mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (207mm,-122.41mm)(207mm,-119.87mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (209.238mm,-202.639mm)(209.238mm,-201.096mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (214.038mm,-200.162mm)(216.5mm,-197.7mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (214.038mm,-202.639mm)(214.038mm,-200.162mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (252.059mm,-155.804mm)(252.783mm,-155.08mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (252.14mm,-152.54mm)(257.31mm,-152.54mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (252.783mm,-155.08mm)(257.31mm,-155.08mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (257.31mm,-152.54mm)(262.69mm,-152.54mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
   Violation between Width Constraint: Track (257.31mm,-155.08mm)(262.69mm,-155.08mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.254mm
Rule Violations :15

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH1-0(23.9mm,-90.7mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH10-0(273.8mm,-227.4mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH11-0(95.2mm,-277.8mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH12-0(175.8mm,-159.3mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH13-0(14.7mm,-222.8mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH14-0(271.3mm,-283.5mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH15-0(155.6mm,-126.7mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH16-0(205.8mm,-291mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH17-0(139.7mm,-240.3mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH18-0(213.5mm,-237.9mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH19-0(17.6mm,-157.8mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH2-0(280.8mm,-27.5mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH20-0(85.7mm,-155.9mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH21-0(53.4mm,-249.6mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH22-0(253.1mm,-194.9mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH23-0(147.4mm,-274.8mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH24-0(274.1mm,-89.7mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH25-0(225.2mm,-157.7mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH26-0(184.4mm,-61.1mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (12mm > 2.54mm) Pad MH27-0(283.9mm,-158.1mm) on Multi-Layer Actual Hole Size = 12mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH3-0(156.3mm,-28mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH4-0(229.2mm,-25.7mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH5-0(89.4mm,-93.6mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH6-0(154mm,-94mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH7-0(222.6mm,-92.6mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH8-0(94.1mm,-32.9mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (14mm > 2.54mm) Pad MH9-0(24.5mm,-26.7mm) on Multi-Layer Actual Hole Size = 14mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mount_foot1-0(285mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mount_Foot2-0(15mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 1-0(297mm,-125mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 2-0(15mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 3-0(3mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Case 4-0(3mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 1-0(175mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 10-0(3mm,-15mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 11-0(297mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 12-0(3mm,-285mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 2-0(136.6mm,-166.5mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 3-0(3mm,-175mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 4-0(125mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 5-0(232.5mm,-177.4mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 6-0(297mm,-285mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 7-0(182.6mm,-177.4mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 8-0(3mm,-125mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Mounting Frame 9-0(297mm,-15mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Power Conn1-1(224.2mm,-167.7mm) on Multi-Layer Actual Slot Hole Width = 3.5mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Power Conn1-2(224.2mm,-173.7mm) on Multi-Layer Actual Slot Hole Width = 3mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side1-0(182.6mm,-108.4mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side2-0(125mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side3-0(297mm,-175mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side4-0(175mm,-3mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side5-0(285mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side6-0(297mm,-297mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side7-0(232.5mm,-108.4mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad Side8-0(163.5mm,-166.5mm) on Multi-Layer Actual Hole Size = 3.5mm
Rule Violations :55

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Pad C35-1(252.074mm,-71.826mm) on Bottom Layer And Via (251.5mm,-73.2mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IFR-1(44.7mm,-37.97mm) on Top Layer And Pad IFR-2(43.6mm,-37.97mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad IFR-3(43.6mm,-39.8mm) on Top Layer And Pad IFR-4(44.7mm,-39.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad INVALID-1(44.7mm,-54.97mm) on Top Layer And Pad INVALID-2(43.6mm,-54.97mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad INVALID-3(43.6mm,-56.8mm) on Top Layer And Pad INVALID-4(44.7mm,-56.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LIFR-1(44.7mm,-46.47mm) on Top Layer And Pad LIFR-2(43.6mm,-46.47mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LIFR-3(43.6mm,-48.3mm) on Top Layer And Pad LIFR-4(44.7mm,-48.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MVFR-1(44.7mm,-29.57mm) on Top Layer And Pad MVFR-2(43.6mm,-29.57mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad MVFR-3(43.6mm,-31.4mm) on Top Layer And Pad MVFR-4(44.7mm,-31.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABL-1(129.3mm,-164.97mm) on Top Layer And Pad PABL-2(128.2mm,-164.97mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABL-3(128.2mm,-166.8mm) on Top Layer And Pad PABL-4(129.3mm,-166.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABR-1(223.8mm,-11.4mm) on Top Layer And Pad PABR-2(223.8mm,-10.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABR-3(221.97mm,-10.3mm) on Top Layer And Pad PABR-4(221.97mm,-11.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABT-1(255.1mm,-165.13mm) on Top Layer And Pad PABT-2(256.2mm,-165.13mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PABT-3(256.2mm,-163.3mm) on Top Layer And Pad PABT-4(255.1mm,-163.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PACM-1(26.87mm,-272.1mm) on Top Layer And Pad PACM-2(26.87mm,-273.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PACM-3(28.7mm,-273.2mm) on Top Layer And Pad PACM-4(28.7mm,-272.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PACX-1(273.6mm,-156.23mm) on Top Layer And Pad PACX-2(274.7mm,-156.23mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PACX-3(274.7mm,-154.4mm) on Top Layer And Pad PACX-4(273.6mm,-154.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PACZ-1(20.87mm,-271.2mm) on Top Layer And Pad PACZ-2(20.87mm,-272.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PACZ-3(22.7mm,-272.3mm) on Top Layer And Pad PACZ-4(22.7mm,-271.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADE-1(110.1mm,-155.87mm) on Top Layer And Pad PADE-2(109mm,-155.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADE-3(109mm,-157.7mm) on Top Layer And Pad PADE-4(110.1mm,-157.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADG-1(124.93mm,-96.1mm) on Top Layer And Pad PADG-2(124.93mm,-95mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADG-3(123.1mm,-95mm) on Top Layer And Pad PADG-4(123.1mm,-96.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADM-1(77.37mm,-289mm) on Top Layer And Pad PADM-2(77.37mm,-290.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PADM-3(79.2mm,-290.1mm) on Top Layer And Pad PADM-4(79.2mm,-289mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFA-1(293.8mm,-236.83mm) on Top Layer And Pad PAFA-2(294.9mm,-236.83mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFA-3(294.9mm,-235mm) on Top Layer And Pad PAFA-4(293.8mm,-235mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFB-1(297.8mm,-238.03mm) on Top Layer And Pad PAFB-2(298.9mm,-238.03mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFB-3(298.9mm,-236.2mm) on Top Layer And Pad PAFB-4(297.8mm,-236.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFM-1(179.83mm,-142.3mm) on Top Layer And Pad PAFM-2(179.83mm,-141.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFM-3(178mm,-141.2mm) on Top Layer And Pad PAFM-4(178mm,-142.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFS-1(196.17mm,-280.9mm) on Top Layer And Pad PAFS-2(196.17mm,-282mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAFS-3(198mm,-282mm) on Top Layer And Pad PAFS-4(198mm,-280.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGA-1(171.47mm,-218.9mm) on Top Layer And Pad PAGA-2(171.47mm,-220mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGA-3(173.3mm,-220mm) on Top Layer And Pad PAGA-4(173.3mm,-218.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGB-1(287.1mm,-116.8mm) on Top Layer And Pad PAGB-2(288.2mm,-116.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGB-3(288.2mm,-114.97mm) on Top Layer And Pad PAGB-4(287.1mm,-114.97mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGH-1(185.6mm,-151mm) on Top Layer And Pad PAGH-2(186.7mm,-151mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGH-3(186.7mm,-149.17mm) on Top Layer And Pad PAGH-4(185.6mm,-149.17mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGL-1(92.4mm,-201.27mm) on Top Layer And Pad PAGL-2(91.3mm,-201.27mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAGL-3(91.3mm,-203.1mm) on Top Layer And Pad PAGL-4(92.4mm,-203.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHC-1(112.17mm,-288.2mm) on Top Layer And Pad PAHC-2(112.17mm,-289.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHC-3(114mm,-289.3mm) on Top Layer And Pad PAHC-4(114mm,-288.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHL-1(186.5mm,-192.03mm) on Top Layer And Pad PAHL-2(187.6mm,-192.03mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHL-3(187.6mm,-190.2mm) on Top Layer And Pad PAHL-4(186.5mm,-190.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHX-1(119.57mm,-273.4mm) on Top Layer And Pad PAHX-2(119.57mm,-274.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAHX-3(121.4mm,-274.5mm) on Top Layer And Pad PAHX-4(121.4mm,-273.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIK-1(146.83mm,-138.2mm) on Top Layer And Pad PAIK-2(146.83mm,-137.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIK-3(145mm,-137.1mm) on Top Layer And Pad PAIK-4(145mm,-138.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIM-1(222.67mm,-187.8mm) on Top Layer And Pad PAIM-2(222.67mm,-188.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIM-3(224.5mm,-188.9mm) on Top Layer And Pad PAIM-4(224.5mm,-187.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIN-1(276.97mm,-269.6mm) on Top Layer And Pad PAIN-2(276.97mm,-270.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIN-3(278.8mm,-270.7mm) on Top Layer And Pad PAIN-4(278.8mm,-269.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIW-1(38.4mm,-144.87mm) on Top Layer And Pad PAIW-2(37.3mm,-144.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAIW-3(37.3mm,-146.7mm) on Top Layer And Pad PAIW-4(38.4mm,-146.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKK-1(118.27mm,-197.3mm) on Top Layer And Pad PAKK-2(118.27mm,-198.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKK-3(120.1mm,-198.4mm) on Top Layer And Pad PAKK-4(120.1mm,-197.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKP-1(258.8mm,-124.7mm) on Top Layer And Pad PAKP-2(259.9mm,-124.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKP-3(259.9mm,-122.87mm) on Top Layer And Pad PAKP-4(258.8mm,-122.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKU-1(293.53mm,-56.4mm) on Top Layer And Pad PAKU-2(293.53mm,-55.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKU-3(291.7mm,-55.3mm) on Top Layer And Pad PAKU-4(291.7mm,-56.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKV-1(144.67mm,-226.4mm) on Top Layer And Pad PAKV-2(144.67mm,-227.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAKV-3(146.5mm,-227.5mm) on Top Layer And Pad PAKV-4(146.5mm,-226.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALP-1(282.13mm,-52mm) on Top Layer And Pad PALP-2(282.13mm,-50.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALP-3(280.3mm,-50.9mm) on Top Layer And Pad PALP-4(280.3mm,-52mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALU-1(101mm,-55.87mm) on Top Layer And Pad PALU-2(99.9mm,-55.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PALU-3(99.9mm,-57.7mm) on Top Layer And Pad PALU-4(101mm,-57.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMC-1(178.47mm,-278.9mm) on Top Layer And Pad PAMC-2(178.47mm,-280mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMC-3(180.3mm,-280mm) on Top Layer And Pad PAMC-4(180.3mm,-278.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMH-1(229.67mm,-258.1mm) on Top Layer And Pad PAMH-2(229.67mm,-259.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMH-3(231.5mm,-259.2mm) on Top Layer And Pad PAMH-4(231.5mm,-258.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMK-1(93.8mm,-237.27mm) on Top Layer And Pad PAMK-2(92.7mm,-237.27mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMK-3(92.7mm,-239.1mm) on Top Layer And Pad PAMK-4(93.8mm,-239.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMO-1(56.1mm,-274.1mm) on Top Layer And Pad PAMO-2(56.1mm,-275.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAMO-3(57.93mm,-275.2mm) on Top Layer And Pad PAMO-4(57.93mm,-274.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANN-1(276.9mm,-243.4mm) on Top Layer And Pad PANN-2(276.9mm,-244.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANN-3(278.73mm,-244.5mm) on Top Layer And Pad PANN-4(278.73mm,-243.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANU-1(157.47mm,-214.9mm) on Top Layer And Pad PANU-2(157.47mm,-216mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANU-3(159.3mm,-216mm) on Top Layer And Pad PANU-4(159.3mm,-214.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANV-1(110.785mm,-272.25mm) on Top Layer And Pad PANV-2(110.785mm,-273.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PANV-3(112.615mm,-273.35mm) on Top Layer And Pad PANV-4(112.615mm,-272.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOM-1(60mm,-191.47mm) on Top Layer And Pad PAOM-2(58.9mm,-191.47mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOM-3(58.9mm,-193.3mm) on Top Layer And Pad PAOM-4(60mm,-193.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOT-1(120.5mm,-130.87mm) on Top Layer And Pad PAOT-2(119.4mm,-130.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAOT-3(119.4mm,-132.7mm) on Top Layer And Pad PAOT-4(120.5mm,-132.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPO-1(87mm,-68.97mm) on Top Layer And Pad PAPO-2(85.9mm,-68.97mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPO-3(85.9mm,-70.8mm) on Top Layer And Pad PAPO-4(87mm,-70.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPR-1(265.9mm,-169.83mm) on Top Layer And Pad PAPR-2(267mm,-169.83mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAPR-3(267mm,-168mm) on Top Layer And Pad PAPR-4(265.9mm,-168mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAQT-1(278.93mm,-58mm) on Top Layer And Pad PAQT-2(278.93mm,-56.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAQT-3(277.1mm,-56.9mm) on Top Layer And Pad PAQT-4(277.1mm,-58mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PARS-1(86.67mm,-294.9mm) on Top Layer And Pad PARS-2(86.67mm,-296mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PARS-3(88.5mm,-296mm) on Top Layer And Pad PARS-4(88.5mm,-294.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PARY-1(191.47mm,-223.9mm) on Top Layer And Pad PARY-2(191.47mm,-225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PARY-3(193.3mm,-225mm) on Top Layer And Pad PARY-4(193.3mm,-223.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASH-1(71.5mm,-135.67mm) on Top Layer And Pad PASH-2(70.4mm,-135.67mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASH-3(70.4mm,-137.5mm) on Top Layer And Pad PASH-4(71.5mm,-137.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASK-1(149.2mm,-150.37mm) on Top Layer And Pad PASK-2(148.1mm,-150.37mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASK-3(148.1mm,-152.2mm) on Top Layer And Pad PASK-4(149.2mm,-152.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASM-1(61.47mm,-276.4mm) on Top Layer And Pad PASM-2(61.47mm,-277.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PASM-3(63.3mm,-277.5mm) on Top Layer And Pad PASM-4(63.3mm,-276.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATA-1(238.4mm,-217.7mm) on Top Layer And Pad PATA-2(238.4mm,-218.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATA-3(240.23mm,-218.8mm) on Top Layer And Pad PATA-4(240.23mm,-217.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATC-1(41mm,-147.57mm) on Top Layer And Pad PATC-2(39.9mm,-147.57mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATC-3(39.9mm,-149.4mm) on Top Layer And Pad PATC-4(41mm,-149.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATE-1(56.07mm,-165.3mm) on Top Layer And Pad PATE-2(56.07mm,-166.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATE-3(57.9mm,-166.4mm) on Top Layer And Pad PATE-4(57.9mm,-165.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATL-1(172.17mm,-278.8mm) on Top Layer And Pad PATL-2(172.17mm,-279.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATL-3(174mm,-279.9mm) on Top Layer And Pad PATL-4(174mm,-278.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATQ-1(210.63mm,-36.2mm) on Top Layer And Pad PATQ-2(210.63mm,-35.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PATQ-3(208.8mm,-35.1mm) on Top Layer And Pad PATQ-4(208.8mm,-36.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAUN-1(113.27mm,-230.7mm) on Top Layer And Pad PAUN-2(113.27mm,-231.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAUN-3(115.1mm,-231.8mm) on Top Layer And Pad PAUN-4(115.1mm,-230.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAVA-1(22.87mm,-280.8mm) on Top Layer And Pad PAVA-2(22.87mm,-281.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAVA-3(24.7mm,-281.9mm) on Top Layer And Pad PAVA-4(24.7mm,-280.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAVL-1(105.63mm,-99.1mm) on Top Layer And Pad PAVL-2(105.63mm,-98mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAVL-3(103.8mm,-98mm) on Top Layer And Pad PAVL-4(103.8mm,-99.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWM-1(88.2mm,-194.87mm) on Top Layer And Pad PAWM-2(87.1mm,-194.87mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWM-3(87.1mm,-196.7mm) on Top Layer And Pad PAWM-4(88.2mm,-196.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWN-1(122.1mm,-108.77mm) on Top Layer And Pad PAWN-2(121mm,-108.77mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PAWN-3(121mm,-110.6mm) on Top Layer And Pad PAWN-4(122.1mm,-110.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFEL-1(102.3mm,-202mm) on Top Layer And Pad PFEL-2(101.2mm,-202mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFEL-3(101.2mm,-203.83mm) on Top Layer And Pad PFEL-4(102.3mm,-203.83mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFKT-1(56.1mm,-161.47mm) on Top Layer And Pad PFKT-2(55mm,-161.47mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFKT-3(55mm,-163.3mm) on Top Layer And Pad PFKT-4(56.1mm,-163.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFSH-1(111.67mm,-215.3mm) on Top Layer And Pad PFSH-2(111.67mm,-216.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PFSH-3(113.5mm,-216.4mm) on Top Layer And Pad PFSH-4(113.5mm,-215.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PPIZ-1(144.23mm,-42.5mm) on Top Layer And Pad PPIZ-2(144.23mm,-41.4mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad PPIZ-3(142.4mm,-41.4mm) on Top Layer And Pad PPIZ-4(142.4mm,-42.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R1-1(212.9mm,-195.5mm) on Bottom Layer And Pad R1-2(212.9mm,-197mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R2-1(209.9mm,-195.5mm) on Bottom Layer And Pad R2-2(209.9mm,-197mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-1(259.7mm,-73.25mm) on Bottom Layer And Pad U1-2(259.7mm,-73.9mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-10(254.1mm,-75.85mm) on Bottom Layer And Pad U1-11(254.1mm,-75.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-10(254.1mm,-75.85mm) on Bottom Layer And Pad U1-9(254.1mm,-76.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-11(254.1mm,-75.2mm) on Bottom Layer And Pad U1-12(254.1mm,-74.55mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-12(254.1mm,-74.55mm) on Bottom Layer And Pad U1-13(254.1mm,-73.9mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-13(254.1mm,-73.9mm) on Bottom Layer And Pad U1-14(254.1mm,-73.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-2(259.7mm,-73.9mm) on Bottom Layer And Pad U1-3(259.7mm,-74.55mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-3(259.7mm,-74.55mm) on Bottom Layer And Pad U1-4(259.7mm,-75.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-4(259.7mm,-75.2mm) on Bottom Layer And Pad U1-5(259.7mm,-75.85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-5(259.7mm,-75.85mm) on Bottom Layer And Pad U1-6(259.7mm,-76.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-6(259.7mm,-76.5mm) on Bottom Layer And Pad U1-7(259.7mm,-77.15mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-8(254.1mm,-77.15mm) on Bottom Layer And Pad U1-9(254.1mm,-76.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Pad USB-C1-2(207.028mm,-203.224mm) on Multi-Layer And Pad USB-C1-MountHole2(208.338mm,-203.784mm) on Multi-Layer [Top Solder] Mask Sliver [0.208mm] / [Bottom Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad USB-C1-A4B9(214.038mm,-202.639mm) on Bottom Layer And Pad USB-C1-MountHole1(214.838mm,-203.784mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad USB-C1-B4A9(209.238mm,-202.639mm) on Bottom Layer And Pad USB-C1-MountHole2(208.338mm,-203.784mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad VFR-1(44.7mm,-21.1mm) on Top Layer And Pad VFR-2(43.6mm,-21.1mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad VFR-3(43.6mm,-22.93mm) on Top Layer And Pad VFR-4(44.7mm,-22.93mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
Rule Violations :150

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (101.593mm,-55.261mm) on Top Overlay And Pad PALU-1(101mm,-55.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (102.893mm,-201.391mm) on Top Overlay And Pad PFEL-1(102.3mm,-202mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (106.239mm,-99.693mm) on Top Overlay And Pad PAVL-1(105.63mm,-99.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (110.176mm,-271.657mm) on Top Overlay And Pad PANV-1(110.785mm,-272.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (110.693mm,-155.261mm) on Top Overlay And Pad PADE-1(110.1mm,-155.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (111.061mm,-214.707mm) on Top Overlay And Pad PFSH-1(111.67mm,-215.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (111.561mm,-287.607mm) on Top Overlay And Pad PAHC-1(112.17mm,-288.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (112.661mm,-230.107mm) on Top Overlay And Pad PAUN-1(113.27mm,-230.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (117.661mm,-196.707mm) on Top Overlay And Pad PAKK-1(118.27mm,-197.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (118.961mm,-272.807mm) on Top Overlay And Pad PAHX-1(119.57mm,-273.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (121.093mm,-130.261mm) on Top Overlay And Pad PAOT-1(120.5mm,-130.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (122.693mm,-108.161mm) on Top Overlay And Pad PAWN-1(122.1mm,-108.77mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (125.539mm,-96.693mm) on Top Overlay And Pad PADG-1(124.93mm,-96.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (129.893mm,-164.361mm) on Top Overlay And Pad PABL-1(129.3mm,-164.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (144.061mm,-225.807mm) on Top Overlay And Pad PAKV-1(144.67mm,-226.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (144.839mm,-43.093mm) on Top Overlay And Pad PPIZ-1(144.23mm,-42.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (147.439mm,-138.793mm) on Top Overlay And Pad PAIK-1(146.83mm,-138.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (149.793mm,-149.761mm) on Top Overlay And Pad PASK-1(149.2mm,-150.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (156.861mm,-214.307mm) on Top Overlay And Pad PANU-1(157.47mm,-214.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (170.861mm,-218.307mm) on Top Overlay And Pad PAGA-1(171.47mm,-218.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (171.561mm,-278.207mm) on Top Overlay And Pad PATL-1(172.17mm,-278.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (177.861mm,-278.307mm) on Top Overlay And Pad PAMC-1(178.47mm,-278.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (180.439mm,-142.893mm) on Top Overlay And Pad PAFM-1(179.83mm,-142.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (185.007mm,-151.609mm) on Top Overlay And Pad PAGH-1(185.6mm,-151mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (185.907mm,-192.639mm) on Top Overlay And Pad PAHL-1(186.5mm,-192.03mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (190.861mm,-223.307mm) on Top Overlay And Pad PARY-1(191.47mm,-223.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (195.561mm,-280.307mm) on Top Overlay And Pad PAFS-1(196.17mm,-280.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (20.261mm,-270.607mm) on Top Overlay And Pad PACZ-1(20.87mm,-271.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (211.239mm,-36.793mm) on Top Overlay And Pad PATQ-1(210.63mm,-36.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (22.261mm,-280.207mm) on Top Overlay And Pad PAVA-1(22.87mm,-280.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (222.061mm,-187.207mm) on Top Overlay And Pad PAIM-1(222.67mm,-187.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (224.409mm,-11.993mm) on Top Overlay And Pad PABR-1(223.8mm,-11.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (229.061mm,-257.507mm) on Top Overlay And Pad PAMH-1(229.67mm,-258.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (237.791mm,-217.107mm) on Top Overlay And Pad PATA-1(238.4mm,-217.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (254.507mm,-165.739mm) on Top Overlay And Pad PABT-1(255.1mm,-165.13mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (258.207mm,-125.309mm) on Top Overlay And Pad PAKP-1(258.8mm,-124.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (26.261mm,-271.507mm) on Top Overlay And Pad PACM-1(26.87mm,-272.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (265.307mm,-170.439mm) on Top Overlay And Pad PAPR-1(265.9mm,-169.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (273.007mm,-156.839mm) on Top Overlay And Pad PACX-1(273.6mm,-156.23mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (276.291mm,-242.807mm) on Top Overlay And Pad PANN-1(276.9mm,-243.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (276.361mm,-269.007mm) on Top Overlay And Pad PAIN-1(276.97mm,-269.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (279.539mm,-58.593mm) on Top Overlay And Pad PAQT-1(278.93mm,-58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (282.739mm,-52.593mm) on Top Overlay And Pad PALP-1(282.13mm,-52mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (286.507mm,-117.409mm) on Top Overlay And Pad PAGB-1(287.1mm,-116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (293.207mm,-237.439mm) on Top Overlay And Pad PAFA-1(293.8mm,-236.83mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (294.139mm,-56.993mm) on Top Overlay And Pad PAKU-1(293.53mm,-56.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (297.207mm,-238.639mm) on Top Overlay And Pad PAFB-1(297.8mm,-238.03mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (38.993mm,-144.261mm) on Top Overlay And Pad PAIW-1(38.4mm,-144.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (41.593mm,-146.961mm) on Top Overlay And Pad PATC-1(41mm,-147.57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-20.491mm) on Top Overlay And Pad VFR-1(44.7mm,-21.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-28.961mm) on Top Overlay And Pad MVFR-1(44.7mm,-29.57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-37.361mm) on Top Overlay And Pad IFR-1(44.7mm,-37.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-45.861mm) on Top Overlay And Pad LIFR-1(44.7mm,-46.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (45.293mm,-54.361mm) on Top Overlay And Pad INVALID-1(44.7mm,-54.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (55.461mm,-164.707mm) on Top Overlay And Pad PATE-1(56.07mm,-165.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (55.491mm,-273.507mm) on Top Overlay And Pad PAMO-1(56.1mm,-274.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (56.693mm,-160.861mm) on Top Overlay And Pad PFKT-1(56.1mm,-161.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (60.593mm,-190.861mm) on Top Overlay And Pad PAOM-1(60mm,-191.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (60.861mm,-275.807mm) on Top Overlay And Pad PASM-1(61.47mm,-276.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (72.093mm,-135.061mm) on Top Overlay And Pad PASH-1(71.5mm,-135.67mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (76.761mm,-288.407mm) on Top Overlay And Pad PADM-1(77.37mm,-289mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (86.061mm,-294.307mm) on Top Overlay And Pad PARS-1(86.67mm,-294.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (87.593mm,-68.361mm) on Top Overlay And Pad PAPO-1(87mm,-68.97mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (88.793mm,-194.261mm) on Top Overlay And Pad PAWM-1(88.2mm,-194.87mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (92.993mm,-200.661mm) on Top Overlay And Pad PAGL-1(92.4mm,-201.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (94.393mm,-236.661mm) on Top Overlay And Pad PAMK-1(93.8mm,-237.27mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-1(155.08mm,-257.31mm) on Bottom Layer And Track (153.325mm,-258mm)(154.3mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad Connector In1-1(155.08mm,-257.31mm) on Bottom Layer And Track (155.9mm,-258mm)(156.5mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad Connector In1-10(144.92mm,-262.69mm) on Bottom Layer And Track (143.5mm,-262mm)(144.15mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-10(144.92mm,-262.69mm) on Bottom Layer And Track (145.7mm,-262mm)(146.675mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-2(152.54mm,-257.31mm) on Bottom Layer And Track (150.775mm,-258mm)(151.75mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-2(152.54mm,-257.31mm) on Bottom Layer And Track (153.325mm,-258mm)(154.3mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-3(150mm,-257.31mm) on Bottom Layer And Track (148.25mm,-258mm)(149.225mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-3(150mm,-257.31mm) on Bottom Layer And Track (150.775mm,-258mm)(151.75mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-4(147.46mm,-257.31mm) on Bottom Layer And Track (145.7mm,-258mm)(146.675mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-4(147.46mm,-257.31mm) on Bottom Layer And Track (148.25mm,-258mm)(149.225mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector In1-5(144.92mm,-257.31mm) on Bottom Layer And Track (143.5mm,-258mm)(144.125mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-5(144.92mm,-257.31mm) on Bottom Layer And Track (145.7mm,-258mm)(146.675mm,-258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector In1-6(155.08mm,-262.69mm) on Bottom Layer And Track (153.325mm,-262mm)(154.3mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector In1-6(155.08mm,-262.69mm) on Bottom Layer And Track (155.875mm,-262mm)(156.5mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-7(152.54mm,-262.69mm) on Bottom Layer And Track (150.775mm,-262mm)(151.75mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-7(152.54mm,-262.69mm) on Bottom Layer And Track (153.325mm,-262mm)(154.3mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-8(150mm,-262.69mm) on Bottom Layer And Track (148.25mm,-262mm)(149.225mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector In1-8(150mm,-262.69mm) on Bottom Layer And Track (150.775mm,-262mm)(151.75mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector In1-9(147.46mm,-262.69mm) on Bottom Layer And Track (145.7mm,-262mm)(146.675mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector In1-9(147.46mm,-262.69mm) on Bottom Layer And Track (148.25mm,-262mm)(149.225mm,-262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad Connector Out1-1(257.31mm,-144.92mm) on Bottom Layer And Track (258mm,-144.1mm)(258mm,-143.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-1(257.31mm,-144.92mm) on Bottom Layer And Track (258mm,-146.675mm)(258mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-10(262.69mm,-155.08mm) on Bottom Layer And Track (262mm,-154.3mm)(262mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad Connector Out1-10(262.69mm,-155.08mm) on Bottom Layer And Track (262mm,-156.5mm)(262mm,-155.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-2(257.31mm,-147.46mm) on Bottom Layer And Track (258mm,-146.675mm)(258mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-2(257.31mm,-147.46mm) on Bottom Layer And Track (258mm,-149.225mm)(258mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-3(257.31mm,-150mm) on Bottom Layer And Track (258mm,-149.225mm)(258mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-3(257.31mm,-150mm) on Bottom Layer And Track (258mm,-151.75mm)(258mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-4(257.31mm,-152.54mm) on Bottom Layer And Track (258mm,-151.75mm)(258mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-4(257.31mm,-152.54mm) on Bottom Layer And Track (258mm,-154.3mm)(258mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-5(257.31mm,-155.08mm) on Bottom Layer And Track (258mm,-154.3mm)(258mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector Out1-5(257.31mm,-155.08mm) on Bottom Layer And Track (258mm,-156.5mm)(258mm,-155.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad Connector Out1-6(262.69mm,-144.92mm) on Bottom Layer And Track (262mm,-144.125mm)(262mm,-143.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad Connector Out1-6(262.69mm,-144.92mm) on Bottom Layer And Track (262mm,-146.675mm)(262mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-7(262.69mm,-147.46mm) on Bottom Layer And Track (262mm,-146.675mm)(262mm,-145.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-7(262.69mm,-147.46mm) on Bottom Layer And Track (262mm,-149.225mm)(262mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-8(262.69mm,-150mm) on Bottom Layer And Track (262mm,-149.225mm)(262mm,-148.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Connector Out1-8(262.69mm,-150mm) on Bottom Layer And Track (262mm,-151.75mm)(262mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Connector Out1-9(262.69mm,-152.54mm) on Bottom Layer And Track (262mm,-151.75mm)(262mm,-150.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Connector Out1-9(262.69mm,-152.54mm) on Bottom Layer And Track (262mm,-154.3mm)(262mm,-153.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-1(215.4mm,-119.87mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-10(212.86mm,-130.03mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-11(215.4mm,-132.57mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-12(212.86mm,-132.57mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-13(215.4mm,-135.11mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-14(212.86mm,-135.11mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-15(215.4mm,-137.65mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-16(212.86mm,-137.65mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-17(215.4mm,-140.19mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-18(212.86mm,-140.19mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-19(215.4mm,-142.73mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-2(212.86mm,-119.87mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-20(212.86mm,-142.73mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-21(215.4mm,-145.27mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-22(212.86mm,-145.27mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-23(215.4mm,-147.81mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-24(212.86mm,-147.81mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-25(215.4mm,-150.35mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-26(212.86mm,-150.35mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-27(215.4mm,-152.89mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-28(212.86mm,-152.89mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-29(215.4mm,-155.43mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-3(215.4mm,-122.41mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-30(212.86mm,-155.43mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-31(215.4mm,-157.97mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-32(212.86mm,-157.97mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-33(215.4mm,-160.51mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-34(212.86mm,-160.51mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-35(215.4mm,-163.05mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-36(212.86mm,-163.05mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-37(215.4mm,-165.59mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-38(212.86mm,-165.59mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-39(215.4mm,-168.13mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-4(212.86mm,-122.41mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-40(212.86mm,-168.13mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-5(215.4mm,-124.95mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-6(212.86mm,-124.95mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-7(215.4mm,-127.49mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad CPU Con1-8(212.86mm,-127.49mm) on Multi-Layer And Track (211.65mm,-169.37mm)(211.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad CPU Con1-9(215.4mm,-130.03mm) on Multi-Layer And Track (216.65mm,-169.37mm)(216.65mm,-118.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-1(207mm,-119.87mm) on Bottom Layer And Track (206.79mm,-119.129mm)(206.79mm,-118.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-1(207mm,-119.87mm) on Bottom Layer And Track (206.79mm,-121.669mm)(206.79mm,-120.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-10(207mm,-142.73mm) on Bottom Layer And Track (206.79mm,-141.989mm)(206.79mm,-140.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-10(207mm,-142.73mm) on Bottom Layer And Track (206.79mm,-144.529mm)(206.79mm,-143.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-11(207mm,-145.27mm) on Bottom Layer And Track (206.79mm,-144.529mm)(206.79mm,-143.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-11(207mm,-145.27mm) on Bottom Layer And Track (206.79mm,-147.069mm)(206.79mm,-146.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-12(207mm,-147.81mm) on Bottom Layer And Track (206.79mm,-147.069mm)(206.79mm,-146.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-12(207mm,-147.81mm) on Bottom Layer And Track (206.79mm,-149.609mm)(206.79mm,-148.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-13(207mm,-150.35mm) on Bottom Layer And Track (206.79mm,-149.609mm)(206.79mm,-148.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-13(207mm,-150.35mm) on Bottom Layer And Track (206.79mm,-152.149mm)(206.79mm,-151.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-14(207mm,-152.89mm) on Bottom Layer And Track (206.79mm,-152.149mm)(206.79mm,-151.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-14(207mm,-152.89mm) on Bottom Layer And Track (206.79mm,-154.689mm)(206.79mm,-153.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-15(207mm,-155.43mm) on Bottom Layer And Track (206.79mm,-154.689mm)(206.79mm,-153.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-15(207mm,-155.43mm) on Bottom Layer And Track (206.79mm,-157.229mm)(206.79mm,-156.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-16(207mm,-157.97mm) on Bottom Layer And Track (206.79mm,-157.229mm)(206.79mm,-156.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-16(207mm,-157.97mm) on Bottom Layer And Track (206.79mm,-159.769mm)(206.79mm,-158.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-17(207mm,-160.51mm) on Bottom Layer And Track (206.79mm,-159.769mm)(206.79mm,-158.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-17(207mm,-160.51mm) on Bottom Layer And Track (206.79mm,-162.309mm)(206.79mm,-161.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-18(207mm,-163.05mm) on Bottom Layer And Track (206.79mm,-162.309mm)(206.79mm,-161.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-18(207mm,-163.05mm) on Bottom Layer And Track (206.79mm,-164.849mm)(206.79mm,-163.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-19(207mm,-165.59mm) on Bottom Layer And Track (206.79mm,-164.849mm)(206.79mm,-163.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-19(207mm,-165.59mm) on Bottom Layer And Track (206.79mm,-167.389mm)(206.79mm,-166.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-2(207mm,-122.41mm) on Bottom Layer And Track (206.79mm,-121.669mm)(206.79mm,-120.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-2(207mm,-122.41mm) on Bottom Layer And Track (206.79mm,-124.209mm)(206.79mm,-123.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-20(207mm,-168.13mm) on Bottom Layer And Track (206.79mm,-167.389mm)(206.79mm,-166.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-20(207mm,-168.13mm) on Bottom Layer And Track (206.79mm,-169.6mm)(206.79mm,-168.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-21(201.5mm,-119.87mm) on Bottom Layer And Track (201.71mm,-119.129mm)(201.71mm,-118.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-21(201.5mm,-119.87mm) on Bottom Layer And Track (201.71mm,-121.669mm)(201.71mm,-120.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-22(201.5mm,-122.41mm) on Bottom Layer And Track (201.71mm,-121.669mm)(201.71mm,-120.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-22(201.5mm,-122.41mm) on Bottom Layer And Track (201.71mm,-124.209mm)(201.71mm,-123.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-23(201.5mm,-124.95mm) on Bottom Layer And Track (201.71mm,-124.209mm)(201.71mm,-123.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-23(201.5mm,-124.95mm) on Bottom Layer And Track (201.71mm,-126.749mm)(201.71mm,-125.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-24(201.5mm,-127.49mm) on Bottom Layer And Track (201.71mm,-126.749mm)(201.71mm,-125.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-24(201.5mm,-127.49mm) on Bottom Layer And Track (201.71mm,-129.289mm)(201.71mm,-128.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-25(201.5mm,-130.03mm) on Bottom Layer And Track (201.71mm,-129.289mm)(201.71mm,-128.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-25(201.5mm,-130.03mm) on Bottom Layer And Track (201.71mm,-131.829mm)(201.71mm,-130.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-26(201.5mm,-132.57mm) on Bottom Layer And Track (201.71mm,-131.829mm)(201.71mm,-130.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-26(201.5mm,-132.57mm) on Bottom Layer And Track (201.71mm,-134.369mm)(201.71mm,-133.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-27(201.5mm,-135.11mm) on Bottom Layer And Track (201.71mm,-134.369mm)(201.71mm,-133.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-27(201.5mm,-135.11mm) on Bottom Layer And Track (201.71mm,-136.909mm)(201.71mm,-135.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-28(201.5mm,-137.65mm) on Bottom Layer And Track (201.71mm,-136.909mm)(201.71mm,-135.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-28(201.5mm,-137.65mm) on Bottom Layer And Track (201.71mm,-139.449mm)(201.71mm,-138.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-29(201.5mm,-140.19mm) on Bottom Layer And Track (201.71mm,-139.449mm)(201.71mm,-138.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-29(201.5mm,-140.19mm) on Bottom Layer And Track (201.71mm,-141.989mm)(201.71mm,-140.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-3(207mm,-124.95mm) on Bottom Layer And Track (206.79mm,-124.209mm)(206.79mm,-123.151mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-3(207mm,-124.95mm) on Bottom Layer And Track (206.79mm,-126.749mm)(206.79mm,-125.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-30(201.5mm,-142.73mm) on Bottom Layer And Track (201.71mm,-141.989mm)(201.71mm,-140.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-30(201.5mm,-142.73mm) on Bottom Layer And Track (201.71mm,-144.529mm)(201.71mm,-143.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-31(201.5mm,-145.27mm) on Bottom Layer And Track (201.71mm,-144.529mm)(201.71mm,-143.471mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-31(201.5mm,-145.27mm) on Bottom Layer And Track (201.71mm,-147.069mm)(201.71mm,-146.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-32(201.5mm,-147.81mm) on Bottom Layer And Track (201.71mm,-147.069mm)(201.71mm,-146.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-32(201.5mm,-147.81mm) on Bottom Layer And Track (201.71mm,-149.609mm)(201.71mm,-148.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-33(201.5mm,-150.35mm) on Bottom Layer And Track (201.71mm,-149.609mm)(201.71mm,-148.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-33(201.5mm,-150.35mm) on Bottom Layer And Track (201.71mm,-152.149mm)(201.71mm,-151.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-34(201.5mm,-152.89mm) on Bottom Layer And Track (201.71mm,-152.149mm)(201.71mm,-151.091mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-34(201.5mm,-152.89mm) on Bottom Layer And Track (201.71mm,-154.689mm)(201.71mm,-153.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-35(201.5mm,-155.43mm) on Bottom Layer And Track (201.71mm,-154.689mm)(201.71mm,-153.631mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-35(201.5mm,-155.43mm) on Bottom Layer And Track (201.71mm,-157.229mm)(201.71mm,-156.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-36(201.5mm,-157.97mm) on Bottom Layer And Track (201.71mm,-157.229mm)(201.71mm,-156.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-36(201.5mm,-157.97mm) on Bottom Layer And Track (201.71mm,-159.769mm)(201.71mm,-158.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-37(201.5mm,-160.51mm) on Bottom Layer And Track (201.71mm,-159.769mm)(201.71mm,-158.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-37(201.5mm,-160.51mm) on Bottom Layer And Track (201.71mm,-162.309mm)(201.71mm,-161.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-38(201.5mm,-163.05mm) on Bottom Layer And Track (201.71mm,-162.309mm)(201.71mm,-161.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-38(201.5mm,-163.05mm) on Bottom Layer And Track (201.71mm,-164.849mm)(201.71mm,-163.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-39(201.5mm,-165.59mm) on Bottom Layer And Track (201.71mm,-164.849mm)(201.71mm,-163.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-39(201.5mm,-165.59mm) on Bottom Layer And Track (201.71mm,-167.389mm)(201.71mm,-166.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-4(207mm,-127.49mm) on Bottom Layer And Track (206.79mm,-126.749mm)(206.79mm,-125.691mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-4(207mm,-127.49mm) on Bottom Layer And Track (206.79mm,-129.289mm)(206.79mm,-128.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-40(201.5mm,-168.13mm) on Bottom Layer And Track (201.71mm,-167.389mm)(201.71mm,-166.331mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-40(201.5mm,-168.13mm) on Bottom Layer And Track (201.71mm,-169.6mm)(201.71mm,-168.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-5(207mm,-130.03mm) on Bottom Layer And Track (206.79mm,-129.289mm)(206.79mm,-128.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-5(207mm,-130.03mm) on Bottom Layer And Track (206.79mm,-131.829mm)(206.79mm,-130.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-6(207mm,-132.57mm) on Bottom Layer And Track (206.79mm,-131.829mm)(206.79mm,-130.771mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-6(207mm,-132.57mm) on Bottom Layer And Track (206.79mm,-134.369mm)(206.79mm,-133.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-7(207mm,-135.11mm) on Bottom Layer And Track (206.79mm,-134.369mm)(206.79mm,-133.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-7(207mm,-135.11mm) on Bottom Layer And Track (206.79mm,-136.909mm)(206.79mm,-135.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-8(207mm,-137.65mm) on Bottom Layer And Track (206.79mm,-136.909mm)(206.79mm,-135.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-8(207mm,-137.65mm) on Bottom Layer And Track (206.79mm,-139.449mm)(206.79mm,-138.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-9(207mm,-140.19mm) on Bottom Layer And Track (206.79mm,-139.449mm)(206.79mm,-138.391mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CPU-Con1-9(207mm,-140.19mm) on Bottom Layer And Track (206.79mm,-141.989mm)(206.79mm,-140.931mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad IFR-1(44.7mm,-37.97mm) on Top Layer And Track (43.134mm,-38.631mm)(45.166mm,-38.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad IFR-2(43.6mm,-37.97mm) on Top Layer And Track (43.134mm,-38.631mm)(45.166mm,-38.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad INVALID-1(44.7mm,-54.97mm) on Top Layer And Track (43.134mm,-55.631mm)(45.166mm,-55.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad INVALID-2(43.6mm,-54.97mm) on Top Layer And Track (43.134mm,-55.631mm)(45.166mm,-55.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad LIFR-1(44.7mm,-46.47mm) on Top Layer And Track (43.134mm,-47.131mm)(45.166mm,-47.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad LIFR-2(43.6mm,-46.47mm) on Top Layer And Track (43.134mm,-47.131mm)(45.166mm,-47.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad MVFR-1(44.7mm,-29.57mm) on Top Layer And Track (43.134mm,-30.231mm)(45.166mm,-30.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad MVFR-2(43.6mm,-29.57mm) on Top Layer And Track (43.134mm,-30.231mm)(45.166mm,-30.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABL-1(129.3mm,-164.97mm) on Top Layer And Track (127.734mm,-165.631mm)(129.766mm,-165.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABL-2(128.2mm,-164.97mm) on Top Layer And Track (127.734mm,-165.631mm)(129.766mm,-165.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABR-1(223.8mm,-11.4mm) on Top Layer And Track (223.139mm,-11.866mm)(223.139mm,-9.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABR-2(223.8mm,-10.3mm) on Top Layer And Track (223.139mm,-11.866mm)(223.139mm,-9.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABT-1(255.1mm,-165.13mm) on Top Layer And Track (254.634mm,-164.469mm)(256.666mm,-164.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PABT-2(256.2mm,-165.13mm) on Top Layer And Track (254.634mm,-164.469mm)(256.666mm,-164.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PACM-1(26.87mm,-272.1mm) on Top Layer And Track (27.531mm,-273.666mm)(27.531mm,-271.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PACM-2(26.87mm,-273.2mm) on Top Layer And Track (27.531mm,-273.666mm)(27.531mm,-271.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PACX-1(273.6mm,-156.23mm) on Top Layer And Track (273.134mm,-155.569mm)(275.166mm,-155.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PACX-2(274.7mm,-156.23mm) on Top Layer And Track (273.134mm,-155.569mm)(275.166mm,-155.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PACZ-1(20.87mm,-271.2mm) on Top Layer And Track (21.531mm,-272.766mm)(21.531mm,-270.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PACZ-2(20.87mm,-272.3mm) on Top Layer And Track (21.531mm,-272.766mm)(21.531mm,-270.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADE-1(110.1mm,-155.87mm) on Top Layer And Track (108.534mm,-156.531mm)(110.566mm,-156.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADE-2(109mm,-155.87mm) on Top Layer And Track (108.534mm,-156.531mm)(110.566mm,-156.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADG-1(124.93mm,-96.1mm) on Top Layer And Track (124.269mm,-96.566mm)(124.269mm,-94.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADG-2(124.93mm,-95mm) on Top Layer And Track (124.269mm,-96.566mm)(124.269mm,-94.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADM-1(77.37mm,-289mm) on Top Layer And Track (78.031mm,-290.566mm)(78.031mm,-288.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PADM-2(77.37mm,-290.1mm) on Top Layer And Track (78.031mm,-290.566mm)(78.031mm,-288.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFA-1(293.8mm,-236.83mm) on Top Layer And Track (293.334mm,-236.169mm)(295.366mm,-236.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFA-2(294.9mm,-236.83mm) on Top Layer And Track (293.334mm,-236.169mm)(295.366mm,-236.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFB-1(297.8mm,-238.03mm) on Top Layer And Track (297.334mm,-237.369mm)(299.366mm,-237.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFB-2(298.9mm,-238.03mm) on Top Layer And Track (297.334mm,-237.369mm)(299.366mm,-237.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFM-1(179.83mm,-142.3mm) on Top Layer And Track (179.169mm,-142.766mm)(179.169mm,-140.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFM-2(179.83mm,-141.2mm) on Top Layer And Track (179.169mm,-142.766mm)(179.169mm,-140.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFS-1(196.17mm,-280.9mm) on Top Layer And Track (196.831mm,-282.466mm)(196.831mm,-280.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAFS-2(196.17mm,-282mm) on Top Layer And Track (196.831mm,-282.466mm)(196.831mm,-280.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGA-1(171.47mm,-218.9mm) on Top Layer And Track (172.131mm,-220.466mm)(172.131mm,-218.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGA-2(171.47mm,-220mm) on Top Layer And Track (172.131mm,-220.466mm)(172.131mm,-218.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGB-1(287.1mm,-116.8mm) on Top Layer And Track (286.634mm,-116.139mm)(288.666mm,-116.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGB-2(288.2mm,-116.8mm) on Top Layer And Track (286.634mm,-116.139mm)(288.666mm,-116.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGH-1(185.6mm,-151mm) on Top Layer And Track (185.134mm,-150.339mm)(187.166mm,-150.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGH-2(186.7mm,-151mm) on Top Layer And Track (185.134mm,-150.339mm)(187.166mm,-150.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGL-1(92.4mm,-201.27mm) on Top Layer And Track (90.834mm,-201.931mm)(92.866mm,-201.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAGL-2(91.3mm,-201.27mm) on Top Layer And Track (90.834mm,-201.931mm)(92.866mm,-201.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHC-1(112.17mm,-288.2mm) on Top Layer And Track (112.831mm,-289.766mm)(112.831mm,-287.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHC-2(112.17mm,-289.3mm) on Top Layer And Track (112.831mm,-289.766mm)(112.831mm,-287.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHL-1(186.5mm,-192.03mm) on Top Layer And Track (186.034mm,-191.369mm)(188.066mm,-191.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHL-2(187.6mm,-192.03mm) on Top Layer And Track (186.034mm,-191.369mm)(188.066mm,-191.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHX-1(119.57mm,-273.4mm) on Top Layer And Track (120.231mm,-274.966mm)(120.231mm,-272.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAHX-2(119.57mm,-274.5mm) on Top Layer And Track (120.231mm,-274.966mm)(120.231mm,-272.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIK-1(146.83mm,-138.2mm) on Top Layer And Track (146.169mm,-138.666mm)(146.169mm,-136.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIK-2(146.83mm,-137.1mm) on Top Layer And Track (146.169mm,-138.666mm)(146.169mm,-136.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIM-1(222.67mm,-187.8mm) on Top Layer And Track (223.331mm,-189.366mm)(223.331mm,-187.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIM-2(222.67mm,-188.9mm) on Top Layer And Track (223.331mm,-189.366mm)(223.331mm,-187.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIN-1(276.97mm,-269.6mm) on Top Layer And Track (277.631mm,-271.166mm)(277.631mm,-269.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIN-2(276.97mm,-270.7mm) on Top Layer And Track (277.631mm,-271.166mm)(277.631mm,-269.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIW-1(38.4mm,-144.87mm) on Top Layer And Track (36.834mm,-145.531mm)(38.866mm,-145.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAIW-2(37.3mm,-144.87mm) on Top Layer And Track (36.834mm,-145.531mm)(38.866mm,-145.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKK-1(118.27mm,-197.3mm) on Top Layer And Track (118.931mm,-198.866mm)(118.931mm,-196.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKK-2(118.27mm,-198.4mm) on Top Layer And Track (118.931mm,-198.866mm)(118.931mm,-196.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKP-1(258.8mm,-124.7mm) on Top Layer And Track (258.334mm,-124.039mm)(260.366mm,-124.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKP-2(259.9mm,-124.7mm) on Top Layer And Track (258.334mm,-124.039mm)(260.366mm,-124.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKU-1(293.53mm,-56.4mm) on Top Layer And Track (292.869mm,-56.866mm)(292.869mm,-54.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKU-2(293.53mm,-55.3mm) on Top Layer And Track (292.869mm,-56.866mm)(292.869mm,-54.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKV-1(144.67mm,-226.4mm) on Top Layer And Track (145.331mm,-227.966mm)(145.331mm,-225.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAKV-2(144.67mm,-227.5mm) on Top Layer And Track (145.331mm,-227.966mm)(145.331mm,-225.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALP-1(282.13mm,-52mm) on Top Layer And Track (281.469mm,-52.466mm)(281.469mm,-50.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALP-2(282.13mm,-50.9mm) on Top Layer And Track (281.469mm,-52.466mm)(281.469mm,-50.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALU-1(101mm,-55.87mm) on Top Layer And Track (99.434mm,-56.531mm)(101.466mm,-56.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PALU-2(99.9mm,-55.87mm) on Top Layer And Track (99.434mm,-56.531mm)(101.466mm,-56.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMC-1(178.47mm,-278.9mm) on Top Layer And Track (179.131mm,-280.466mm)(179.131mm,-278.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMC-2(178.47mm,-280mm) on Top Layer And Track (179.131mm,-280.466mm)(179.131mm,-278.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMH-1(229.67mm,-258.1mm) on Top Layer And Track (230.331mm,-259.666mm)(230.331mm,-257.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMH-2(229.67mm,-259.2mm) on Top Layer And Track (230.331mm,-259.666mm)(230.331mm,-257.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMK-1(93.8mm,-237.27mm) on Top Layer And Track (92.234mm,-237.931mm)(94.266mm,-237.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMK-2(92.7mm,-237.27mm) on Top Layer And Track (92.234mm,-237.931mm)(94.266mm,-237.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMO-1(56.1mm,-274.1mm) on Top Layer And Track (56.761mm,-275.666mm)(56.761mm,-273.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAMO-2(56.1mm,-275.2mm) on Top Layer And Track (56.761mm,-275.666mm)(56.761mm,-273.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANN-1(276.9mm,-243.4mm) on Top Layer And Track (277.561mm,-244.966mm)(277.561mm,-242.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANN-2(276.9mm,-244.5mm) on Top Layer And Track (277.561mm,-244.966mm)(277.561mm,-242.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANU-1(157.47mm,-214.9mm) on Top Layer And Track (158.131mm,-216.466mm)(158.131mm,-214.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANU-2(157.47mm,-216mm) on Top Layer And Track (158.131mm,-216.466mm)(158.131mm,-214.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANV-1(110.785mm,-272.25mm) on Top Layer And Track (111.446mm,-273.816mm)(111.446mm,-271.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PANV-2(110.785mm,-273.35mm) on Top Layer And Track (111.446mm,-273.816mm)(111.446mm,-271.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOM-1(60mm,-191.47mm) on Top Layer And Track (58.434mm,-192.131mm)(60.466mm,-192.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOM-2(58.9mm,-191.47mm) on Top Layer And Track (58.434mm,-192.131mm)(60.466mm,-192.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOT-1(120.5mm,-130.87mm) on Top Layer And Track (118.934mm,-131.531mm)(120.966mm,-131.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAOT-2(119.4mm,-130.87mm) on Top Layer And Track (118.934mm,-131.531mm)(120.966mm,-131.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPO-1(87mm,-68.97mm) on Top Layer And Track (85.434mm,-69.631mm)(87.466mm,-69.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPO-2(85.9mm,-68.97mm) on Top Layer And Track (85.434mm,-69.631mm)(87.466mm,-69.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPR-1(265.9mm,-169.83mm) on Top Layer And Track (265.434mm,-169.169mm)(267.466mm,-169.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAPR-2(267mm,-169.83mm) on Top Layer And Track (265.434mm,-169.169mm)(267.466mm,-169.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAQT-1(278.93mm,-58mm) on Top Layer And Track (278.269mm,-58.466mm)(278.269mm,-56.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAQT-2(278.93mm,-56.9mm) on Top Layer And Track (278.269mm,-58.466mm)(278.269mm,-56.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PARS-1(86.67mm,-294.9mm) on Top Layer And Track (87.331mm,-296.466mm)(87.331mm,-294.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PARS-2(86.67mm,-296mm) on Top Layer And Track (87.331mm,-296.466mm)(87.331mm,-294.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PARY-1(191.47mm,-223.9mm) on Top Layer And Track (192.131mm,-225.466mm)(192.131mm,-223.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PARY-2(191.47mm,-225mm) on Top Layer And Track (192.131mm,-225.466mm)(192.131mm,-223.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASH-1(71.5mm,-135.67mm) on Top Layer And Track (69.934mm,-136.331mm)(71.966mm,-136.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASH-2(70.4mm,-135.67mm) on Top Layer And Track (69.934mm,-136.331mm)(71.966mm,-136.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASK-1(149.2mm,-150.37mm) on Top Layer And Track (147.634mm,-151.031mm)(149.666mm,-151.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASK-2(148.1mm,-150.37mm) on Top Layer And Track (147.634mm,-151.031mm)(149.666mm,-151.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASM-1(61.47mm,-276.4mm) on Top Layer And Track (62.131mm,-277.966mm)(62.131mm,-275.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PASM-2(61.47mm,-277.5mm) on Top Layer And Track (62.131mm,-277.966mm)(62.131mm,-275.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATA-1(238.4mm,-217.7mm) on Top Layer And Track (239.061mm,-219.266mm)(239.061mm,-217.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATA-2(238.4mm,-218.8mm) on Top Layer And Track (239.061mm,-219.266mm)(239.061mm,-217.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATC-1(41mm,-147.57mm) on Top Layer And Track (39.434mm,-148.231mm)(41.466mm,-148.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATC-2(39.9mm,-147.57mm) on Top Layer And Track (39.434mm,-148.231mm)(41.466mm,-148.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATE-1(56.07mm,-165.3mm) on Top Layer And Track (56.731mm,-166.866mm)(56.731mm,-164.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATE-2(56.07mm,-166.4mm) on Top Layer And Track (56.731mm,-166.866mm)(56.731mm,-164.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATL-1(172.17mm,-278.8mm) on Top Layer And Track (172.831mm,-280.366mm)(172.831mm,-278.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATL-2(172.17mm,-279.9mm) on Top Layer And Track (172.831mm,-280.366mm)(172.831mm,-278.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATQ-1(210.63mm,-36.2mm) on Top Layer And Track (209.969mm,-36.666mm)(209.969mm,-34.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PATQ-2(210.63mm,-35.1mm) on Top Layer And Track (209.969mm,-36.666mm)(209.969mm,-34.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAUN-1(113.27mm,-230.7mm) on Top Layer And Track (113.931mm,-232.266mm)(113.931mm,-230.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAUN-2(113.27mm,-231.8mm) on Top Layer And Track (113.931mm,-232.266mm)(113.931mm,-230.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAVA-1(22.87mm,-280.8mm) on Top Layer And Track (23.531mm,-282.366mm)(23.531mm,-280.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAVA-2(22.87mm,-281.9mm) on Top Layer And Track (23.531mm,-282.366mm)(23.531mm,-280.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAVL-1(105.63mm,-99.1mm) on Top Layer And Track (104.969mm,-99.566mm)(104.969mm,-97.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAVL-2(105.63mm,-98mm) on Top Layer And Track (104.969mm,-99.566mm)(104.969mm,-97.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWM-1(88.2mm,-194.87mm) on Top Layer And Track (86.634mm,-195.531mm)(88.666mm,-195.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWM-2(87.1mm,-194.87mm) on Top Layer And Track (86.634mm,-195.531mm)(88.666mm,-195.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWN-1(122.1mm,-108.77mm) on Top Layer And Track (120.534mm,-109.431mm)(122.566mm,-109.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PAWN-2(121mm,-108.77mm) on Top Layer And Track (120.534mm,-109.431mm)(122.566mm,-109.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFEL-1(102.3mm,-202mm) on Top Layer And Track (100.734mm,-202.661mm)(102.766mm,-202.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFEL-2(101.2mm,-202mm) on Top Layer And Track (100.734mm,-202.661mm)(102.766mm,-202.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFKT-1(56.1mm,-161.47mm) on Top Layer And Track (54.534mm,-162.131mm)(56.566mm,-162.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFKT-2(55mm,-161.47mm) on Top Layer And Track (54.534mm,-162.131mm)(56.566mm,-162.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFSH-1(111.67mm,-215.3mm) on Top Layer And Track (112.331mm,-216.866mm)(112.331mm,-214.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PFSH-2(111.67mm,-216.4mm) on Top Layer And Track (112.331mm,-216.866mm)(112.331mm,-214.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PPIZ-1(144.23mm,-42.5mm) on Top Layer And Track (143.569mm,-42.966mm)(143.569mm,-40.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad PPIZ-2(144.23mm,-41.4mm) on Top Layer And Track (143.569mm,-42.966mm)(143.569mm,-40.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-C1-A1B12(214.838mm,-202.639mm) on Bottom Layer And Track (215.369mm,-202.378mm)(215.605mm,-202.378mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-C1-B1A12(208.438mm,-202.639mm) on Bottom Layer And Track (207.671mm,-202.378mm)(207.907mm,-202.378mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad VFR-1(44.7mm,-21.1mm) on Top Layer And Track (43.134mm,-21.761mm)(45.166mm,-21.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad VFR-2(43.6mm,-21.1mm) on Top Layer And Track (43.134mm,-21.761mm)(45.166mm,-21.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
Rule Violations :360

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 666
Waived Violations : 0
Time Elapsed        : 00:00:02