#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec  1 00:22:43 2024
# Process ID: 41004
# Current directory: C:/Users/User/Desktop/HWLAB_final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15528 C:\Users\User\Desktop\HWLAB_final_project\final_project.xpr
# Log file: C:/Users/User/Desktop/HWLAB_final_project/vivado.log
# Journal file: C:/Users/User/Desktop/HWLAB_final_project\vivado.jou
# Running On        :Macbook-SE-M16-Pepper
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13980HX
# CPU Frequency     :2419 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :16786 MB
# Swap memory       :14530 MB
# Total Virtual     :31317 MB
# Available Virtual :5935 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/HWLAB_final_project/final_project.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
launch_simulation
close_project
open_project C:/Users/User/Desktop/HWLAB_final_project/final_project.xpr
launch_simulation
source tb_uart_rx.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
close_project
open_project C:/Users/User/Desktop/HWLAB_final_project/final_project.xpr
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
synth_design -top uart_system -part xc7a35tcpg236-1 -lint 
launch_simulation
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
launch_simulation
close_project
open_project C:/Users/User/Vivado/skilltest/l5/l5.xpr
close_project
open_project C:/Users/User/Vivado/skilltest/l5/l5.xpr
launch_simulation
source ALU_tester.tcl
update_compile_order -fileset sources_1
close_sim
close_project
open_project C:/Users/User/Vivado/lab05/lab05.xpr
close_project
open_project C:/Users/User/Desktop/HWLAB_final_project/final_project.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
source tb_uart_rx.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_uart_rx.tcl
close_sim
launch_simulation
source tb_uart_rx.tcl
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/User/Desktop/HWLAB_final_project/final_project.runs/impl_1/uart_system.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/HWLAB_final_project/final_project.runs/impl_1/uart_system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
