// Seed: 842839738
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    input  wand  id_2,
    output logic id_3,
    output wire  id_4,
    input  wor   id_5
);
  wire id_7;
  initial begin
    if (~1) id_3 = 1'b0;
    else begin
      id_4 = id_0 < id_0;
    end
    id_3 <= 1;
  end
  module_0(
      id_7, id_7
  );
endmodule
module module_2 ();
  wire id_2;
  module_0(
      id_2, id_2
  );
endmodule
