###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125431   # Number of WRITE/WRITEP commands
num_reads_done                 =      1688049   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1325533   # Number of read row buffer hits
num_read_cmds                  =      1688040   # Number of READ/READP commands
num_writes_done                =       125446   # Number of read requests issued
num_write_row_hits             =        87053   # Number of write row buffer hits
num_act_cmds                   =       403740   # Number of ACT commands
num_pre_cmds                   =       403711   # Number of PRE commands
num_ondemand_pres              =       378765   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9562002   # Cyles of rank active rank.0
rank_active_cycles.1           =      9365845   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       437998   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       634155   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1688208   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        52294   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        17100   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12945   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9841   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6483   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4546   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3209   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2202   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1607   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15122   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           25   # Write cmd latency (cycles)
write_latency[40-59]           =           35   # Write cmd latency (cycles)
write_latency[60-79]           =           78   # Write cmd latency (cycles)
write_latency[80-99]           =          130   # Write cmd latency (cycles)
write_latency[100-119]         =          184   # Write cmd latency (cycles)
write_latency[120-139]         =          294   # Write cmd latency (cycles)
write_latency[140-159]         =          381   # Write cmd latency (cycles)
write_latency[160-179]         =          478   # Write cmd latency (cycles)
write_latency[180-199]         =          552   # Write cmd latency (cycles)
write_latency[200-]            =       123272   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       361297   # Read request latency (cycles)
read_latency[40-59]            =       156320   # Read request latency (cycles)
read_latency[60-79]            =       169723   # Read request latency (cycles)
read_latency[80-99]            =       107883   # Read request latency (cycles)
read_latency[100-119]          =        87568   # Read request latency (cycles)
read_latency[120-139]          =        77576   # Read request latency (cycles)
read_latency[140-159]          =        62980   # Read request latency (cycles)
read_latency[160-179]          =        53466   # Read request latency (cycles)
read_latency[180-199]          =        46971   # Read request latency (cycles)
read_latency[200-]             =       564252   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.26152e+08   # Write energy
read_energy                    =  6.80618e+09   # Read energy
act_energy                     =  1.10463e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.10239e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.04394e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96669e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84429e+09   # Active standby energy rank.1
average_read_latency           =      256.906   # Average read request latency (cycles)
average_interarrival           =      5.51402   # Average request interarrival latency (cycles)
total_energy                   =  2.15672e+10   # Total energy (pJ)
average_power                  =      2156.72   # Average power (mW)
average_bandwidth              =      15.4752   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       128093   # Number of WRITE/WRITEP commands
num_reads_done                 =      1746766   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1371268   # Number of read row buffer hits
num_read_cmds                  =      1746763   # Number of READ/READP commands
num_writes_done                =       128122   # Number of read requests issued
num_write_row_hits             =        88016   # Number of write row buffer hits
num_act_cmds                   =       418758   # Number of ACT commands
num_pre_cmds                   =       418729   # Number of PRE commands
num_ondemand_pres              =       393193   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9483828   # Cyles of rank active rank.0
rank_active_cycles.1           =      9462732   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       516172   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       537268   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1749920   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53592   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16649   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12782   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9457   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6286   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4434   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3142   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1553   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14957   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           22   # Write cmd latency (cycles)
write_latency[40-59]           =           27   # Write cmd latency (cycles)
write_latency[60-79]           =           50   # Write cmd latency (cycles)
write_latency[80-99]           =          109   # Write cmd latency (cycles)
write_latency[100-119]         =          189   # Write cmd latency (cycles)
write_latency[120-139]         =          304   # Write cmd latency (cycles)
write_latency[140-159]         =          369   # Write cmd latency (cycles)
write_latency[160-179]         =          461   # Write cmd latency (cycles)
write_latency[180-199]         =          582   # Write cmd latency (cycles)
write_latency[200-]            =       125977   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       357050   # Read request latency (cycles)
read_latency[40-59]            =       158437   # Read request latency (cycles)
read_latency[60-79]            =       175569   # Read request latency (cycles)
read_latency[80-99]            =       112765   # Read request latency (cycles)
read_latency[100-119]          =        92655   # Read request latency (cycles)
read_latency[120-139]          =        82424   # Read request latency (cycles)
read_latency[140-159]          =        65877   # Read request latency (cycles)
read_latency[160-179]          =        55787   # Read request latency (cycles)
read_latency[180-199]          =        47801   # Read request latency (cycles)
read_latency[200-]             =       598394   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   6.3944e+08   # Write energy
read_energy                    =  7.04295e+09   # Read energy
act_energy                     =  1.14572e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.47763e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.57889e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91791e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90474e+09   # Active standby energy rank.1
average_read_latency           =      268.508   # Average read request latency (cycles)
average_interarrival           =      5.33358   # Average request interarrival latency (cycles)
total_energy                   =  2.18611e+10   # Total energy (pJ)
average_power                  =      2186.11   # Average power (mW)
average_bandwidth              =       15.999   # Average bandwidth
