
LED_BLINK_INTERRUPT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cd0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003d8c  08003d8c  00004d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e14  08003e14  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003e14  08003e14  00004e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e1c  08003e1c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e1c  08003e1c  00004e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e20  08003e20  00004e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003e24  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  08003e30  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003e30  0000510c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b3b  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002368  00000000  00000000  00015b6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00017ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b57  00000000  00000000  00018d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000180c6  00000000  00000000  0001988f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011864  00000000  00000000  00031955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d9ba  00000000  00000000  000431b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0b73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003434  00000000  00000000  000e0bb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000e3fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003d74 	.word	0x08003d74

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003d74 	.word	0x08003d74

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fa86 	bl	8000b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f80e 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f90c 	bl	8000844 <MX_GPIO_Init>
  MX_TIM2_Init();
 800062c:	f000 f868 	bl	8000700 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000630:	f000 f8ba 	bl	80007a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000634:	4b02      	ldr	r3, [pc, #8]	@ (8000640 <main+0x24>)
 8000636:	0018      	movs	r0, r3
 8000638:	f001 fd66 	bl	8002108 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800063c:	46c0      	nop			@ (mov r8, r8)
 800063e:	e7fd      	b.n	800063c <main+0x20>
 8000640:	20000028 	.word	0x20000028

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b093      	sub	sp, #76	@ 0x4c
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	2410      	movs	r4, #16
 800064c:	193b      	adds	r3, r7, r4
 800064e:	0018      	movs	r0, r3
 8000650:	2338      	movs	r3, #56	@ 0x38
 8000652:	001a      	movs	r2, r3
 8000654:	2100      	movs	r1, #0
 8000656:	f003 fb61 	bl	8003d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065a:	003b      	movs	r3, r7
 800065c:	0018      	movs	r0, r3
 800065e:	2310      	movs	r3, #16
 8000660:	001a      	movs	r2, r3
 8000662:	2100      	movs	r1, #0
 8000664:	f003 fb5a 	bl	8003d1c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	0018      	movs	r0, r3
 800066e:	f000 fe2b 	bl	80012c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000672:	193b      	adds	r3, r7, r4
 8000674:	2202      	movs	r2, #2
 8000676:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000678:	193b      	adds	r3, r7, r4
 800067a:	2280      	movs	r2, #128	@ 0x80
 800067c:	0052      	lsls	r2, r2, #1
 800067e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000680:	0021      	movs	r1, r4
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2200      	movs	r2, #0
 8000686:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2240      	movs	r2, #64	@ 0x40
 800068c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2202      	movs	r2, #2
 8000692:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2202      	movs	r2, #2
 8000698:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2200      	movs	r2, #0
 800069e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2208      	movs	r2, #8
 80006a4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2280      	movs	r2, #128	@ 0x80
 80006aa:	0292      	lsls	r2, r2, #10
 80006ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	0492      	lsls	r2, r2, #18
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2280      	movs	r2, #128	@ 0x80
 80006ba:	0592      	lsls	r2, r2, #22
 80006bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006be:	187b      	adds	r3, r7, r1
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 fe4d 	bl	8001360 <HAL_RCC_OscConfig>
 80006c6:	1e03      	subs	r3, r0, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006ca:	f000 f919 	bl	8000900 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ce:	003b      	movs	r3, r7
 80006d0:	2207      	movs	r2, #7
 80006d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d4:	003b      	movs	r3, r7
 80006d6:	2202      	movs	r2, #2
 80006d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006da:	003b      	movs	r3, r7
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e0:	003b      	movs	r3, r7
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006e6:	003b      	movs	r3, r7
 80006e8:	2102      	movs	r1, #2
 80006ea:	0018      	movs	r0, r3
 80006ec:	f001 f952 	bl	8001994 <HAL_RCC_ClockConfig>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006f4:	f000 f904 	bl	8000900 <Error_Handler>
  }
}
 80006f8:	46c0      	nop			@ (mov r8, r8)
 80006fa:	46bd      	mov	sp, r7
 80006fc:	b013      	add	sp, #76	@ 0x4c
 80006fe:	bd90      	pop	{r4, r7, pc}

08000700 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b088      	sub	sp, #32
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000706:	2310      	movs	r3, #16
 8000708:	18fb      	adds	r3, r7, r3
 800070a:	0018      	movs	r0, r3
 800070c:	2310      	movs	r3, #16
 800070e:	001a      	movs	r2, r3
 8000710:	2100      	movs	r1, #0
 8000712:	f003 fb03 	bl	8003d1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	0018      	movs	r0, r3
 800071a:	230c      	movs	r3, #12
 800071c:	001a      	movs	r2, r3
 800071e:	2100      	movs	r1, #0
 8000720:	f003 fafc 	bl	8003d1c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000724:	4b1e      	ldr	r3, [pc, #120]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 8000726:	2280      	movs	r2, #128	@ 0x80
 8000728:	05d2      	lsls	r2, r2, #23
 800072a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 800072c:	4b1c      	ldr	r3, [pc, #112]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 800072e:	223f      	movs	r2, #63	@ 0x3f
 8000730:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000732:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499999;
 8000738:	4b19      	ldr	r3, [pc, #100]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 800073a:	4a1a      	ldr	r2, [pc, #104]	@ (80007a4 <MX_TIM2_Init+0xa4>)
 800073c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800073e:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000744:	4b16      	ldr	r3, [pc, #88]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 8000746:	2200      	movs	r2, #0
 8000748:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800074a:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 800074c:	0018      	movs	r0, r3
 800074e:	f001 fc83 	bl	8002058 <HAL_TIM_Base_Init>
 8000752:	1e03      	subs	r3, r0, #0
 8000754:	d001      	beq.n	800075a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000756:	f000 f8d3 	bl	8000900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800075a:	2110      	movs	r1, #16
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2280      	movs	r2, #128	@ 0x80
 8000760:	0152      	lsls	r2, r2, #5
 8000762:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000764:	187a      	adds	r2, r7, r1
 8000766:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 8000768:	0011      	movs	r1, r2
 800076a:	0018      	movs	r0, r3
 800076c:	f001 fe30 	bl	80023d0 <HAL_TIM_ConfigClockSource>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d001      	beq.n	8000778 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000774:	f000 f8c4 	bl	8000900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000784:	1d3a      	adds	r2, r7, #4
 8000786:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <MX_TIM2_Init+0xa0>)
 8000788:	0011      	movs	r1, r2
 800078a:	0018      	movs	r0, r3
 800078c:	f002 f840 	bl	8002810 <HAL_TIMEx_MasterConfigSynchronization>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000794:	f000 f8b4 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000798:	46c0      	nop			@ (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b008      	add	sp, #32
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000028 	.word	0x20000028
 80007a4:	0007a11f 	.word	0x0007a11f

080007a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007ac:	4b23      	ldr	r3, [pc, #140]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007ae:	4a24      	ldr	r2, [pc, #144]	@ (8000840 <MX_USART2_UART_Init+0x98>)
 80007b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b2:	4b22      	ldr	r3, [pc, #136]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007b4:	22e1      	movs	r2, #225	@ 0xe1
 80007b6:	0252      	lsls	r2, r2, #9
 80007b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	4b20      	ldr	r3, [pc, #128]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c0:	4b1e      	ldr	r3, [pc, #120]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c6:	4b1d      	ldr	r3, [pc, #116]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007cc:	4b1b      	ldr	r3, [pc, #108]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007ce:	220c      	movs	r2, #12
 80007d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d2:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	4b18      	ldr	r3, [pc, #96]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007de:	4b17      	ldr	r3, [pc, #92]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007e4:	4b15      	ldr	r3, [pc, #84]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ea:	4b14      	ldr	r3, [pc, #80]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f0:	4b12      	ldr	r3, [pc, #72]	@ (800083c <MX_USART2_UART_Init+0x94>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f002 f892 	bl	800291c <HAL_UART_Init>
 80007f8:	1e03      	subs	r3, r0, #0
 80007fa:	d001      	beq.n	8000800 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007fc:	f000 f880 	bl	8000900 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000800:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_USART2_UART_Init+0x94>)
 8000802:	2100      	movs	r1, #0
 8000804:	0018      	movs	r0, r3
 8000806:	f003 f9a9 	bl	8003b5c <HAL_UARTEx_SetTxFifoThreshold>
 800080a:	1e03      	subs	r3, r0, #0
 800080c:	d001      	beq.n	8000812 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800080e:	f000 f877 	bl	8000900 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000812:	4b0a      	ldr	r3, [pc, #40]	@ (800083c <MX_USART2_UART_Init+0x94>)
 8000814:	2100      	movs	r1, #0
 8000816:	0018      	movs	r0, r3
 8000818:	f003 f9e0 	bl	8003bdc <HAL_UARTEx_SetRxFifoThreshold>
 800081c:	1e03      	subs	r3, r0, #0
 800081e:	d001      	beq.n	8000824 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000820:	f000 f86e 	bl	8000900 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000824:	4b05      	ldr	r3, [pc, #20]	@ (800083c <MX_USART2_UART_Init+0x94>)
 8000826:	0018      	movs	r0, r3
 8000828:	f003 f95e 	bl	8003ae8 <HAL_UARTEx_DisableFifoMode>
 800082c:	1e03      	subs	r3, r0, #0
 800082e:	d001      	beq.n	8000834 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000830:	f000 f866 	bl	8000900 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000834:	46c0      	nop			@ (mov r8, r8)
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	20000074 	.word	0x20000074
 8000840:	40004400 	.word	0x40004400

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b089      	sub	sp, #36	@ 0x24
 8000848:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	240c      	movs	r4, #12
 800084c:	193b      	adds	r3, r7, r4
 800084e:	0018      	movs	r0, r3
 8000850:	2314      	movs	r3, #20
 8000852:	001a      	movs	r2, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f003 fa61 	bl	8003d1c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085a:	4b21      	ldr	r3, [pc, #132]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 800085c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800085e:	4b20      	ldr	r3, [pc, #128]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 8000860:	2104      	movs	r1, #4
 8000862:	430a      	orrs	r2, r1
 8000864:	635a      	str	r2, [r3, #52]	@ 0x34
 8000866:	4b1e      	ldr	r3, [pc, #120]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 8000868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800086a:	2204      	movs	r2, #4
 800086c:	4013      	ands	r3, r2
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000872:	4b1b      	ldr	r3, [pc, #108]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 8000874:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000876:	4b1a      	ldr	r3, [pc, #104]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 8000878:	2120      	movs	r1, #32
 800087a:	430a      	orrs	r2, r1
 800087c:	635a      	str	r2, [r3, #52]	@ 0x34
 800087e:	4b18      	ldr	r3, [pc, #96]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 8000880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000882:	2220      	movs	r2, #32
 8000884:	4013      	ands	r3, r2
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	4b15      	ldr	r3, [pc, #84]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 800088c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800088e:	4b14      	ldr	r3, [pc, #80]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 8000890:	2101      	movs	r1, #1
 8000892:	430a      	orrs	r2, r1
 8000894:	635a      	str	r2, [r3, #52]	@ 0x34
 8000896:	4b12      	ldr	r3, [pc, #72]	@ (80008e0 <MX_GPIO_Init+0x9c>)
 8000898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800089a:	2201      	movs	r2, #1
 800089c:	4013      	ands	r3, r2
 800089e:	603b      	str	r3, [r7, #0]
 80008a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80008a2:	23a0      	movs	r3, #160	@ 0xa0
 80008a4:	05db      	lsls	r3, r3, #23
 80008a6:	2200      	movs	r2, #0
 80008a8:	2120      	movs	r1, #32
 80008aa:	0018      	movs	r0, r3
 80008ac:	f000 fcd4 	bl	8001258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80008b0:	0021      	movs	r1, r4
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2220      	movs	r2, #32
 80008b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2201      	movs	r2, #1
 80008bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	2202      	movs	r2, #2
 80008c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 80008ca:	187a      	adds	r2, r7, r1
 80008cc:	23a0      	movs	r3, #160	@ 0xa0
 80008ce:	05db      	lsls	r3, r3, #23
 80008d0:	0011      	movs	r1, r2
 80008d2:	0018      	movs	r0, r3
 80008d4:	f000 fb5c 	bl	8000f90 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008d8:	46c0      	nop			@ (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	b009      	add	sp, #36	@ 0x24
 80008de:	bd90      	pop	{r4, r7, pc}
 80008e0:	40021000 	.word	0x40021000

080008e4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80008ec:	23a0      	movs	r3, #160	@ 0xa0
 80008ee:	05db      	lsls	r3, r3, #23
 80008f0:	2120      	movs	r1, #32
 80008f2:	0018      	movs	r0, r3
 80008f4:	f000 fccd 	bl	8001292 <HAL_GPIO_TogglePin>


}
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	b002      	add	sp, #8
 80008fe:	bd80      	pop	{r7, pc}

08000900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000904:	b672      	cpsid	i
}
 8000906:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000908:	46c0      	nop			@ (mov r8, r8)
 800090a:	e7fd      	b.n	8000908 <Error_Handler+0x8>

0800090c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000912:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <HAL_MspInit+0x44>)
 8000914:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <HAL_MspInit+0x44>)
 8000918:	2101      	movs	r1, #1
 800091a:	430a      	orrs	r2, r1
 800091c:	641a      	str	r2, [r3, #64]	@ 0x40
 800091e:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <HAL_MspInit+0x44>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000922:	2201      	movs	r2, #1
 8000924:	4013      	ands	r3, r2
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092a:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <HAL_MspInit+0x44>)
 800092c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <HAL_MspInit+0x44>)
 8000930:	2180      	movs	r1, #128	@ 0x80
 8000932:	0549      	lsls	r1, r1, #21
 8000934:	430a      	orrs	r2, r1
 8000936:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000938:	4b05      	ldr	r3, [pc, #20]	@ (8000950 <HAL_MspInit+0x44>)
 800093a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800093c:	2380      	movs	r3, #128	@ 0x80
 800093e:	055b      	lsls	r3, r3, #21
 8000940:	4013      	ands	r3, r2
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000946:	46c0      	nop			@ (mov r8, r8)
 8000948:	46bd      	mov	sp, r7
 800094a:	b002      	add	sp, #8
 800094c:	bd80      	pop	{r7, pc}
 800094e:	46c0      	nop			@ (mov r8, r8)
 8000950:	40021000 	.word	0x40021000

08000954 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	2380      	movs	r3, #128	@ 0x80
 8000962:	05db      	lsls	r3, r3, #23
 8000964:	429a      	cmp	r2, r3
 8000966:	d113      	bne.n	8000990 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000968:	4b0b      	ldr	r3, [pc, #44]	@ (8000998 <HAL_TIM_Base_MspInit+0x44>)
 800096a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800096c:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <HAL_TIM_Base_MspInit+0x44>)
 800096e:	2101      	movs	r1, #1
 8000970:	430a      	orrs	r2, r1
 8000972:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000974:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <HAL_TIM_Base_MspInit+0x44>)
 8000976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000978:	2201      	movs	r2, #1
 800097a:	4013      	ands	r3, r2
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2100      	movs	r1, #0
 8000984:	200f      	movs	r0, #15
 8000986:	f000 fa05 	bl	8000d94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800098a:	200f      	movs	r0, #15
 800098c:	f000 fa17 	bl	8000dbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000990:	46c0      	nop			@ (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b004      	add	sp, #16
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40021000 	.word	0x40021000

0800099c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b097      	sub	sp, #92	@ 0x5c
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	2344      	movs	r3, #68	@ 0x44
 80009a6:	18fb      	adds	r3, r7, r3
 80009a8:	0018      	movs	r0, r3
 80009aa:	2314      	movs	r3, #20
 80009ac:	001a      	movs	r2, r3
 80009ae:	2100      	movs	r1, #0
 80009b0:	f003 f9b4 	bl	8003d1c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009b4:	2410      	movs	r4, #16
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	0018      	movs	r0, r3
 80009ba:	2334      	movs	r3, #52	@ 0x34
 80009bc:	001a      	movs	r2, r3
 80009be:	2100      	movs	r1, #0
 80009c0:	f003 f9ac 	bl	8003d1c <memset>
  if(huart->Instance==USART2)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a26      	ldr	r2, [pc, #152]	@ (8000a64 <HAL_UART_MspInit+0xc8>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d146      	bne.n	8000a5c <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	2202      	movs	r2, #2
 80009d2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009d4:	193b      	adds	r3, r7, r4
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	0018      	movs	r0, r3
 80009de:	f001 f983 	bl	8001ce8 <HAL_RCCEx_PeriphCLKConfig>
 80009e2:	1e03      	subs	r3, r0, #0
 80009e4:	d001      	beq.n	80009ea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80009e6:	f7ff ff8b 	bl	8000900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000a68 <HAL_UART_MspInit+0xcc>)
 80009ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000a68 <HAL_UART_MspInit+0xcc>)
 80009f0:	2180      	movs	r1, #128	@ 0x80
 80009f2:	0289      	lsls	r1, r1, #10
 80009f4:	430a      	orrs	r2, r1
 80009f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <HAL_UART_MspInit+0xcc>)
 80009fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009fc:	2380      	movs	r3, #128	@ 0x80
 80009fe:	029b      	lsls	r3, r3, #10
 8000a00:	4013      	ands	r3, r2
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a06:	4b18      	ldr	r3, [pc, #96]	@ (8000a68 <HAL_UART_MspInit+0xcc>)
 8000a08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a0a:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <HAL_UART_MspInit+0xcc>)
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	430a      	orrs	r2, r1
 8000a10:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a12:	4b15      	ldr	r3, [pc, #84]	@ (8000a68 <HAL_UART_MspInit+0xcc>)
 8000a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a16:	2201      	movs	r2, #1
 8000a18:	4013      	ands	r3, r2
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a1e:	2144      	movs	r1, #68	@ 0x44
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	220c      	movs	r2, #12
 8000a24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2202      	movs	r2, #2
 8000a2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2200      	movs	r2, #0
 8000a36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3e:	187a      	adds	r2, r7, r1
 8000a40:	23a0      	movs	r3, #160	@ 0xa0
 8000a42:	05db      	lsls	r3, r3, #23
 8000a44:	0011      	movs	r1, r2
 8000a46:	0018      	movs	r0, r3
 8000a48:	f000 faa2 	bl	8000f90 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2100      	movs	r1, #0
 8000a50:	201c      	movs	r0, #28
 8000a52:	f000 f99f 	bl	8000d94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a56:	201c      	movs	r0, #28
 8000a58:	f000 f9b1 	bl	8000dbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a5c:	46c0      	nop			@ (mov r8, r8)
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	b017      	add	sp, #92	@ 0x5c
 8000a62:	bd90      	pop	{r4, r7, pc}
 8000a64:	40004400 	.word	0x40004400
 8000a68:	40021000 	.word	0x40021000

08000a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a70:	46c0      	nop			@ (mov r8, r8)
 8000a72:	e7fd      	b.n	8000a70 <NMI_Handler+0x4>

08000a74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a78:	46c0      	nop			@ (mov r8, r8)
 8000a7a:	e7fd      	b.n	8000a78 <HardFault_Handler+0x4>

08000a7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a80:	46c0      	nop			@ (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a8a:	46c0      	nop			@ (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a94:	f000 f8b6 	bl	8000c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a98:	46c0      	nop			@ (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000aa4:	4b03      	ldr	r3, [pc, #12]	@ (8000ab4 <TIM2_IRQHandler+0x14>)
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f001 fb8a 	bl	80021c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000aac:	46c0      	nop			@ (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	20000028 	.word	0x20000028

08000ab8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000abc:	4b03      	ldr	r3, [pc, #12]	@ (8000acc <USART2_IRQHandler+0x14>)
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f001 ff82 	bl	80029c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ac4:	46c0      	nop			@ (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	20000074 	.word	0x20000074

08000ad0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000adc:	480d      	ldr	r0, [pc, #52]	@ (8000b14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ade:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ae0:	f7ff fff6 	bl	8000ad0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae4:	480c      	ldr	r0, [pc, #48]	@ (8000b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ae6:	490d      	ldr	r1, [pc, #52]	@ (8000b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8000b20 <LoopForever+0xe>)
  movs r3, #0
 8000aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aec:	e002      	b.n	8000af4 <LoopCopyDataInit>

08000aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af2:	3304      	adds	r3, #4

08000af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af8:	d3f9      	bcc.n	8000aee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afa:	4a0a      	ldr	r2, [pc, #40]	@ (8000b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000afc:	4c0a      	ldr	r4, [pc, #40]	@ (8000b28 <LoopForever+0x16>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b00:	e001      	b.n	8000b06 <LoopFillZerobss>

08000b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b04:	3204      	adds	r2, #4

08000b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b08:	d3fb      	bcc.n	8000b02 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b0a:	f003 f90f 	bl	8003d2c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b0e:	f7ff fd85 	bl	800061c <main>

08000b12 <LoopForever>:

LoopForever:
  b LoopForever
 8000b12:	e7fe      	b.n	8000b12 <LoopForever>
  ldr   r0, =_estack
 8000b14:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b1c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b20:	08003e24 	.word	0x08003e24
  ldr r2, =_sbss
 8000b24:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b28:	2000010c 	.word	0x2000010c

08000b2c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b2c:	e7fe      	b.n	8000b2c <ADC1_COMP_IRQHandler>
	...

08000b30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b36:	1dfb      	adds	r3, r7, #7
 8000b38:	2200      	movs	r2, #0
 8000b3a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <HAL_Init+0x3c>)
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <HAL_Init+0x3c>)
 8000b42:	2180      	movs	r1, #128	@ 0x80
 8000b44:	0049      	lsls	r1, r1, #1
 8000b46:	430a      	orrs	r2, r1
 8000b48:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f000 f810 	bl	8000b70 <HAL_InitTick>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d003      	beq.n	8000b5c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b54:	1dfb      	adds	r3, r7, #7
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
 8000b5a:	e001      	b.n	8000b60 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b5c:	f7ff fed6 	bl	800090c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b60:	1dfb      	adds	r3, r7, #7
 8000b62:	781b      	ldrb	r3, [r3, #0]
}
 8000b64:	0018      	movs	r0, r3
 8000b66:	46bd      	mov	sp, r7
 8000b68:	b002      	add	sp, #8
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40022000 	.word	0x40022000

08000b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b78:	230f      	movs	r3, #15
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b80:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf8 <HAL_InitTick+0x88>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d02b      	beq.n	8000be0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000b88:	4b1c      	ldr	r3, [pc, #112]	@ (8000bfc <HAL_InitTick+0x8c>)
 8000b8a:	681c      	ldr	r4, [r3, #0]
 8000b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <HAL_InitTick+0x88>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	0019      	movs	r1, r3
 8000b92:	23fa      	movs	r3, #250	@ 0xfa
 8000b94:	0098      	lsls	r0, r3, #2
 8000b96:	f7ff fab5 	bl	8000104 <__udivsi3>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	0019      	movs	r1, r3
 8000b9e:	0020      	movs	r0, r4
 8000ba0:	f7ff fab0 	bl	8000104 <__udivsi3>
 8000ba4:	0003      	movs	r3, r0
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f000 f919 	bl	8000dde <HAL_SYSTICK_Config>
 8000bac:	1e03      	subs	r3, r0, #0
 8000bae:	d112      	bne.n	8000bd6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b03      	cmp	r3, #3
 8000bb4:	d80a      	bhi.n	8000bcc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb6:	6879      	ldr	r1, [r7, #4]
 8000bb8:	2301      	movs	r3, #1
 8000bba:	425b      	negs	r3, r3
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f000 f8e8 	bl	8000d94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c00 <HAL_InitTick+0x90>)
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	e00d      	b.n	8000be8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000bcc:	230f      	movs	r3, #15
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	701a      	strb	r2, [r3, #0]
 8000bd4:	e008      	b.n	8000be8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bd6:	230f      	movs	r3, #15
 8000bd8:	18fb      	adds	r3, r7, r3
 8000bda:	2201      	movs	r2, #1
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	e003      	b.n	8000be8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000be0:	230f      	movs	r3, #15
 8000be2:	18fb      	adds	r3, r7, r3
 8000be4:	2201      	movs	r2, #1
 8000be6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000be8:	230f      	movs	r3, #15
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	781b      	ldrb	r3, [r3, #0]
}
 8000bee:	0018      	movs	r0, r3
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	b005      	add	sp, #20
 8000bf4:	bd90      	pop	{r4, r7, pc}
 8000bf6:	46c0      	nop			@ (mov r8, r8)
 8000bf8:	20000008 	.word	0x20000008
 8000bfc:	20000000 	.word	0x20000000
 8000c00:	20000004 	.word	0x20000004

08000c04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c08:	4b05      	ldr	r3, [pc, #20]	@ (8000c20 <HAL_IncTick+0x1c>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	4b05      	ldr	r3, [pc, #20]	@ (8000c24 <HAL_IncTick+0x20>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	18d2      	adds	r2, r2, r3
 8000c14:	4b03      	ldr	r3, [pc, #12]	@ (8000c24 <HAL_IncTick+0x20>)
 8000c16:	601a      	str	r2, [r3, #0]
}
 8000c18:	46c0      	nop			@ (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			@ (mov r8, r8)
 8000c20:	20000008 	.word	0x20000008
 8000c24:	20000108 	.word	0x20000108

08000c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c2c:	4b02      	ldr	r3, [pc, #8]	@ (8000c38 <HAL_GetTick+0x10>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			@ (mov r8, r8)
 8000c38:	20000108 	.word	0x20000108

08000c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	0002      	movs	r2, r0
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c48:	1dfb      	adds	r3, r7, #7
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c4e:	d809      	bhi.n	8000c64 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c50:	1dfb      	adds	r3, r7, #7
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	001a      	movs	r2, r3
 8000c56:	231f      	movs	r3, #31
 8000c58:	401a      	ands	r2, r3
 8000c5a:	4b04      	ldr	r3, [pc, #16]	@ (8000c6c <__NVIC_EnableIRQ+0x30>)
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	4091      	lsls	r1, r2
 8000c60:	000a      	movs	r2, r1
 8000c62:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000c64:	46c0      	nop			@ (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b002      	add	sp, #8
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	e000e100 	.word	0xe000e100

08000c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c70:	b590      	push	{r4, r7, lr}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	0002      	movs	r2, r0
 8000c78:	6039      	str	r1, [r7, #0]
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c7e:	1dfb      	adds	r3, r7, #7
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c84:	d828      	bhi.n	8000cd8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c86:	4a2f      	ldr	r2, [pc, #188]	@ (8000d44 <__NVIC_SetPriority+0xd4>)
 8000c88:	1dfb      	adds	r3, r7, #7
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	b25b      	sxtb	r3, r3
 8000c8e:	089b      	lsrs	r3, r3, #2
 8000c90:	33c0      	adds	r3, #192	@ 0xc0
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	589b      	ldr	r3, [r3, r2]
 8000c96:	1dfa      	adds	r2, r7, #7
 8000c98:	7812      	ldrb	r2, [r2, #0]
 8000c9a:	0011      	movs	r1, r2
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	400a      	ands	r2, r1
 8000ca0:	00d2      	lsls	r2, r2, #3
 8000ca2:	21ff      	movs	r1, #255	@ 0xff
 8000ca4:	4091      	lsls	r1, r2
 8000ca6:	000a      	movs	r2, r1
 8000ca8:	43d2      	mvns	r2, r2
 8000caa:	401a      	ands	r2, r3
 8000cac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	019b      	lsls	r3, r3, #6
 8000cb2:	22ff      	movs	r2, #255	@ 0xff
 8000cb4:	401a      	ands	r2, r3
 8000cb6:	1dfb      	adds	r3, r7, #7
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	0018      	movs	r0, r3
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	4003      	ands	r3, r0
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc4:	481f      	ldr	r0, [pc, #124]	@ (8000d44 <__NVIC_SetPriority+0xd4>)
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	b25b      	sxtb	r3, r3
 8000ccc:	089b      	lsrs	r3, r3, #2
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	33c0      	adds	r3, #192	@ 0xc0
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cd6:	e031      	b.n	8000d3c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8000d48 <__NVIC_SetPriority+0xd8>)
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	0019      	movs	r1, r3
 8000ce0:	230f      	movs	r3, #15
 8000ce2:	400b      	ands	r3, r1
 8000ce4:	3b08      	subs	r3, #8
 8000ce6:	089b      	lsrs	r3, r3, #2
 8000ce8:	3306      	adds	r3, #6
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	18d3      	adds	r3, r2, r3
 8000cee:	3304      	adds	r3, #4
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	1dfa      	adds	r2, r7, #7
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	2203      	movs	r2, #3
 8000cfa:	400a      	ands	r2, r1
 8000cfc:	00d2      	lsls	r2, r2, #3
 8000cfe:	21ff      	movs	r1, #255	@ 0xff
 8000d00:	4091      	lsls	r1, r2
 8000d02:	000a      	movs	r2, r1
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	401a      	ands	r2, r3
 8000d08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	019b      	lsls	r3, r3, #6
 8000d0e:	22ff      	movs	r2, #255	@ 0xff
 8000d10:	401a      	ands	r2, r3
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	0018      	movs	r0, r3
 8000d18:	2303      	movs	r3, #3
 8000d1a:	4003      	ands	r3, r0
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d20:	4809      	ldr	r0, [pc, #36]	@ (8000d48 <__NVIC_SetPriority+0xd8>)
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	001c      	movs	r4, r3
 8000d28:	230f      	movs	r3, #15
 8000d2a:	4023      	ands	r3, r4
 8000d2c:	3b08      	subs	r3, #8
 8000d2e:	089b      	lsrs	r3, r3, #2
 8000d30:	430a      	orrs	r2, r1
 8000d32:	3306      	adds	r3, #6
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	18c3      	adds	r3, r0, r3
 8000d38:	3304      	adds	r3, #4
 8000d3a:	601a      	str	r2, [r3, #0]
}
 8000d3c:	46c0      	nop			@ (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b003      	add	sp, #12
 8000d42:	bd90      	pop	{r4, r7, pc}
 8000d44:	e000e100 	.word	0xe000e100
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	1e5a      	subs	r2, r3, #1
 8000d58:	2380      	movs	r3, #128	@ 0x80
 8000d5a:	045b      	lsls	r3, r3, #17
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d301      	bcc.n	8000d64 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d60:	2301      	movs	r3, #1
 8000d62:	e010      	b.n	8000d86 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d64:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <SysTick_Config+0x44>)
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	425b      	negs	r3, r3
 8000d70:	2103      	movs	r1, #3
 8000d72:	0018      	movs	r0, r3
 8000d74:	f7ff ff7c 	bl	8000c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d78:	4b05      	ldr	r3, [pc, #20]	@ (8000d90 <SysTick_Config+0x44>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d7e:	4b04      	ldr	r3, [pc, #16]	@ (8000d90 <SysTick_Config+0x44>)
 8000d80:	2207      	movs	r2, #7
 8000d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	0018      	movs	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b002      	add	sp, #8
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	e000e010 	.word	0xe000e010

08000d94 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	210f      	movs	r1, #15
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	1c02      	adds	r2, r0, #0
 8000da4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	b25b      	sxtb	r3, r3
 8000dae:	0011      	movs	r1, r2
 8000db0:	0018      	movs	r0, r3
 8000db2:	f7ff ff5d 	bl	8000c70 <__NVIC_SetPriority>
}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b004      	add	sp, #16
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	1dfb      	adds	r3, r7, #7
 8000dc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dca:	1dfb      	adds	r3, r7, #7
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b25b      	sxtb	r3, r3
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f7ff ff33 	bl	8000c3c <__NVIC_EnableIRQ>
}
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b002      	add	sp, #8
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b082      	sub	sp, #8
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	0018      	movs	r0, r3
 8000dea:	f7ff ffaf 	bl	8000d4c <SysTick_Config>
 8000dee:	0003      	movs	r3, r0
}
 8000df0:	0018      	movs	r0, r3
 8000df2:	46bd      	mov	sp, r7
 8000df4:	b002      	add	sp, #8
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d101      	bne.n	8000e0a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e050      	b.n	8000eac <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2225      	movs	r2, #37	@ 0x25
 8000e0e:	5c9b      	ldrb	r3, [r3, r2]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d008      	beq.n	8000e28 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2204      	movs	r2, #4
 8000e1a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2224      	movs	r2, #36	@ 0x24
 8000e20:	2100      	movs	r1, #0
 8000e22:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	e041      	b.n	8000eac <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	210e      	movs	r1, #14
 8000e34:	438a      	bics	r2, r1
 8000e36:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e42:	491c      	ldr	r1, [pc, #112]	@ (8000eb4 <HAL_DMA_Abort+0xbc>)
 8000e44:	400a      	ands	r2, r1
 8000e46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2101      	movs	r1, #1
 8000e54:	438a      	bics	r2, r1
 8000e56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8000e58:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <HAL_DMA_Abort+0xc0>)
 8000e5a:	6859      	ldr	r1, [r3, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e60:	221c      	movs	r2, #28
 8000e62:	4013      	ands	r3, r2
 8000e64:	2201      	movs	r2, #1
 8000e66:	409a      	lsls	r2, r3
 8000e68:	4b13      	ldr	r3, [pc, #76]	@ (8000eb8 <HAL_DMA_Abort+0xc0>)
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000e76:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d00c      	beq.n	8000e9a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e8a:	490a      	ldr	r1, [pc, #40]	@ (8000eb4 <HAL_DMA_Abort+0xbc>)
 8000e8c:	400a      	ands	r2, r1
 8000e8e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000e98:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2225      	movs	r2, #37	@ 0x25
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2224      	movs	r2, #36	@ 0x24
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8000eaa:	2300      	movs	r3, #0
}
 8000eac:	0018      	movs	r0, r3
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	b002      	add	sp, #8
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	fffffeff 	.word	0xfffffeff
 8000eb8:	40020000 	.word	0x40020000

08000ebc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ec4:	210f      	movs	r1, #15
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2225      	movs	r2, #37	@ 0x25
 8000ed0:	5c9b      	ldrb	r3, [r3, r2]
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d006      	beq.n	8000ee6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2204      	movs	r2, #4
 8000edc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000ede:	187b      	adds	r3, r7, r1
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	701a      	strb	r2, [r3, #0]
 8000ee4:	e049      	b.n	8000f7a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	210e      	movs	r1, #14
 8000ef2:	438a      	bics	r2, r1
 8000ef4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2101      	movs	r1, #1
 8000f02:	438a      	bics	r2, r1
 8000f04:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f10:	491d      	ldr	r1, [pc, #116]	@ (8000f88 <HAL_DMA_Abort_IT+0xcc>)
 8000f12:	400a      	ands	r2, r1
 8000f14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8000f16:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <HAL_DMA_Abort_IT+0xd0>)
 8000f18:	6859      	ldr	r1, [r3, #4]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	221c      	movs	r2, #28
 8000f20:	4013      	ands	r3, r2
 8000f22:	2201      	movs	r2, #1
 8000f24:	409a      	lsls	r2, r3
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <HAL_DMA_Abort_IT+0xd0>)
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000f34:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d00c      	beq.n	8000f58 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f48:	490f      	ldr	r1, [pc, #60]	@ (8000f88 <HAL_DMA_Abort_IT+0xcc>)
 8000f4a:	400a      	ands	r2, r1
 8000f4c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000f56:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2225      	movs	r2, #37	@ 0x25
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2224      	movs	r2, #36	@ 0x24
 8000f64:	2100      	movs	r1, #0
 8000f66:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d004      	beq.n	8000f7a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	0010      	movs	r0, r2
 8000f78:	4798      	blx	r3
    }
  }
  return status;
 8000f7a:	230f      	movs	r3, #15
 8000f7c:	18fb      	adds	r3, r7, r3
 8000f7e:	781b      	ldrb	r3, [r3, #0]
}
 8000f80:	0018      	movs	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b004      	add	sp, #16
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	fffffeff 	.word	0xfffffeff
 8000f8c:	40020000 	.word	0x40020000

08000f90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f9e:	e147      	b.n	8001230 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	4091      	lsls	r1, r2
 8000faa:	000a      	movs	r2, r1
 8000fac:	4013      	ands	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d100      	bne.n	8000fb8 <HAL_GPIO_Init+0x28>
 8000fb6:	e138      	b.n	800122a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d005      	beq.n	8000fd0 <HAL_GPIO_Init+0x40>
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2203      	movs	r2, #3
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d130      	bne.n	8001032 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	2203      	movs	r2, #3
 8000fdc:	409a      	lsls	r2, r3
 8000fde:	0013      	movs	r3, r2
 8000fe0:	43da      	mvns	r2, r3
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	68da      	ldr	r2, [r3, #12]
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	409a      	lsls	r2, r3
 8000ff2:	0013      	movs	r3, r2
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001006:	2201      	movs	r2, #1
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	409a      	lsls	r2, r3
 800100c:	0013      	movs	r3, r2
 800100e:	43da      	mvns	r2, r3
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	091b      	lsrs	r3, r3, #4
 800101c:	2201      	movs	r2, #1
 800101e:	401a      	ands	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	409a      	lsls	r2, r3
 8001024:	0013      	movs	r3, r2
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4313      	orrs	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	2203      	movs	r2, #3
 8001038:	4013      	ands	r3, r2
 800103a:	2b03      	cmp	r3, #3
 800103c:	d017      	beq.n	800106e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	2203      	movs	r2, #3
 800104a:	409a      	lsls	r2, r3
 800104c:	0013      	movs	r3, r2
 800104e:	43da      	mvns	r2, r3
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4013      	ands	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	689a      	ldr	r2, [r3, #8]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	409a      	lsls	r2, r3
 8001060:	0013      	movs	r3, r2
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2203      	movs	r2, #3
 8001074:	4013      	ands	r3, r2
 8001076:	2b02      	cmp	r3, #2
 8001078:	d123      	bne.n	80010c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	08da      	lsrs	r2, r3, #3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3208      	adds	r2, #8
 8001082:	0092      	lsls	r2, r2, #2
 8001084:	58d3      	ldr	r3, [r2, r3]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	2207      	movs	r2, #7
 800108c:	4013      	ands	r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	220f      	movs	r2, #15
 8001092:	409a      	lsls	r2, r3
 8001094:	0013      	movs	r3, r2
 8001096:	43da      	mvns	r2, r3
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	691a      	ldr	r2, [r3, #16]
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	2107      	movs	r1, #7
 80010a6:	400b      	ands	r3, r1
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	409a      	lsls	r2, r3
 80010ac:	0013      	movs	r3, r2
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	08da      	lsrs	r2, r3, #3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3208      	adds	r2, #8
 80010bc:	0092      	lsls	r2, r2, #2
 80010be:	6939      	ldr	r1, [r7, #16]
 80010c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	2203      	movs	r2, #3
 80010ce:	409a      	lsls	r2, r3
 80010d0:	0013      	movs	r3, r2
 80010d2:	43da      	mvns	r2, r3
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	4013      	ands	r3, r2
 80010d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2203      	movs	r2, #3
 80010e0:	401a      	ands	r2, r3
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	409a      	lsls	r2, r3
 80010e8:	0013      	movs	r3, r2
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685a      	ldr	r2, [r3, #4]
 80010fa:	23c0      	movs	r3, #192	@ 0xc0
 80010fc:	029b      	lsls	r3, r3, #10
 80010fe:	4013      	ands	r3, r2
 8001100:	d100      	bne.n	8001104 <HAL_GPIO_Init+0x174>
 8001102:	e092      	b.n	800122a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001104:	4a50      	ldr	r2, [pc, #320]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	089b      	lsrs	r3, r3, #2
 800110a:	3318      	adds	r3, #24
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	589b      	ldr	r3, [r3, r2]
 8001110:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	2203      	movs	r2, #3
 8001116:	4013      	ands	r3, r2
 8001118:	00db      	lsls	r3, r3, #3
 800111a:	220f      	movs	r2, #15
 800111c:	409a      	lsls	r2, r3
 800111e:	0013      	movs	r3, r2
 8001120:	43da      	mvns	r2, r3
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	23a0      	movs	r3, #160	@ 0xa0
 800112c:	05db      	lsls	r3, r3, #23
 800112e:	429a      	cmp	r2, r3
 8001130:	d013      	beq.n	800115a <HAL_GPIO_Init+0x1ca>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a45      	ldr	r2, [pc, #276]	@ (800124c <HAL_GPIO_Init+0x2bc>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <HAL_GPIO_Init+0x1c6>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a44      	ldr	r2, [pc, #272]	@ (8001250 <HAL_GPIO_Init+0x2c0>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d007      	beq.n	8001152 <HAL_GPIO_Init+0x1c2>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a43      	ldr	r2, [pc, #268]	@ (8001254 <HAL_GPIO_Init+0x2c4>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <HAL_GPIO_Init+0x1be>
 800114a:	2303      	movs	r3, #3
 800114c:	e006      	b.n	800115c <HAL_GPIO_Init+0x1cc>
 800114e:	2305      	movs	r3, #5
 8001150:	e004      	b.n	800115c <HAL_GPIO_Init+0x1cc>
 8001152:	2302      	movs	r3, #2
 8001154:	e002      	b.n	800115c <HAL_GPIO_Init+0x1cc>
 8001156:	2301      	movs	r3, #1
 8001158:	e000      	b.n	800115c <HAL_GPIO_Init+0x1cc>
 800115a:	2300      	movs	r3, #0
 800115c:	697a      	ldr	r2, [r7, #20]
 800115e:	2103      	movs	r1, #3
 8001160:	400a      	ands	r2, r1
 8001162:	00d2      	lsls	r2, r2, #3
 8001164:	4093      	lsls	r3, r2
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800116c:	4936      	ldr	r1, [pc, #216]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	089b      	lsrs	r3, r3, #2
 8001172:	3318      	adds	r3, #24
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800117a:	4b33      	ldr	r3, [pc, #204]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	43da      	mvns	r2, r3
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4013      	ands	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	2380      	movs	r3, #128	@ 0x80
 8001190:	035b      	lsls	r3, r3, #13
 8001192:	4013      	ands	r3, r2
 8001194:	d003      	beq.n	800119e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4313      	orrs	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800119e:	4b2a      	ldr	r3, [pc, #168]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80011a4:	4b28      	ldr	r3, [pc, #160]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	43da      	mvns	r2, r3
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	4013      	ands	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685a      	ldr	r2, [r3, #4]
 80011b8:	2380      	movs	r3, #128	@ 0x80
 80011ba:	039b      	lsls	r3, r3, #14
 80011bc:	4013      	ands	r3, r2
 80011be:	d003      	beq.n	80011c8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80011c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80011ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 80011d0:	2384      	movs	r3, #132	@ 0x84
 80011d2:	58d3      	ldr	r3, [r2, r3]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	43da      	mvns	r2, r3
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	4013      	ands	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685a      	ldr	r2, [r3, #4]
 80011e4:	2380      	movs	r3, #128	@ 0x80
 80011e6:	029b      	lsls	r3, r3, #10
 80011e8:	4013      	ands	r3, r2
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011f4:	4914      	ldr	r1, [pc, #80]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 80011f6:	2284      	movs	r2, #132	@ 0x84
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80011fc:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 80011fe:	2380      	movs	r3, #128	@ 0x80
 8001200:	58d3      	ldr	r3, [r2, r3]
 8001202:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	43da      	mvns	r2, r3
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4013      	ands	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	2380      	movs	r3, #128	@ 0x80
 8001214:	025b      	lsls	r3, r3, #9
 8001216:	4013      	ands	r3, r2
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	4313      	orrs	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001222:	4909      	ldr	r1, [pc, #36]	@ (8001248 <HAL_GPIO_Init+0x2b8>)
 8001224:	2280      	movs	r2, #128	@ 0x80
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	3301      	adds	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	40da      	lsrs	r2, r3
 8001238:	1e13      	subs	r3, r2, #0
 800123a:	d000      	beq.n	800123e <HAL_GPIO_Init+0x2ae>
 800123c:	e6b0      	b.n	8000fa0 <HAL_GPIO_Init+0x10>
  }
}
 800123e:	46c0      	nop			@ (mov r8, r8)
 8001240:	46c0      	nop			@ (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	b006      	add	sp, #24
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40021800 	.word	0x40021800
 800124c:	50000400 	.word	0x50000400
 8001250:	50000800 	.word	0x50000800
 8001254:	50000c00 	.word	0x50000c00

08001258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	0008      	movs	r0, r1
 8001262:	0011      	movs	r1, r2
 8001264:	1cbb      	adds	r3, r7, #2
 8001266:	1c02      	adds	r2, r0, #0
 8001268:	801a      	strh	r2, [r3, #0]
 800126a:	1c7b      	adds	r3, r7, #1
 800126c:	1c0a      	adds	r2, r1, #0
 800126e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001270:	1c7b      	adds	r3, r7, #1
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d004      	beq.n	8001282 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001278:	1cbb      	adds	r3, r7, #2
 800127a:	881a      	ldrh	r2, [r3, #0]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001280:	e003      	b.n	800128a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001282:	1cbb      	adds	r3, r7, #2
 8001284:	881a      	ldrh	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	b002      	add	sp, #8
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b084      	sub	sp, #16
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	000a      	movs	r2, r1
 800129c:	1cbb      	adds	r3, r7, #2
 800129e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012a6:	1cbb      	adds	r3, r7, #2
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	4013      	ands	r3, r2
 80012ae:	041a      	lsls	r2, r3, #16
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	1cb9      	adds	r1, r7, #2
 80012b6:	8809      	ldrh	r1, [r1, #0]
 80012b8:	400b      	ands	r3, r1
 80012ba:	431a      	orrs	r2, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	619a      	str	r2, [r3, #24]
}
 80012c0:	46c0      	nop			@ (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	b004      	add	sp, #16
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80012d0:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a19      	ldr	r2, [pc, #100]	@ (800133c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80012d6:	4013      	ands	r3, r2
 80012d8:	0019      	movs	r1, r3
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	430a      	orrs	r2, r1
 80012e0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	2380      	movs	r3, #128	@ 0x80
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d11f      	bne.n	800132c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80012ec:	4b14      	ldr	r3, [pc, #80]	@ (8001340 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	0013      	movs	r3, r2
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	189b      	adds	r3, r3, r2
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	4912      	ldr	r1, [pc, #72]	@ (8001344 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80012fa:	0018      	movs	r0, r3
 80012fc:	f7fe ff02 	bl	8000104 <__udivsi3>
 8001300:	0003      	movs	r3, r0
 8001302:	3301      	adds	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001306:	e008      	b.n	800131a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3b01      	subs	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	e001      	b.n	800131a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e009      	b.n	800132e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800131a:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800131c:	695a      	ldr	r2, [r3, #20]
 800131e:	2380      	movs	r3, #128	@ 0x80
 8001320:	00db      	lsls	r3, r3, #3
 8001322:	401a      	ands	r2, r3
 8001324:	2380      	movs	r3, #128	@ 0x80
 8001326:	00db      	lsls	r3, r3, #3
 8001328:	429a      	cmp	r2, r3
 800132a:	d0ed      	beq.n	8001308 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800132c:	2300      	movs	r3, #0
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b004      	add	sp, #16
 8001334:	bd80      	pop	{r7, pc}
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	40007000 	.word	0x40007000
 800133c:	fffff9ff 	.word	0xfffff9ff
 8001340:	20000000 	.word	0x20000000
 8001344:	000f4240 	.word	0x000f4240

08001348 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800134c:	4b03      	ldr	r3, [pc, #12]	@ (800135c <LL_RCC_GetAPB1Prescaler+0x14>)
 800134e:	689a      	ldr	r2, [r3, #8]
 8001350:	23e0      	movs	r3, #224	@ 0xe0
 8001352:	01db      	lsls	r3, r3, #7
 8001354:	4013      	ands	r3, r2
}
 8001356:	0018      	movs	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40021000 	.word	0x40021000

08001360 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d101      	bne.n	8001372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e2fe      	b.n	8001970 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2201      	movs	r2, #1
 8001378:	4013      	ands	r3, r2
 800137a:	d100      	bne.n	800137e <HAL_RCC_OscConfig+0x1e>
 800137c:	e07c      	b.n	8001478 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800137e:	4bc3      	ldr	r3, [pc, #780]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2238      	movs	r2, #56	@ 0x38
 8001384:	4013      	ands	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001388:	4bc0      	ldr	r3, [pc, #768]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	2203      	movs	r2, #3
 800138e:	4013      	ands	r3, r2
 8001390:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	2b10      	cmp	r3, #16
 8001396:	d102      	bne.n	800139e <HAL_RCC_OscConfig+0x3e>
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	2b03      	cmp	r3, #3
 800139c:	d002      	beq.n	80013a4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d10b      	bne.n	80013bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a4:	4bb9      	ldr	r3, [pc, #740]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	2380      	movs	r3, #128	@ 0x80
 80013aa:	029b      	lsls	r3, r3, #10
 80013ac:	4013      	ands	r3, r2
 80013ae:	d062      	beq.n	8001476 <HAL_RCC_OscConfig+0x116>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d15e      	bne.n	8001476 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e2d9      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	2380      	movs	r3, #128	@ 0x80
 80013c2:	025b      	lsls	r3, r3, #9
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d107      	bne.n	80013d8 <HAL_RCC_OscConfig+0x78>
 80013c8:	4bb0      	ldr	r3, [pc, #704]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4baf      	ldr	r3, [pc, #700]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80013ce:	2180      	movs	r1, #128	@ 0x80
 80013d0:	0249      	lsls	r1, r1, #9
 80013d2:	430a      	orrs	r2, r1
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	e020      	b.n	800141a <HAL_RCC_OscConfig+0xba>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685a      	ldr	r2, [r3, #4]
 80013dc:	23a0      	movs	r3, #160	@ 0xa0
 80013de:	02db      	lsls	r3, r3, #11
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d10e      	bne.n	8001402 <HAL_RCC_OscConfig+0xa2>
 80013e4:	4ba9      	ldr	r3, [pc, #676]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	4ba8      	ldr	r3, [pc, #672]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80013ea:	2180      	movs	r1, #128	@ 0x80
 80013ec:	02c9      	lsls	r1, r1, #11
 80013ee:	430a      	orrs	r2, r1
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	4ba6      	ldr	r3, [pc, #664]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	4ba5      	ldr	r3, [pc, #660]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80013f8:	2180      	movs	r1, #128	@ 0x80
 80013fa:	0249      	lsls	r1, r1, #9
 80013fc:	430a      	orrs	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	e00b      	b.n	800141a <HAL_RCC_OscConfig+0xba>
 8001402:	4ba2      	ldr	r3, [pc, #648]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	4ba1      	ldr	r3, [pc, #644]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001408:	49a1      	ldr	r1, [pc, #644]	@ (8001690 <HAL_RCC_OscConfig+0x330>)
 800140a:	400a      	ands	r2, r1
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	4b9f      	ldr	r3, [pc, #636]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	4b9e      	ldr	r3, [pc, #632]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001414:	499f      	ldr	r1, [pc, #636]	@ (8001694 <HAL_RCC_OscConfig+0x334>)
 8001416:	400a      	ands	r2, r1
 8001418:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d014      	beq.n	800144c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001422:	f7ff fc01 	bl	8000c28 <HAL_GetTick>
 8001426:	0003      	movs	r3, r0
 8001428:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800142a:	e008      	b.n	800143e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800142c:	f7ff fbfc 	bl	8000c28 <HAL_GetTick>
 8001430:	0002      	movs	r2, r0
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	2b64      	cmp	r3, #100	@ 0x64
 8001438:	d901      	bls.n	800143e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	e298      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800143e:	4b93      	ldr	r3, [pc, #588]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	2380      	movs	r3, #128	@ 0x80
 8001444:	029b      	lsls	r3, r3, #10
 8001446:	4013      	ands	r3, r2
 8001448:	d0f0      	beq.n	800142c <HAL_RCC_OscConfig+0xcc>
 800144a:	e015      	b.n	8001478 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144c:	f7ff fbec 	bl	8000c28 <HAL_GetTick>
 8001450:	0003      	movs	r3, r0
 8001452:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001454:	e008      	b.n	8001468 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001456:	f7ff fbe7 	bl	8000c28 <HAL_GetTick>
 800145a:	0002      	movs	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b64      	cmp	r3, #100	@ 0x64
 8001462:	d901      	bls.n	8001468 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e283      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001468:	4b88      	ldr	r3, [pc, #544]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	2380      	movs	r3, #128	@ 0x80
 800146e:	029b      	lsls	r3, r3, #10
 8001470:	4013      	ands	r3, r2
 8001472:	d1f0      	bne.n	8001456 <HAL_RCC_OscConfig+0xf6>
 8001474:	e000      	b.n	8001478 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001476:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2202      	movs	r2, #2
 800147e:	4013      	ands	r3, r2
 8001480:	d100      	bne.n	8001484 <HAL_RCC_OscConfig+0x124>
 8001482:	e099      	b.n	80015b8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001484:	4b81      	ldr	r3, [pc, #516]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2238      	movs	r2, #56	@ 0x38
 800148a:	4013      	ands	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800148e:	4b7f      	ldr	r3, [pc, #508]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	2203      	movs	r2, #3
 8001494:	4013      	ands	r3, r2
 8001496:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	2b10      	cmp	r3, #16
 800149c:	d102      	bne.n	80014a4 <HAL_RCC_OscConfig+0x144>
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d002      	beq.n	80014aa <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d135      	bne.n	8001516 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014aa:	4b78      	ldr	r3, [pc, #480]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	2380      	movs	r3, #128	@ 0x80
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	4013      	ands	r3, r2
 80014b4:	d005      	beq.n	80014c2 <HAL_RCC_OscConfig+0x162>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d101      	bne.n	80014c2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e256      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c2:	4b72      	ldr	r3, [pc, #456]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	4a74      	ldr	r2, [pc, #464]	@ (8001698 <HAL_RCC_OscConfig+0x338>)
 80014c8:	4013      	ands	r3, r2
 80014ca:	0019      	movs	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	021a      	lsls	r2, r3, #8
 80014d2:	4b6e      	ldr	r3, [pc, #440]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80014d4:	430a      	orrs	r2, r1
 80014d6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d112      	bne.n	8001504 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80014de:	4b6b      	ldr	r3, [pc, #428]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a6e      	ldr	r2, [pc, #440]	@ (800169c <HAL_RCC_OscConfig+0x33c>)
 80014e4:	4013      	ands	r3, r2
 80014e6:	0019      	movs	r1, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	691a      	ldr	r2, [r3, #16]
 80014ec:	4b67      	ldr	r3, [pc, #412]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80014ee:	430a      	orrs	r2, r1
 80014f0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80014f2:	4b66      	ldr	r3, [pc, #408]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	0adb      	lsrs	r3, r3, #11
 80014f8:	2207      	movs	r2, #7
 80014fa:	4013      	ands	r3, r2
 80014fc:	4a68      	ldr	r2, [pc, #416]	@ (80016a0 <HAL_RCC_OscConfig+0x340>)
 80014fe:	40da      	lsrs	r2, r3
 8001500:	4b68      	ldr	r3, [pc, #416]	@ (80016a4 <HAL_RCC_OscConfig+0x344>)
 8001502:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001504:	4b68      	ldr	r3, [pc, #416]	@ (80016a8 <HAL_RCC_OscConfig+0x348>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	0018      	movs	r0, r3
 800150a:	f7ff fb31 	bl	8000b70 <HAL_InitTick>
 800150e:	1e03      	subs	r3, r0, #0
 8001510:	d051      	beq.n	80015b6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e22c      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d030      	beq.n	8001580 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800151e:	4b5b      	ldr	r3, [pc, #364]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a5e      	ldr	r2, [pc, #376]	@ (800169c <HAL_RCC_OscConfig+0x33c>)
 8001524:	4013      	ands	r3, r2
 8001526:	0019      	movs	r1, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	691a      	ldr	r2, [r3, #16]
 800152c:	4b57      	ldr	r3, [pc, #348]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 800152e:	430a      	orrs	r2, r1
 8001530:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001532:	4b56      	ldr	r3, [pc, #344]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	4b55      	ldr	r3, [pc, #340]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001538:	2180      	movs	r1, #128	@ 0x80
 800153a:	0049      	lsls	r1, r1, #1
 800153c:	430a      	orrs	r2, r1
 800153e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001540:	f7ff fb72 	bl	8000c28 <HAL_GetTick>
 8001544:	0003      	movs	r3, r0
 8001546:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800154a:	f7ff fb6d 	bl	8000c28 <HAL_GetTick>
 800154e:	0002      	movs	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e209      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800155c:	4b4b      	ldr	r3, [pc, #300]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	2380      	movs	r3, #128	@ 0x80
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	4013      	ands	r3, r2
 8001566:	d0f0      	beq.n	800154a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001568:	4b48      	ldr	r3, [pc, #288]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	4a4a      	ldr	r2, [pc, #296]	@ (8001698 <HAL_RCC_OscConfig+0x338>)
 800156e:	4013      	ands	r3, r2
 8001570:	0019      	movs	r1, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	021a      	lsls	r2, r3, #8
 8001578:	4b44      	ldr	r3, [pc, #272]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 800157a:	430a      	orrs	r2, r1
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	e01b      	b.n	80015b8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001580:	4b42      	ldr	r3, [pc, #264]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	4b41      	ldr	r3, [pc, #260]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001586:	4949      	ldr	r1, [pc, #292]	@ (80016ac <HAL_RCC_OscConfig+0x34c>)
 8001588:	400a      	ands	r2, r1
 800158a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158c:	f7ff fb4c 	bl	8000c28 <HAL_GetTick>
 8001590:	0003      	movs	r3, r0
 8001592:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001596:	f7ff fb47 	bl	8000c28 <HAL_GetTick>
 800159a:	0002      	movs	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e1e3      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015a8:	4b38      	ldr	r3, [pc, #224]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	2380      	movs	r3, #128	@ 0x80
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	4013      	ands	r3, r2
 80015b2:	d1f0      	bne.n	8001596 <HAL_RCC_OscConfig+0x236>
 80015b4:	e000      	b.n	80015b8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2208      	movs	r2, #8
 80015be:	4013      	ands	r3, r2
 80015c0:	d047      	beq.n	8001652 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80015c2:	4b32      	ldr	r3, [pc, #200]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	2238      	movs	r2, #56	@ 0x38
 80015c8:	4013      	ands	r3, r2
 80015ca:	2b18      	cmp	r3, #24
 80015cc:	d10a      	bne.n	80015e4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80015ce:	4b2f      	ldr	r3, [pc, #188]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80015d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d2:	2202      	movs	r2, #2
 80015d4:	4013      	ands	r3, r2
 80015d6:	d03c      	beq.n	8001652 <HAL_RCC_OscConfig+0x2f2>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d138      	bne.n	8001652 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e1c5      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d019      	beq.n	8001620 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80015ec:	4b27      	ldr	r3, [pc, #156]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80015ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015f0:	4b26      	ldr	r3, [pc, #152]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 80015f2:	2101      	movs	r1, #1
 80015f4:	430a      	orrs	r2, r1
 80015f6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f8:	f7ff fb16 	bl	8000c28 <HAL_GetTick>
 80015fc:	0003      	movs	r3, r0
 80015fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001602:	f7ff fb11 	bl	8000c28 <HAL_GetTick>
 8001606:	0002      	movs	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e1ad      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001614:	4b1d      	ldr	r3, [pc, #116]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001618:	2202      	movs	r2, #2
 800161a:	4013      	ands	r3, r2
 800161c:	d0f1      	beq.n	8001602 <HAL_RCC_OscConfig+0x2a2>
 800161e:	e018      	b.n	8001652 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001620:	4b1a      	ldr	r3, [pc, #104]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001622:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001624:	4b19      	ldr	r3, [pc, #100]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001626:	2101      	movs	r1, #1
 8001628:	438a      	bics	r2, r1
 800162a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162c:	f7ff fafc 	bl	8000c28 <HAL_GetTick>
 8001630:	0003      	movs	r3, r0
 8001632:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001636:	f7ff faf7 	bl	8000c28 <HAL_GetTick>
 800163a:	0002      	movs	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e193      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001648:	4b10      	ldr	r3, [pc, #64]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 800164a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800164c:	2202      	movs	r2, #2
 800164e:	4013      	ands	r3, r2
 8001650:	d1f1      	bne.n	8001636 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2204      	movs	r2, #4
 8001658:	4013      	ands	r3, r2
 800165a:	d100      	bne.n	800165e <HAL_RCC_OscConfig+0x2fe>
 800165c:	e0c6      	b.n	80017ec <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800165e:	231f      	movs	r3, #31
 8001660:	18fb      	adds	r3, r7, r3
 8001662:	2200      	movs	r2, #0
 8001664:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	2238      	movs	r2, #56	@ 0x38
 800166c:	4013      	ands	r3, r2
 800166e:	2b20      	cmp	r3, #32
 8001670:	d11e      	bne.n	80016b0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_RCC_OscConfig+0x32c>)
 8001674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001676:	2202      	movs	r2, #2
 8001678:	4013      	ands	r3, r2
 800167a:	d100      	bne.n	800167e <HAL_RCC_OscConfig+0x31e>
 800167c:	e0b6      	b.n	80017ec <HAL_RCC_OscConfig+0x48c>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d000      	beq.n	8001688 <HAL_RCC_OscConfig+0x328>
 8001686:	e0b1      	b.n	80017ec <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e171      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
 800168c:	40021000 	.word	0x40021000
 8001690:	fffeffff 	.word	0xfffeffff
 8001694:	fffbffff 	.word	0xfffbffff
 8001698:	ffff80ff 	.word	0xffff80ff
 800169c:	ffffc7ff 	.word	0xffffc7ff
 80016a0:	00f42400 	.word	0x00f42400
 80016a4:	20000000 	.word	0x20000000
 80016a8:	20000004 	.word	0x20000004
 80016ac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80016b0:	4bb1      	ldr	r3, [pc, #708]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80016b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	055b      	lsls	r3, r3, #21
 80016b8:	4013      	ands	r3, r2
 80016ba:	d101      	bne.n	80016c0 <HAL_RCC_OscConfig+0x360>
 80016bc:	2301      	movs	r3, #1
 80016be:	e000      	b.n	80016c2 <HAL_RCC_OscConfig+0x362>
 80016c0:	2300      	movs	r3, #0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d011      	beq.n	80016ea <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80016c6:	4bac      	ldr	r3, [pc, #688]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80016c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016ca:	4bab      	ldr	r3, [pc, #684]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80016cc:	2180      	movs	r1, #128	@ 0x80
 80016ce:	0549      	lsls	r1, r1, #21
 80016d0:	430a      	orrs	r2, r1
 80016d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016d4:	4ba8      	ldr	r3, [pc, #672]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80016d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016d8:	2380      	movs	r3, #128	@ 0x80
 80016da:	055b      	lsls	r3, r3, #21
 80016dc:	4013      	ands	r3, r2
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80016e2:	231f      	movs	r3, #31
 80016e4:	18fb      	adds	r3, r7, r3
 80016e6:	2201      	movs	r2, #1
 80016e8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016ea:	4ba4      	ldr	r3, [pc, #656]	@ (800197c <HAL_RCC_OscConfig+0x61c>)
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	2380      	movs	r3, #128	@ 0x80
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	4013      	ands	r3, r2
 80016f4:	d11a      	bne.n	800172c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80016f6:	4ba1      	ldr	r3, [pc, #644]	@ (800197c <HAL_RCC_OscConfig+0x61c>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	4ba0      	ldr	r3, [pc, #640]	@ (800197c <HAL_RCC_OscConfig+0x61c>)
 80016fc:	2180      	movs	r1, #128	@ 0x80
 80016fe:	0049      	lsls	r1, r1, #1
 8001700:	430a      	orrs	r2, r1
 8001702:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001704:	f7ff fa90 	bl	8000c28 <HAL_GetTick>
 8001708:	0003      	movs	r3, r0
 800170a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800170c:	e008      	b.n	8001720 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800170e:	f7ff fa8b 	bl	8000c28 <HAL_GetTick>
 8001712:	0002      	movs	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e127      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001720:	4b96      	ldr	r3, [pc, #600]	@ (800197c <HAL_RCC_OscConfig+0x61c>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	2380      	movs	r3, #128	@ 0x80
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4013      	ands	r3, r2
 800172a:	d0f0      	beq.n	800170e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d106      	bne.n	8001742 <HAL_RCC_OscConfig+0x3e2>
 8001734:	4b90      	ldr	r3, [pc, #576]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001736:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001738:	4b8f      	ldr	r3, [pc, #572]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 800173a:	2101      	movs	r1, #1
 800173c:	430a      	orrs	r2, r1
 800173e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001740:	e01c      	b.n	800177c <HAL_RCC_OscConfig+0x41c>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2b05      	cmp	r3, #5
 8001748:	d10c      	bne.n	8001764 <HAL_RCC_OscConfig+0x404>
 800174a:	4b8b      	ldr	r3, [pc, #556]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 800174c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800174e:	4b8a      	ldr	r3, [pc, #552]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001750:	2104      	movs	r1, #4
 8001752:	430a      	orrs	r2, r1
 8001754:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001756:	4b88      	ldr	r3, [pc, #544]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001758:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800175a:	4b87      	ldr	r3, [pc, #540]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 800175c:	2101      	movs	r1, #1
 800175e:	430a      	orrs	r2, r1
 8001760:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001762:	e00b      	b.n	800177c <HAL_RCC_OscConfig+0x41c>
 8001764:	4b84      	ldr	r3, [pc, #528]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001766:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001768:	4b83      	ldr	r3, [pc, #524]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 800176a:	2101      	movs	r1, #1
 800176c:	438a      	bics	r2, r1
 800176e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001770:	4b81      	ldr	r3, [pc, #516]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001772:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001774:	4b80      	ldr	r3, [pc, #512]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001776:	2104      	movs	r1, #4
 8001778:	438a      	bics	r2, r1
 800177a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d014      	beq.n	80017ae <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001784:	f7ff fa50 	bl	8000c28 <HAL_GetTick>
 8001788:	0003      	movs	r3, r0
 800178a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800178c:	e009      	b.n	80017a2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800178e:	f7ff fa4b 	bl	8000c28 <HAL_GetTick>
 8001792:	0002      	movs	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	4a79      	ldr	r2, [pc, #484]	@ (8001980 <HAL_RCC_OscConfig+0x620>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e0e6      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017a2:	4b75      	ldr	r3, [pc, #468]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80017a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017a6:	2202      	movs	r2, #2
 80017a8:	4013      	ands	r3, r2
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_OscConfig+0x42e>
 80017ac:	e013      	b.n	80017d6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ae:	f7ff fa3b 	bl	8000c28 <HAL_GetTick>
 80017b2:	0003      	movs	r3, r0
 80017b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017b6:	e009      	b.n	80017cc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017b8:	f7ff fa36 	bl	8000c28 <HAL_GetTick>
 80017bc:	0002      	movs	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	4a6f      	ldr	r2, [pc, #444]	@ (8001980 <HAL_RCC_OscConfig+0x620>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e0d1      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80017ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017d0:	2202      	movs	r2, #2
 80017d2:	4013      	ands	r3, r2
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80017d6:	231f      	movs	r3, #31
 80017d8:	18fb      	adds	r3, r7, r3
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d105      	bne.n	80017ec <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80017e0:	4b65      	ldr	r3, [pc, #404]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80017e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017e4:	4b64      	ldr	r3, [pc, #400]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80017e6:	4967      	ldr	r1, [pc, #412]	@ (8001984 <HAL_RCC_OscConfig+0x624>)
 80017e8:	400a      	ands	r2, r1
 80017ea:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d100      	bne.n	80017f6 <HAL_RCC_OscConfig+0x496>
 80017f4:	e0bb      	b.n	800196e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017f6:	4b60      	ldr	r3, [pc, #384]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	2238      	movs	r2, #56	@ 0x38
 80017fc:	4013      	ands	r3, r2
 80017fe:	2b10      	cmp	r3, #16
 8001800:	d100      	bne.n	8001804 <HAL_RCC_OscConfig+0x4a4>
 8001802:	e07b      	b.n	80018fc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	69db      	ldr	r3, [r3, #28]
 8001808:	2b02      	cmp	r3, #2
 800180a:	d156      	bne.n	80018ba <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800180c:	4b5a      	ldr	r3, [pc, #360]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b59      	ldr	r3, [pc, #356]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001812:	495d      	ldr	r1, [pc, #372]	@ (8001988 <HAL_RCC_OscConfig+0x628>)
 8001814:	400a      	ands	r2, r1
 8001816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001818:	f7ff fa06 	bl	8000c28 <HAL_GetTick>
 800181c:	0003      	movs	r3, r0
 800181e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001822:	f7ff fa01 	bl	8000c28 <HAL_GetTick>
 8001826:	0002      	movs	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e09d      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001834:	4b50      	ldr	r3, [pc, #320]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	2380      	movs	r3, #128	@ 0x80
 800183a:	049b      	lsls	r3, r3, #18
 800183c:	4013      	ands	r3, r2
 800183e:	d1f0      	bne.n	8001822 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001840:	4b4d      	ldr	r3, [pc, #308]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	4a51      	ldr	r2, [pc, #324]	@ (800198c <HAL_RCC_OscConfig+0x62c>)
 8001846:	4013      	ands	r3, r2
 8001848:	0019      	movs	r1, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a1a      	ldr	r2, [r3, #32]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001860:	431a      	orrs	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800186c:	431a      	orrs	r2, r3
 800186e:	4b42      	ldr	r3, [pc, #264]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001870:	430a      	orrs	r2, r1
 8001872:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001874:	4b40      	ldr	r3, [pc, #256]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4b3f      	ldr	r3, [pc, #252]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 800187a:	2180      	movs	r1, #128	@ 0x80
 800187c:	0449      	lsls	r1, r1, #17
 800187e:	430a      	orrs	r2, r1
 8001880:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001882:	4b3d      	ldr	r3, [pc, #244]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	4b3c      	ldr	r3, [pc, #240]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 8001888:	2180      	movs	r1, #128	@ 0x80
 800188a:	0549      	lsls	r1, r1, #21
 800188c:	430a      	orrs	r2, r1
 800188e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001890:	f7ff f9ca 	bl	8000c28 <HAL_GetTick>
 8001894:	0003      	movs	r3, r0
 8001896:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800189a:	f7ff f9c5 	bl	8000c28 <HAL_GetTick>
 800189e:	0002      	movs	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e061      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ac:	4b32      	ldr	r3, [pc, #200]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	2380      	movs	r3, #128	@ 0x80
 80018b2:	049b      	lsls	r3, r3, #18
 80018b4:	4013      	ands	r3, r2
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x53a>
 80018b8:	e059      	b.n	800196e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	4b2e      	ldr	r3, [pc, #184]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80018c0:	4931      	ldr	r1, [pc, #196]	@ (8001988 <HAL_RCC_OscConfig+0x628>)
 80018c2:	400a      	ands	r2, r1
 80018c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c6:	f7ff f9af 	bl	8000c28 <HAL_GetTick>
 80018ca:	0003      	movs	r3, r0
 80018cc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d0:	f7ff f9aa 	bl	8000c28 <HAL_GetTick>
 80018d4:	0002      	movs	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e046      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80018e2:	4b25      	ldr	r3, [pc, #148]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	2380      	movs	r3, #128	@ 0x80
 80018e8:	049b      	lsls	r3, r3, #18
 80018ea:	4013      	ands	r3, r2
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80018ee:	4b22      	ldr	r3, [pc, #136]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80018f0:	68da      	ldr	r2, [r3, #12]
 80018f2:	4b21      	ldr	r3, [pc, #132]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 80018f4:	4926      	ldr	r1, [pc, #152]	@ (8001990 <HAL_RCC_OscConfig+0x630>)
 80018f6:	400a      	ands	r2, r1
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	e038      	b.n	800196e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69db      	ldr	r3, [r3, #28]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d101      	bne.n	8001908 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e033      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001908:	4b1b      	ldr	r3, [pc, #108]	@ (8001978 <HAL_RCC_OscConfig+0x618>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	2203      	movs	r2, #3
 8001912:	401a      	ands	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	429a      	cmp	r2, r3
 800191a:	d126      	bne.n	800196a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	2270      	movs	r2, #112	@ 0x70
 8001920:	401a      	ands	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001926:	429a      	cmp	r2, r3
 8001928:	d11f      	bne.n	800196a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	23fe      	movs	r3, #254	@ 0xfe
 800192e:	01db      	lsls	r3, r3, #7
 8001930:	401a      	ands	r2, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001936:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001938:	429a      	cmp	r2, r3
 800193a:	d116      	bne.n	800196a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	23f8      	movs	r3, #248	@ 0xf8
 8001940:	039b      	lsls	r3, r3, #14
 8001942:	401a      	ands	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001948:	429a      	cmp	r2, r3
 800194a:	d10e      	bne.n	800196a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	23e0      	movs	r3, #224	@ 0xe0
 8001950:	051b      	lsls	r3, r3, #20
 8001952:	401a      	ands	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001958:	429a      	cmp	r2, r3
 800195a:	d106      	bne.n	800196a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	0f5b      	lsrs	r3, r3, #29
 8001960:	075a      	lsls	r2, r3, #29
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001966:	429a      	cmp	r2, r3
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	0018      	movs	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	b008      	add	sp, #32
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40021000 	.word	0x40021000
 800197c:	40007000 	.word	0x40007000
 8001980:	00001388 	.word	0x00001388
 8001984:	efffffff 	.word	0xefffffff
 8001988:	feffffff 	.word	0xfeffffff
 800198c:	11c1808c 	.word	0x11c1808c
 8001990:	eefefffc 	.word	0xeefefffc

08001994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d101      	bne.n	80019a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e0e9      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019a8:	4b76      	ldr	r3, [pc, #472]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2207      	movs	r2, #7
 80019ae:	4013      	ands	r3, r2
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d91e      	bls.n	80019f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b6:	4b73      	ldr	r3, [pc, #460]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2207      	movs	r2, #7
 80019bc:	4393      	bics	r3, r2
 80019be:	0019      	movs	r1, r3
 80019c0:	4b70      	ldr	r3, [pc, #448]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019c8:	f7ff f92e 	bl	8000c28 <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019d0:	e009      	b.n	80019e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019d2:	f7ff f929 	bl	8000c28 <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	4a6a      	ldr	r2, [pc, #424]	@ (8001b88 <HAL_RCC_ClockConfig+0x1f4>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e0ca      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019e6:	4b67      	ldr	r3, [pc, #412]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2207      	movs	r2, #7
 80019ec:	4013      	ands	r3, r2
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d1ee      	bne.n	80019d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2202      	movs	r2, #2
 80019fa:	4013      	ands	r3, r2
 80019fc:	d015      	beq.n	8001a2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2204      	movs	r2, #4
 8001a04:	4013      	ands	r3, r2
 8001a06:	d006      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a08:	4b60      	ldr	r3, [pc, #384]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a0a:	689a      	ldr	r2, [r3, #8]
 8001a0c:	4b5f      	ldr	r3, [pc, #380]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a0e:	21e0      	movs	r1, #224	@ 0xe0
 8001a10:	01c9      	lsls	r1, r1, #7
 8001a12:	430a      	orrs	r2, r1
 8001a14:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a16:	4b5d      	ldr	r3, [pc, #372]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	4a5d      	ldr	r2, [pc, #372]	@ (8001b90 <HAL_RCC_ClockConfig+0x1fc>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	0019      	movs	r1, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	4b59      	ldr	r3, [pc, #356]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a26:	430a      	orrs	r2, r1
 8001a28:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	4013      	ands	r3, r2
 8001a32:	d057      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d107      	bne.n	8001a4c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a3c:	4b53      	ldr	r3, [pc, #332]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	2380      	movs	r3, #128	@ 0x80
 8001a42:	029b      	lsls	r3, r3, #10
 8001a44:	4013      	ands	r3, r2
 8001a46:	d12b      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e097      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d107      	bne.n	8001a64 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a54:	4b4d      	ldr	r3, [pc, #308]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	2380      	movs	r3, #128	@ 0x80
 8001a5a:	049b      	lsls	r3, r3, #18
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d11f      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e08b      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d107      	bne.n	8001a7c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a6c:	4b47      	ldr	r3, [pc, #284]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	2380      	movs	r3, #128	@ 0x80
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4013      	ands	r3, r2
 8001a76:	d113      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e07f      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d106      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a84:	4b41      	ldr	r3, [pc, #260]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a88:	2202      	movs	r2, #2
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d108      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e074      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a92:	4b3e      	ldr	r3, [pc, #248]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a96:	2202      	movs	r2, #2
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d101      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e06d      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	2207      	movs	r2, #7
 8001aa6:	4393      	bics	r3, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685a      	ldr	r2, [r3, #4]
 8001aae:	4b37      	ldr	r3, [pc, #220]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ab4:	f7ff f8b8 	bl	8000c28 <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001abc:	e009      	b.n	8001ad2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001abe:	f7ff f8b3 	bl	8000c28 <HAL_GetTick>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4a2f      	ldr	r2, [pc, #188]	@ (8001b88 <HAL_RCC_ClockConfig+0x1f4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e054      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	2238      	movs	r2, #56	@ 0x38
 8001ad8:	401a      	ands	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d1ec      	bne.n	8001abe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae4:	4b27      	ldr	r3, [pc, #156]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2207      	movs	r2, #7
 8001aea:	4013      	ands	r3, r2
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d21e      	bcs.n	8001b30 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af2:	4b24      	ldr	r3, [pc, #144]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2207      	movs	r2, #7
 8001af8:	4393      	bics	r3, r2
 8001afa:	0019      	movs	r1, r3
 8001afc:	4b21      	ldr	r3, [pc, #132]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b04:	f7ff f890 	bl	8000c28 <HAL_GetTick>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b0c:	e009      	b.n	8001b22 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b0e:	f7ff f88b 	bl	8000c28 <HAL_GetTick>
 8001b12:	0002      	movs	r2, r0
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	4a1b      	ldr	r2, [pc, #108]	@ (8001b88 <HAL_RCC_ClockConfig+0x1f4>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e02c      	b.n	8001b7c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b22:	4b18      	ldr	r3, [pc, #96]	@ (8001b84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2207      	movs	r2, #7
 8001b28:	4013      	ands	r3, r2
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d1ee      	bne.n	8001b0e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2204      	movs	r2, #4
 8001b36:	4013      	ands	r3, r2
 8001b38:	d009      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001b3a:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	4a15      	ldr	r2, [pc, #84]	@ (8001b94 <HAL_RCC_ClockConfig+0x200>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	0019      	movs	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001b4e:	f000 f829 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8001b52:	0001      	movs	r1, r0
 8001b54:	4b0d      	ldr	r3, [pc, #52]	@ (8001b8c <HAL_RCC_ClockConfig+0x1f8>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	220f      	movs	r2, #15
 8001b5c:	401a      	ands	r2, r3
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <HAL_RCC_ClockConfig+0x204>)
 8001b60:	0092      	lsls	r2, r2, #2
 8001b62:	58d3      	ldr	r3, [r2, r3]
 8001b64:	221f      	movs	r2, #31
 8001b66:	4013      	ands	r3, r2
 8001b68:	000a      	movs	r2, r1
 8001b6a:	40da      	lsrs	r2, r3
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <HAL_RCC_ClockConfig+0x208>)
 8001b6e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001b70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <HAL_RCC_ClockConfig+0x20c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	0018      	movs	r0, r3
 8001b76:	f7fe fffb 	bl	8000b70 <HAL_InitTick>
 8001b7a:	0003      	movs	r3, r0
}
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b004      	add	sp, #16
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40022000 	.word	0x40022000
 8001b88:	00001388 	.word	0x00001388
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	fffff0ff 	.word	0xfffff0ff
 8001b94:	ffff8fff 	.word	0xffff8fff
 8001b98:	08003d8c 	.word	0x08003d8c
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000004 	.word	0x20000004

08001ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001baa:	4b3c      	ldr	r3, [pc, #240]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	2238      	movs	r2, #56	@ 0x38
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d10f      	bne.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001bb4:	4b39      	ldr	r3, [pc, #228]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	0adb      	lsrs	r3, r3, #11
 8001bba:	2207      	movs	r2, #7
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	0013      	movs	r3, r2
 8001bc4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001bc6:	6839      	ldr	r1, [r7, #0]
 8001bc8:	4835      	ldr	r0, [pc, #212]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001bca:	f7fe fa9b 	bl	8000104 <__udivsi3>
 8001bce:	0003      	movs	r3, r0
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	e05d      	b.n	8001c90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bd4:	4b31      	ldr	r3, [pc, #196]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	2238      	movs	r2, #56	@ 0x38
 8001bda:	4013      	ands	r3, r2
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d102      	bne.n	8001be6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001be0:	4b30      	ldr	r3, [pc, #192]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	e054      	b.n	8001c90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be6:	4b2d      	ldr	r3, [pc, #180]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	2238      	movs	r2, #56	@ 0x38
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b10      	cmp	r3, #16
 8001bf0:	d138      	bne.n	8001c64 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	2203      	movs	r2, #3
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bfc:	4b27      	ldr	r3, [pc, #156]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	2207      	movs	r2, #7
 8001c04:	4013      	ands	r3, r2
 8001c06:	3301      	adds	r3, #1
 8001c08:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2b03      	cmp	r3, #3
 8001c0e:	d10d      	bne.n	8001c2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	4824      	ldr	r0, [pc, #144]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001c14:	f7fe fa76 	bl	8000104 <__udivsi3>
 8001c18:	0003      	movs	r3, r0
 8001c1a:	0019      	movs	r1, r3
 8001c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	227f      	movs	r2, #127	@ 0x7f
 8001c24:	4013      	ands	r3, r2
 8001c26:	434b      	muls	r3, r1
 8001c28:	617b      	str	r3, [r7, #20]
        break;
 8001c2a:	e00d      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001c2c:	68b9      	ldr	r1, [r7, #8]
 8001c2e:	481c      	ldr	r0, [pc, #112]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001c30:	f7fe fa68 	bl	8000104 <__udivsi3>
 8001c34:	0003      	movs	r3, r0
 8001c36:	0019      	movs	r1, r3
 8001c38:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	227f      	movs	r2, #127	@ 0x7f
 8001c40:	4013      	ands	r3, r2
 8001c42:	434b      	muls	r3, r1
 8001c44:	617b      	str	r3, [r7, #20]
        break;
 8001c46:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001c48:	4b14      	ldr	r3, [pc, #80]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	0f5b      	lsrs	r3, r3, #29
 8001c4e:	2207      	movs	r2, #7
 8001c50:	4013      	ands	r3, r2
 8001c52:	3301      	adds	r3, #1
 8001c54:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	6978      	ldr	r0, [r7, #20]
 8001c5a:	f7fe fa53 	bl	8000104 <__udivsi3>
 8001c5e:	0003      	movs	r3, r0
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	e015      	b.n	8001c90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001c64:	4b0d      	ldr	r3, [pc, #52]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	2238      	movs	r2, #56	@ 0x38
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	2b20      	cmp	r3, #32
 8001c6e:	d103      	bne.n	8001c78 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001c70:	2380      	movs	r3, #128	@ 0x80
 8001c72:	021b      	lsls	r3, r3, #8
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	e00b      	b.n	8001c90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2238      	movs	r2, #56	@ 0x38
 8001c7e:	4013      	ands	r3, r2
 8001c80:	2b18      	cmp	r3, #24
 8001c82:	d103      	bne.n	8001c8c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001c84:	23fa      	movs	r3, #250	@ 0xfa
 8001c86:	01db      	lsls	r3, r3, #7
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	e001      	b.n	8001c90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001c90:	693b      	ldr	r3, [r7, #16]
}
 8001c92:	0018      	movs	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	b006      	add	sp, #24
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	46c0      	nop			@ (mov r8, r8)
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	00f42400 	.word	0x00f42400
 8001ca4:	007a1200 	.word	0x007a1200

08001ca8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cac:	4b02      	ldr	r3, [pc, #8]	@ (8001cb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cae:	681b      	ldr	r3, [r3, #0]
}
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	46c0      	nop			@ (mov r8, r8)
 8001cb8:	20000000 	.word	0x20000000

08001cbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cbc:	b5b0      	push	{r4, r5, r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001cc0:	f7ff fff2 	bl	8001ca8 <HAL_RCC_GetHCLKFreq>
 8001cc4:	0004      	movs	r4, r0
 8001cc6:	f7ff fb3f 	bl	8001348 <LL_RCC_GetAPB1Prescaler>
 8001cca:	0003      	movs	r3, r0
 8001ccc:	0b1a      	lsrs	r2, r3, #12
 8001cce:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cd0:	0092      	lsls	r2, r2, #2
 8001cd2:	58d3      	ldr	r3, [r2, r3]
 8001cd4:	221f      	movs	r2, #31
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	40dc      	lsrs	r4, r3
 8001cda:	0023      	movs	r3, r4
}
 8001cdc:	0018      	movs	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ce2:	46c0      	nop			@ (mov r8, r8)
 8001ce4:	08003dcc 	.word	0x08003dcc

08001ce8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001cf0:	2313      	movs	r3, #19
 8001cf2:	18fb      	adds	r3, r7, r3
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001cf8:	2312      	movs	r3, #18
 8001cfa:	18fb      	adds	r3, r7, r3
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	2380      	movs	r3, #128	@ 0x80
 8001d06:	029b      	lsls	r3, r3, #10
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d100      	bne.n	8001d0e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001d0c:	e0a3      	b.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d0e:	2011      	movs	r0, #17
 8001d10:	183b      	adds	r3, r7, r0
 8001d12:	2200      	movs	r2, #0
 8001d14:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d16:	4bc3      	ldr	r3, [pc, #780]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d1a:	2380      	movs	r3, #128	@ 0x80
 8001d1c:	055b      	lsls	r3, r3, #21
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d110      	bne.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d22:	4bc0      	ldr	r3, [pc, #768]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d26:	4bbf      	ldr	r3, [pc, #764]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d28:	2180      	movs	r1, #128	@ 0x80
 8001d2a:	0549      	lsls	r1, r1, #21
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d30:	4bbc      	ldr	r3, [pc, #752]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d34:	2380      	movs	r3, #128	@ 0x80
 8001d36:	055b      	lsls	r3, r3, #21
 8001d38:	4013      	ands	r3, r2
 8001d3a:	60bb      	str	r3, [r7, #8]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d3e:	183b      	adds	r3, r7, r0
 8001d40:	2201      	movs	r2, #1
 8001d42:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d44:	4bb8      	ldr	r3, [pc, #736]	@ (8002028 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	4bb7      	ldr	r3, [pc, #732]	@ (8002028 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d4a:	2180      	movs	r1, #128	@ 0x80
 8001d4c:	0049      	lsls	r1, r1, #1
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d52:	f7fe ff69 	bl	8000c28 <HAL_GetTick>
 8001d56:	0003      	movs	r3, r0
 8001d58:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d5a:	e00b      	b.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d5c:	f7fe ff64 	bl	8000c28 <HAL_GetTick>
 8001d60:	0002      	movs	r2, r0
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d904      	bls.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001d6a:	2313      	movs	r3, #19
 8001d6c:	18fb      	adds	r3, r7, r3
 8001d6e:	2203      	movs	r2, #3
 8001d70:	701a      	strb	r2, [r3, #0]
        break;
 8001d72:	e005      	b.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d74:	4bac      	ldr	r3, [pc, #688]	@ (8002028 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	2380      	movs	r3, #128	@ 0x80
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	d0ed      	beq.n	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001d80:	2313      	movs	r3, #19
 8001d82:	18fb      	adds	r3, r7, r3
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d154      	bne.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001d8a:	4ba6      	ldr	r3, [pc, #664]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d8c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d8e:	23c0      	movs	r3, #192	@ 0xc0
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	4013      	ands	r3, r2
 8001d94:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d019      	beq.n	8001dd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da0:	697a      	ldr	r2, [r7, #20]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d014      	beq.n	8001dd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001da6:	4b9f      	ldr	r3, [pc, #636]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001daa:	4aa0      	ldr	r2, [pc, #640]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001db0:	4b9c      	ldr	r3, [pc, #624]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001db2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001db4:	4b9b      	ldr	r3, [pc, #620]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001db6:	2180      	movs	r1, #128	@ 0x80
 8001db8:	0249      	lsls	r1, r1, #9
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001dbe:	4b99      	ldr	r3, [pc, #612]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001dc2:	4b98      	ldr	r3, [pc, #608]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc4:	499a      	ldr	r1, [pc, #616]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001dc6:	400a      	ands	r2, r1
 8001dc8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001dca:	4b96      	ldr	r3, [pc, #600]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d016      	beq.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd8:	f7fe ff26 	bl	8000c28 <HAL_GetTick>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001de0:	e00c      	b.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001de2:	f7fe ff21 	bl	8000c28 <HAL_GetTick>
 8001de6:	0002      	movs	r2, r0
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	4a91      	ldr	r2, [pc, #580]	@ (8002034 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d904      	bls.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001df2:	2313      	movs	r3, #19
 8001df4:	18fb      	adds	r3, r7, r3
 8001df6:	2203      	movs	r2, #3
 8001df8:	701a      	strb	r2, [r3, #0]
            break;
 8001dfa:	e004      	b.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dfc:	4b89      	ldr	r3, [pc, #548]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e00:	2202      	movs	r2, #2
 8001e02:	4013      	ands	r3, r2
 8001e04:	d0ed      	beq.n	8001de2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001e06:	2313      	movs	r3, #19
 8001e08:	18fb      	adds	r3, r7, r3
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d10a      	bne.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e10:	4b84      	ldr	r3, [pc, #528]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e14:	4a85      	ldr	r2, [pc, #532]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	0019      	movs	r1, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e1e:	4b81      	ldr	r3, [pc, #516]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e20:	430a      	orrs	r2, r1
 8001e22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e24:	e00c      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001e26:	2312      	movs	r3, #18
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	2213      	movs	r2, #19
 8001e2c:	18ba      	adds	r2, r7, r2
 8001e2e:	7812      	ldrb	r2, [r2, #0]
 8001e30:	701a      	strb	r2, [r3, #0]
 8001e32:	e005      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e34:	2312      	movs	r3, #18
 8001e36:	18fb      	adds	r3, r7, r3
 8001e38:	2213      	movs	r2, #19
 8001e3a:	18ba      	adds	r2, r7, r2
 8001e3c:	7812      	ldrb	r2, [r2, #0]
 8001e3e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e40:	2311      	movs	r3, #17
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d105      	bne.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e4a:	4b76      	ldr	r3, [pc, #472]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e4e:	4b75      	ldr	r3, [pc, #468]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e50:	4979      	ldr	r1, [pc, #484]	@ (8002038 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001e52:	400a      	ands	r2, r1
 8001e54:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d009      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e60:	4b70      	ldr	r3, [pc, #448]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e64:	2203      	movs	r2, #3
 8001e66:	4393      	bics	r3, r2
 8001e68:	0019      	movs	r1, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	4b6d      	ldr	r3, [pc, #436]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e70:	430a      	orrs	r2, r1
 8001e72:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2202      	movs	r2, #2
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d009      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001e7e:	4b69      	ldr	r3, [pc, #420]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e82:	220c      	movs	r2, #12
 8001e84:	4393      	bics	r3, r2
 8001e86:	0019      	movs	r1, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	4b65      	ldr	r3, [pc, #404]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2210      	movs	r2, #16
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d009      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e9c:	4b61      	ldr	r3, [pc, #388]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea0:	4a66      	ldr	r2, [pc, #408]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	0019      	movs	r1, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68da      	ldr	r2, [r3, #12]
 8001eaa:	4b5e      	ldr	r3, [pc, #376]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eac:	430a      	orrs	r2, r1
 8001eae:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	2380      	movs	r3, #128	@ 0x80
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d009      	beq.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ebc:	4b59      	ldr	r3, [pc, #356]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec0:	4a5f      	ldr	r2, [pc, #380]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	0019      	movs	r1, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	699a      	ldr	r2, [r3, #24]
 8001eca:	4b56      	ldr	r3, [pc, #344]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2380      	movs	r3, #128	@ 0x80
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	4013      	ands	r3, r2
 8001eda:	d009      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001edc:	4b51      	ldr	r3, [pc, #324]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee0:	4a58      	ldr	r2, [pc, #352]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	0019      	movs	r1, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	69da      	ldr	r2, [r3, #28]
 8001eea:	4b4e      	ldr	r3, [pc, #312]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eec:	430a      	orrs	r2, r1
 8001eee:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2220      	movs	r2, #32
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d009      	beq.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001efa:	4b4a      	ldr	r3, [pc, #296]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001efe:	4a52      	ldr	r2, [pc, #328]	@ (8002048 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001f00:	4013      	ands	r3, r2
 8001f02:	0019      	movs	r1, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	691a      	ldr	r2, [r3, #16]
 8001f08:	4b46      	ldr	r3, [pc, #280]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	2380      	movs	r3, #128	@ 0x80
 8001f14:	01db      	lsls	r3, r3, #7
 8001f16:	4013      	ands	r3, r2
 8001f18:	d015      	beq.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f1a:	4b42      	ldr	r3, [pc, #264]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	0899      	lsrs	r1, r3, #2
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a1a      	ldr	r2, [r3, #32]
 8001f26:	4b3f      	ldr	r3, [pc, #252]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a1a      	ldr	r2, [r3, #32]
 8001f30:	2380      	movs	r3, #128	@ 0x80
 8001f32:	05db      	lsls	r3, r3, #23
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d106      	bne.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f38:	4b3a      	ldr	r3, [pc, #232]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	4b39      	ldr	r3, [pc, #228]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f3e:	2180      	movs	r1, #128	@ 0x80
 8001f40:	0249      	lsls	r1, r1, #9
 8001f42:	430a      	orrs	r2, r1
 8001f44:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	2380      	movs	r3, #128	@ 0x80
 8001f4c:	031b      	lsls	r3, r3, #12
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d009      	beq.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001f52:	4b34      	ldr	r3, [pc, #208]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f56:	2240      	movs	r2, #64	@ 0x40
 8001f58:	4393      	bics	r3, r2
 8001f5a:	0019      	movs	r1, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f60:	4b30      	ldr	r3, [pc, #192]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f62:	430a      	orrs	r2, r1
 8001f64:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	2380      	movs	r3, #128	@ 0x80
 8001f6c:	039b      	lsls	r3, r3, #14
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d016      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001f72:	4b2c      	ldr	r3, [pc, #176]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f76:	4a35      	ldr	r2, [pc, #212]	@ (800204c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001f78:	4013      	ands	r3, r2
 8001f7a:	0019      	movs	r1, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f80:	4b28      	ldr	r3, [pc, #160]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f82:	430a      	orrs	r2, r1
 8001f84:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f8a:	2380      	movs	r3, #128	@ 0x80
 8001f8c:	03db      	lsls	r3, r3, #15
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d106      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001f92:	4b24      	ldr	r3, [pc, #144]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	4b23      	ldr	r3, [pc, #140]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f98:	2180      	movs	r1, #128	@ 0x80
 8001f9a:	0449      	lsls	r1, r1, #17
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	2380      	movs	r3, #128	@ 0x80
 8001fa6:	03db      	lsls	r3, r3, #15
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d016      	beq.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001fac:	4b1d      	ldr	r3, [pc, #116]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb0:	4a27      	ldr	r2, [pc, #156]	@ (8002050 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	0019      	movs	r1, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fba:	4b1a      	ldr	r3, [pc, #104]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	045b      	lsls	r3, r3, #17
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d106      	bne.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001fcc:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	4b14      	ldr	r3, [pc, #80]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd2:	2180      	movs	r1, #128	@ 0x80
 8001fd4:	0449      	lsls	r1, r1, #17
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	2380      	movs	r3, #128	@ 0x80
 8001fe0:	011b      	lsls	r3, r3, #4
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d016      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fea:	4a1a      	ldr	r2, [pc, #104]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	0019      	movs	r1, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	695a      	ldr	r2, [r3, #20]
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	2380      	movs	r3, #128	@ 0x80
 8002000:	01db      	lsls	r3, r3, #7
 8002002:	429a      	cmp	r2, r3
 8002004:	d106      	bne.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002006:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800200c:	2180      	movs	r1, #128	@ 0x80
 800200e:	0249      	lsls	r1, r1, #9
 8002010:	430a      	orrs	r2, r1
 8002012:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002014:	2312      	movs	r3, #18
 8002016:	18fb      	adds	r3, r7, r3
 8002018:	781b      	ldrb	r3, [r3, #0]
}
 800201a:	0018      	movs	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	b006      	add	sp, #24
 8002020:	bd80      	pop	{r7, pc}
 8002022:	46c0      	nop			@ (mov r8, r8)
 8002024:	40021000 	.word	0x40021000
 8002028:	40007000 	.word	0x40007000
 800202c:	fffffcff 	.word	0xfffffcff
 8002030:	fffeffff 	.word	0xfffeffff
 8002034:	00001388 	.word	0x00001388
 8002038:	efffffff 	.word	0xefffffff
 800203c:	fffff3ff 	.word	0xfffff3ff
 8002040:	fff3ffff 	.word	0xfff3ffff
 8002044:	ffcfffff 	.word	0xffcfffff
 8002048:	ffffcfff 	.word	0xffffcfff
 800204c:	ffbfffff 	.word	0xffbfffff
 8002050:	feffffff 	.word	0xfeffffff
 8002054:	ffff3fff 	.word	0xffff3fff

08002058 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e04a      	b.n	8002100 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	223d      	movs	r2, #61	@ 0x3d
 800206e:	5c9b      	ldrb	r3, [r3, r2]
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d107      	bne.n	8002086 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	223c      	movs	r2, #60	@ 0x3c
 800207a:	2100      	movs	r1, #0
 800207c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	0018      	movs	r0, r3
 8002082:	f7fe fc67 	bl	8000954 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	223d      	movs	r2, #61	@ 0x3d
 800208a:	2102      	movs	r1, #2
 800208c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3304      	adds	r3, #4
 8002096:	0019      	movs	r1, r3
 8002098:	0010      	movs	r0, r2
 800209a:	f000 fa8f 	bl	80025bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2248      	movs	r2, #72	@ 0x48
 80020a2:	2101      	movs	r1, #1
 80020a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	223e      	movs	r2, #62	@ 0x3e
 80020aa:	2101      	movs	r1, #1
 80020ac:	5499      	strb	r1, [r3, r2]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	223f      	movs	r2, #63	@ 0x3f
 80020b2:	2101      	movs	r1, #1
 80020b4:	5499      	strb	r1, [r3, r2]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2240      	movs	r2, #64	@ 0x40
 80020ba:	2101      	movs	r1, #1
 80020bc:	5499      	strb	r1, [r3, r2]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2241      	movs	r2, #65	@ 0x41
 80020c2:	2101      	movs	r1, #1
 80020c4:	5499      	strb	r1, [r3, r2]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2242      	movs	r2, #66	@ 0x42
 80020ca:	2101      	movs	r1, #1
 80020cc:	5499      	strb	r1, [r3, r2]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2243      	movs	r2, #67	@ 0x43
 80020d2:	2101      	movs	r1, #1
 80020d4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2244      	movs	r2, #68	@ 0x44
 80020da:	2101      	movs	r1, #1
 80020dc:	5499      	strb	r1, [r3, r2]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2245      	movs	r2, #69	@ 0x45
 80020e2:	2101      	movs	r1, #1
 80020e4:	5499      	strb	r1, [r3, r2]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2246      	movs	r2, #70	@ 0x46
 80020ea:	2101      	movs	r1, #1
 80020ec:	5499      	strb	r1, [r3, r2]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2247      	movs	r2, #71	@ 0x47
 80020f2:	2101      	movs	r1, #1
 80020f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	223d      	movs	r2, #61	@ 0x3d
 80020fa:	2101      	movs	r1, #1
 80020fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	0018      	movs	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	b002      	add	sp, #8
 8002106:	bd80      	pop	{r7, pc}

08002108 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	223d      	movs	r2, #61	@ 0x3d
 8002114:	5c9b      	ldrb	r3, [r3, r2]
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b01      	cmp	r3, #1
 800211a:	d001      	beq.n	8002120 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e042      	b.n	80021a6 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	223d      	movs	r2, #61	@ 0x3d
 8002124:	2102      	movs	r1, #2
 8002126:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2101      	movs	r1, #1
 8002134:	430a      	orrs	r2, r1
 8002136:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a1c      	ldr	r2, [pc, #112]	@ (80021b0 <HAL_TIM_Base_Start_IT+0xa8>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d00f      	beq.n	8002162 <HAL_TIM_Base_Start_IT+0x5a>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	2380      	movs	r3, #128	@ 0x80
 8002148:	05db      	lsls	r3, r3, #23
 800214a:	429a      	cmp	r2, r3
 800214c:	d009      	beq.n	8002162 <HAL_TIM_Base_Start_IT+0x5a>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a18      	ldr	r2, [pc, #96]	@ (80021b4 <HAL_TIM_Base_Start_IT+0xac>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d004      	beq.n	8002162 <HAL_TIM_Base_Start_IT+0x5a>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a16      	ldr	r2, [pc, #88]	@ (80021b8 <HAL_TIM_Base_Start_IT+0xb0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d116      	bne.n	8002190 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <HAL_TIM_Base_Start_IT+0xb4>)
 800216a:	4013      	ands	r3, r2
 800216c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2b06      	cmp	r3, #6
 8002172:	d016      	beq.n	80021a2 <HAL_TIM_Base_Start_IT+0x9a>
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	2380      	movs	r3, #128	@ 0x80
 8002178:	025b      	lsls	r3, r3, #9
 800217a:	429a      	cmp	r2, r3
 800217c:	d011      	beq.n	80021a2 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2101      	movs	r1, #1
 800218a:	430a      	orrs	r2, r1
 800218c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800218e:	e008      	b.n	80021a2 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2101      	movs	r1, #1
 800219c:	430a      	orrs	r2, r1
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	e000      	b.n	80021a4 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	0018      	movs	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b004      	add	sp, #16
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	40012c00 	.word	0x40012c00
 80021b4:	40000400 	.word	0x40000400
 80021b8:	40014000 	.word	0x40014000
 80021bc:	00010007 	.word	0x00010007

080021c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	2202      	movs	r2, #2
 80021dc:	4013      	ands	r3, r2
 80021de:	d021      	beq.n	8002224 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2202      	movs	r2, #2
 80021e4:	4013      	ands	r3, r2
 80021e6:	d01d      	beq.n	8002224 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2203      	movs	r2, #3
 80021ee:	4252      	negs	r2, r2
 80021f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	2203      	movs	r2, #3
 8002200:	4013      	ands	r3, r2
 8002202:	d004      	beq.n	800220e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	0018      	movs	r0, r3
 8002208:	f000 f9c0 	bl	800258c <HAL_TIM_IC_CaptureCallback>
 800220c:	e007      	b.n	800221e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	0018      	movs	r0, r3
 8002212:	f000 f9b3 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	0018      	movs	r0, r3
 800221a:	f000 f9bf 	bl	800259c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	2204      	movs	r2, #4
 8002228:	4013      	ands	r3, r2
 800222a:	d022      	beq.n	8002272 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2204      	movs	r2, #4
 8002230:	4013      	ands	r3, r2
 8002232:	d01e      	beq.n	8002272 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2205      	movs	r2, #5
 800223a:	4252      	negs	r2, r2
 800223c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2202      	movs	r2, #2
 8002242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	699a      	ldr	r2, [r3, #24]
 800224a:	23c0      	movs	r3, #192	@ 0xc0
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	4013      	ands	r3, r2
 8002250:	d004      	beq.n	800225c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	0018      	movs	r0, r3
 8002256:	f000 f999 	bl	800258c <HAL_TIM_IC_CaptureCallback>
 800225a:	e007      	b.n	800226c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	0018      	movs	r0, r3
 8002260:	f000 f98c 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	0018      	movs	r0, r3
 8002268:	f000 f998 	bl	800259c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2208      	movs	r2, #8
 8002276:	4013      	ands	r3, r2
 8002278:	d021      	beq.n	80022be <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2208      	movs	r2, #8
 800227e:	4013      	ands	r3, r2
 8002280:	d01d      	beq.n	80022be <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2209      	movs	r2, #9
 8002288:	4252      	negs	r2, r2
 800228a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2204      	movs	r2, #4
 8002290:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	2203      	movs	r2, #3
 800229a:	4013      	ands	r3, r2
 800229c:	d004      	beq.n	80022a8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	0018      	movs	r0, r3
 80022a2:	f000 f973 	bl	800258c <HAL_TIM_IC_CaptureCallback>
 80022a6:	e007      	b.n	80022b8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	0018      	movs	r0, r3
 80022ac:	f000 f966 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	0018      	movs	r0, r3
 80022b4:	f000 f972 	bl	800259c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2210      	movs	r2, #16
 80022c2:	4013      	ands	r3, r2
 80022c4:	d022      	beq.n	800230c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2210      	movs	r2, #16
 80022ca:	4013      	ands	r3, r2
 80022cc:	d01e      	beq.n	800230c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2211      	movs	r2, #17
 80022d4:	4252      	negs	r2, r2
 80022d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2208      	movs	r2, #8
 80022dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	69da      	ldr	r2, [r3, #28]
 80022e4:	23c0      	movs	r3, #192	@ 0xc0
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4013      	ands	r3, r2
 80022ea:	d004      	beq.n	80022f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	0018      	movs	r0, r3
 80022f0:	f000 f94c 	bl	800258c <HAL_TIM_IC_CaptureCallback>
 80022f4:	e007      	b.n	8002306 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	0018      	movs	r0, r3
 80022fa:	f000 f93f 	bl	800257c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	0018      	movs	r0, r3
 8002302:	f000 f94b 	bl	800259c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	2201      	movs	r2, #1
 8002310:	4013      	ands	r3, r2
 8002312:	d00c      	beq.n	800232e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2201      	movs	r2, #1
 8002318:	4013      	ands	r3, r2
 800231a:	d008      	beq.n	800232e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2202      	movs	r2, #2
 8002322:	4252      	negs	r2, r2
 8002324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	0018      	movs	r0, r3
 800232a:	f7fe fadb 	bl	80008e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	2280      	movs	r2, #128	@ 0x80
 8002332:	4013      	ands	r3, r2
 8002334:	d104      	bne.n	8002340 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	2380      	movs	r3, #128	@ 0x80
 800233a:	019b      	lsls	r3, r3, #6
 800233c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800233e:	d00b      	beq.n	8002358 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2280      	movs	r2, #128	@ 0x80
 8002344:	4013      	ands	r3, r2
 8002346:	d007      	beq.n	8002358 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a1e      	ldr	r2, [pc, #120]	@ (80023c8 <HAL_TIM_IRQHandler+0x208>)
 800234e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	0018      	movs	r0, r3
 8002354:	f000 fad2 	bl	80028fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	2380      	movs	r3, #128	@ 0x80
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	4013      	ands	r3, r2
 8002360:	d00b      	beq.n	800237a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2280      	movs	r2, #128	@ 0x80
 8002366:	4013      	ands	r3, r2
 8002368:	d007      	beq.n	800237a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a17      	ldr	r2, [pc, #92]	@ (80023cc <HAL_TIM_IRQHandler+0x20c>)
 8002370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	0018      	movs	r0, r3
 8002376:	f000 fac9 	bl	800290c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2240      	movs	r2, #64	@ 0x40
 800237e:	4013      	ands	r3, r2
 8002380:	d00c      	beq.n	800239c <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2240      	movs	r2, #64	@ 0x40
 8002386:	4013      	ands	r3, r2
 8002388:	d008      	beq.n	800239c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2241      	movs	r2, #65	@ 0x41
 8002390:	4252      	negs	r2, r2
 8002392:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	0018      	movs	r0, r3
 8002398:	f000 f908 	bl	80025ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	2220      	movs	r2, #32
 80023a0:	4013      	ands	r3, r2
 80023a2:	d00c      	beq.n	80023be <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2220      	movs	r2, #32
 80023a8:	4013      	ands	r3, r2
 80023aa:	d008      	beq.n	80023be <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2221      	movs	r2, #33	@ 0x21
 80023b2:	4252      	negs	r2, r2
 80023b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	0018      	movs	r0, r3
 80023ba:	f000 fa97 	bl	80028ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023be:	46c0      	nop			@ (mov r8, r8)
 80023c0:	46bd      	mov	sp, r7
 80023c2:	b004      	add	sp, #16
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	46c0      	nop			@ (mov r8, r8)
 80023c8:	ffffdf7f 	.word	0xffffdf7f
 80023cc:	fffffeff 	.word	0xfffffeff

080023d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023da:	230f      	movs	r3, #15
 80023dc:	18fb      	adds	r3, r7, r3
 80023de:	2200      	movs	r2, #0
 80023e0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	223c      	movs	r2, #60	@ 0x3c
 80023e6:	5c9b      	ldrb	r3, [r3, r2]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_TIM_ConfigClockSource+0x20>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e0bc      	b.n	800256a <HAL_TIM_ConfigClockSource+0x19a>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	223c      	movs	r2, #60	@ 0x3c
 80023f4:	2101      	movs	r1, #1
 80023f6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	223d      	movs	r2, #61	@ 0x3d
 80023fc:	2102      	movs	r1, #2
 80023fe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	4a5a      	ldr	r2, [pc, #360]	@ (8002574 <HAL_TIM_ConfigClockSource+0x1a4>)
 800240c:	4013      	ands	r3, r2
 800240e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	4a59      	ldr	r2, [pc, #356]	@ (8002578 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002414:	4013      	ands	r3, r2
 8002416:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68ba      	ldr	r2, [r7, #8]
 800241e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2280      	movs	r2, #128	@ 0x80
 8002426:	0192      	lsls	r2, r2, #6
 8002428:	4293      	cmp	r3, r2
 800242a:	d040      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0xde>
 800242c:	2280      	movs	r2, #128	@ 0x80
 800242e:	0192      	lsls	r2, r2, #6
 8002430:	4293      	cmp	r3, r2
 8002432:	d900      	bls.n	8002436 <HAL_TIM_ConfigClockSource+0x66>
 8002434:	e088      	b.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 8002436:	2280      	movs	r2, #128	@ 0x80
 8002438:	0152      	lsls	r2, r2, #5
 800243a:	4293      	cmp	r3, r2
 800243c:	d100      	bne.n	8002440 <HAL_TIM_ConfigClockSource+0x70>
 800243e:	e088      	b.n	8002552 <HAL_TIM_ConfigClockSource+0x182>
 8002440:	2280      	movs	r2, #128	@ 0x80
 8002442:	0152      	lsls	r2, r2, #5
 8002444:	4293      	cmp	r3, r2
 8002446:	d900      	bls.n	800244a <HAL_TIM_ConfigClockSource+0x7a>
 8002448:	e07e      	b.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 800244a:	2b70      	cmp	r3, #112	@ 0x70
 800244c:	d018      	beq.n	8002480 <HAL_TIM_ConfigClockSource+0xb0>
 800244e:	d900      	bls.n	8002452 <HAL_TIM_ConfigClockSource+0x82>
 8002450:	e07a      	b.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 8002452:	2b60      	cmp	r3, #96	@ 0x60
 8002454:	d04f      	beq.n	80024f6 <HAL_TIM_ConfigClockSource+0x126>
 8002456:	d900      	bls.n	800245a <HAL_TIM_ConfigClockSource+0x8a>
 8002458:	e076      	b.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 800245a:	2b50      	cmp	r3, #80	@ 0x50
 800245c:	d03b      	beq.n	80024d6 <HAL_TIM_ConfigClockSource+0x106>
 800245e:	d900      	bls.n	8002462 <HAL_TIM_ConfigClockSource+0x92>
 8002460:	e072      	b.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 8002462:	2b40      	cmp	r3, #64	@ 0x40
 8002464:	d057      	beq.n	8002516 <HAL_TIM_ConfigClockSource+0x146>
 8002466:	d900      	bls.n	800246a <HAL_TIM_ConfigClockSource+0x9a>
 8002468:	e06e      	b.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 800246a:	2b30      	cmp	r3, #48	@ 0x30
 800246c:	d063      	beq.n	8002536 <HAL_TIM_ConfigClockSource+0x166>
 800246e:	d86b      	bhi.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 8002470:	2b20      	cmp	r3, #32
 8002472:	d060      	beq.n	8002536 <HAL_TIM_ConfigClockSource+0x166>
 8002474:	d868      	bhi.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
 8002476:	2b00      	cmp	r3, #0
 8002478:	d05d      	beq.n	8002536 <HAL_TIM_ConfigClockSource+0x166>
 800247a:	2b10      	cmp	r3, #16
 800247c:	d05b      	beq.n	8002536 <HAL_TIM_ConfigClockSource+0x166>
 800247e:	e063      	b.n	8002548 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002490:	f000 f99e 	bl	80027d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2277      	movs	r2, #119	@ 0x77
 80024a0:	4313      	orrs	r3, r2
 80024a2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68ba      	ldr	r2, [r7, #8]
 80024aa:	609a      	str	r2, [r3, #8]
      break;
 80024ac:	e052      	b.n	8002554 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024be:	f000 f987 	bl	80027d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2180      	movs	r1, #128	@ 0x80
 80024ce:	01c9      	lsls	r1, r1, #7
 80024d0:	430a      	orrs	r2, r1
 80024d2:	609a      	str	r2, [r3, #8]
      break;
 80024d4:	e03e      	b.n	8002554 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80024e2:	001a      	movs	r2, r3
 80024e4:	f000 f8f8 	bl	80026d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2150      	movs	r1, #80	@ 0x50
 80024ee:	0018      	movs	r0, r3
 80024f0:	f000 f952 	bl	8002798 <TIM_ITRx_SetConfig>
      break;
 80024f4:	e02e      	b.n	8002554 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002502:	001a      	movs	r2, r3
 8002504:	f000 f916 	bl	8002734 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2160      	movs	r1, #96	@ 0x60
 800250e:	0018      	movs	r0, r3
 8002510:	f000 f942 	bl	8002798 <TIM_ITRx_SetConfig>
      break;
 8002514:	e01e      	b.n	8002554 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002522:	001a      	movs	r2, r3
 8002524:	f000 f8d8 	bl	80026d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2140      	movs	r1, #64	@ 0x40
 800252e:	0018      	movs	r0, r3
 8002530:	f000 f932 	bl	8002798 <TIM_ITRx_SetConfig>
      break;
 8002534:	e00e      	b.n	8002554 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	0019      	movs	r1, r3
 8002540:	0010      	movs	r0, r2
 8002542:	f000 f929 	bl	8002798 <TIM_ITRx_SetConfig>
      break;
 8002546:	e005      	b.n	8002554 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002548:	230f      	movs	r3, #15
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	2201      	movs	r2, #1
 800254e:	701a      	strb	r2, [r3, #0]
      break;
 8002550:	e000      	b.n	8002554 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002552:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	223d      	movs	r2, #61	@ 0x3d
 8002558:	2101      	movs	r1, #1
 800255a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	223c      	movs	r2, #60	@ 0x3c
 8002560:	2100      	movs	r1, #0
 8002562:	5499      	strb	r1, [r3, r2]

  return status;
 8002564:	230f      	movs	r3, #15
 8002566:	18fb      	adds	r3, r7, r3
 8002568:	781b      	ldrb	r3, [r3, #0]
}
 800256a:	0018      	movs	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	b004      	add	sp, #16
 8002570:	bd80      	pop	{r7, pc}
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	ffceff88 	.word	0xffceff88
 8002578:	ffff00ff 	.word	0xffff00ff

0800257c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	46bd      	mov	sp, r7
 8002588:	b002      	add	sp, #8
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002594:	46c0      	nop			@ (mov r8, r8)
 8002596:	46bd      	mov	sp, r7
 8002598:	b002      	add	sp, #8
 800259a:	bd80      	pop	{r7, pc}

0800259c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025a4:	46c0      	nop			@ (mov r8, r8)
 80025a6:	46bd      	mov	sp, r7
 80025a8:	b002      	add	sp, #8
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025b4:	46c0      	nop			@ (mov r8, r8)
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b002      	add	sp, #8
 80025ba:	bd80      	pop	{r7, pc}

080025bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a3b      	ldr	r2, [pc, #236]	@ (80026bc <TIM_Base_SetConfig+0x100>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d008      	beq.n	80025e6 <TIM_Base_SetConfig+0x2a>
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	05db      	lsls	r3, r3, #23
 80025da:	429a      	cmp	r2, r3
 80025dc:	d003      	beq.n	80025e6 <TIM_Base_SetConfig+0x2a>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a37      	ldr	r2, [pc, #220]	@ (80026c0 <TIM_Base_SetConfig+0x104>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d108      	bne.n	80025f8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2270      	movs	r2, #112	@ 0x70
 80025ea:	4393      	bics	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a30      	ldr	r2, [pc, #192]	@ (80026bc <TIM_Base_SetConfig+0x100>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d018      	beq.n	8002632 <TIM_Base_SetConfig+0x76>
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	2380      	movs	r3, #128	@ 0x80
 8002604:	05db      	lsls	r3, r3, #23
 8002606:	429a      	cmp	r2, r3
 8002608:	d013      	beq.n	8002632 <TIM_Base_SetConfig+0x76>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a2c      	ldr	r2, [pc, #176]	@ (80026c0 <TIM_Base_SetConfig+0x104>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d00f      	beq.n	8002632 <TIM_Base_SetConfig+0x76>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a2b      	ldr	r2, [pc, #172]	@ (80026c4 <TIM_Base_SetConfig+0x108>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d00b      	beq.n	8002632 <TIM_Base_SetConfig+0x76>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a2a      	ldr	r2, [pc, #168]	@ (80026c8 <TIM_Base_SetConfig+0x10c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d007      	beq.n	8002632 <TIM_Base_SetConfig+0x76>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a29      	ldr	r2, [pc, #164]	@ (80026cc <TIM_Base_SetConfig+0x110>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d003      	beq.n	8002632 <TIM_Base_SetConfig+0x76>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a28      	ldr	r2, [pc, #160]	@ (80026d0 <TIM_Base_SetConfig+0x114>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d108      	bne.n	8002644 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4a27      	ldr	r2, [pc, #156]	@ (80026d4 <TIM_Base_SetConfig+0x118>)
 8002636:	4013      	ands	r3, r2
 8002638:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	4313      	orrs	r3, r2
 8002642:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2280      	movs	r2, #128	@ 0x80
 8002648:	4393      	bics	r3, r2
 800264a:	001a      	movs	r2, r3
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	695b      	ldr	r3, [r3, #20]
 8002650:	4313      	orrs	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a13      	ldr	r2, [pc, #76]	@ (80026bc <TIM_Base_SetConfig+0x100>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d00b      	beq.n	800268a <TIM_Base_SetConfig+0xce>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a14      	ldr	r2, [pc, #80]	@ (80026c8 <TIM_Base_SetConfig+0x10c>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d007      	beq.n	800268a <TIM_Base_SetConfig+0xce>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a13      	ldr	r2, [pc, #76]	@ (80026cc <TIM_Base_SetConfig+0x110>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d003      	beq.n	800268a <TIM_Base_SetConfig+0xce>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a12      	ldr	r2, [pc, #72]	@ (80026d0 <TIM_Base_SetConfig+0x114>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d103      	bne.n	8002692 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	691a      	ldr	r2, [r3, #16]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	2201      	movs	r2, #1
 800269e:	4013      	ands	r3, r2
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d106      	bne.n	80026b2 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	2201      	movs	r2, #1
 80026aa:	4393      	bics	r3, r2
 80026ac:	001a      	movs	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	611a      	str	r2, [r3, #16]
  }
}
 80026b2:	46c0      	nop			@ (mov r8, r8)
 80026b4:	46bd      	mov	sp, r7
 80026b6:	b004      	add	sp, #16
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	46c0      	nop			@ (mov r8, r8)
 80026bc:	40012c00 	.word	0x40012c00
 80026c0:	40000400 	.word	0x40000400
 80026c4:	40002000 	.word	0x40002000
 80026c8:	40014000 	.word	0x40014000
 80026cc:	40014400 	.word	0x40014400
 80026d0:	40014800 	.word	0x40014800
 80026d4:	fffffcff 	.word	0xfffffcff

080026d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	2201      	movs	r2, #1
 80026f0:	4393      	bics	r3, r2
 80026f2:	001a      	movs	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	22f0      	movs	r2, #240	@ 0xf0
 8002702:	4393      	bics	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	011b      	lsls	r3, r3, #4
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	220a      	movs	r2, #10
 8002714:	4393      	bics	r3, r2
 8002716:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	4313      	orrs	r3, r2
 800271e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	621a      	str	r2, [r3, #32]
}
 800272c:	46c0      	nop			@ (mov r8, r8)
 800272e:	46bd      	mov	sp, r7
 8002730:	b006      	add	sp, #24
 8002732:	bd80      	pop	{r7, pc}

08002734 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	2210      	movs	r2, #16
 800274c:	4393      	bics	r3, r2
 800274e:	001a      	movs	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	4a0d      	ldr	r2, [pc, #52]	@ (8002794 <TIM_TI2_ConfigInputStage+0x60>)
 800275e:	4013      	ands	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	031b      	lsls	r3, r3, #12
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	4313      	orrs	r3, r2
 800276a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	22a0      	movs	r2, #160	@ 0xa0
 8002770:	4393      	bics	r3, r2
 8002772:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	011b      	lsls	r3, r3, #4
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	4313      	orrs	r3, r2
 800277c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	697a      	ldr	r2, [r7, #20]
 8002788:	621a      	str	r2, [r3, #32]
}
 800278a:	46c0      	nop			@ (mov r8, r8)
 800278c:	46bd      	mov	sp, r7
 800278e:	b006      	add	sp, #24
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			@ (mov r8, r8)
 8002794:	ffff0fff 	.word	0xffff0fff

08002798 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	4a08      	ldr	r2, [pc, #32]	@ (80027cc <TIM_ITRx_SetConfig+0x34>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	2207      	movs	r2, #7
 80027b8:	4313      	orrs	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	609a      	str	r2, [r3, #8]
}
 80027c2:	46c0      	nop			@ (mov r8, r8)
 80027c4:	46bd      	mov	sp, r7
 80027c6:	b004      	add	sp, #16
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	ffcfff8f 	.word	0xffcfff8f

080027d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
 80027dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	4a09      	ldr	r2, [pc, #36]	@ (800280c <TIM_ETR_SetConfig+0x3c>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	021a      	lsls	r2, r3, #8
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	431a      	orrs	r2, r3
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	609a      	str	r2, [r3, #8]
}
 8002804:	46c0      	nop			@ (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b006      	add	sp, #24
 800280a:	bd80      	pop	{r7, pc}
 800280c:	ffff00ff 	.word	0xffff00ff

08002810 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	223c      	movs	r2, #60	@ 0x3c
 800281e:	5c9b      	ldrb	r3, [r3, r2]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002824:	2302      	movs	r3, #2
 8002826:	e055      	b.n	80028d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	223c      	movs	r2, #60	@ 0x3c
 800282c:	2101      	movs	r1, #1
 800282e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	223d      	movs	r2, #61	@ 0x3d
 8002834:	2102      	movs	r1, #2
 8002836:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a23      	ldr	r2, [pc, #140]	@ (80028dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d108      	bne.n	8002864 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4a22      	ldr	r2, [pc, #136]	@ (80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002856:	4013      	ands	r3, r2
 8002858:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2270      	movs	r2, #112	@ 0x70
 8002868:	4393      	bics	r3, r2
 800286a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	4313      	orrs	r3, r2
 8002874:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a16      	ldr	r2, [pc, #88]	@ (80028dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d00f      	beq.n	80028a8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	2380      	movs	r3, #128	@ 0x80
 800288e:	05db      	lsls	r3, r3, #23
 8002890:	429a      	cmp	r2, r3
 8002892:	d009      	beq.n	80028a8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a12      	ldr	r2, [pc, #72]	@ (80028e4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d004      	beq.n	80028a8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a11      	ldr	r2, [pc, #68]	@ (80028e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d10c      	bne.n	80028c2 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	2280      	movs	r2, #128	@ 0x80
 80028ac:	4393      	bics	r3, r2
 80028ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	223d      	movs	r2, #61	@ 0x3d
 80028c6:	2101      	movs	r1, #1
 80028c8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	223c      	movs	r2, #60	@ 0x3c
 80028ce:	2100      	movs	r1, #0
 80028d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	ff0fffff 	.word	0xff0fffff
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40014000 	.word	0x40014000

080028ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028f4:	46c0      	nop			@ (mov r8, r8)
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b002      	add	sp, #8
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002904:	46c0      	nop			@ (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	b002      	add	sp, #8
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002914:	46c0      	nop			@ (mov r8, r8)
 8002916:	46bd      	mov	sp, r7
 8002918:	b002      	add	sp, #8
 800291a:	bd80      	pop	{r7, pc}

0800291c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e046      	b.n	80029bc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2288      	movs	r2, #136	@ 0x88
 8002932:	589b      	ldr	r3, [r3, r2]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d107      	bne.n	8002948 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2284      	movs	r2, #132	@ 0x84
 800293c:	2100      	movs	r1, #0
 800293e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	0018      	movs	r0, r3
 8002944:	f7fe f82a 	bl	800099c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2288      	movs	r2, #136	@ 0x88
 800294c:	2124      	movs	r1, #36	@ 0x24
 800294e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2101      	movs	r1, #1
 800295c:	438a      	bics	r2, r1
 800295e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	0018      	movs	r0, r3
 800296c:	f000 fe2c 	bl	80035c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	0018      	movs	r0, r3
 8002974:	f000 fb6a 	bl	800304c <UART_SetConfig>
 8002978:	0003      	movs	r3, r0
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e01c      	b.n	80029bc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	685a      	ldr	r2, [r3, #4]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	490d      	ldr	r1, [pc, #52]	@ (80029c4 <HAL_UART_Init+0xa8>)
 800298e:	400a      	ands	r2, r1
 8002990:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	212a      	movs	r1, #42	@ 0x2a
 800299e:	438a      	bics	r2, r1
 80029a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2101      	movs	r1, #1
 80029ae:	430a      	orrs	r2, r1
 80029b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	0018      	movs	r0, r3
 80029b6:	f000 febb 	bl	8003730 <UART_CheckIdleState>
 80029ba:	0003      	movs	r3, r0
}
 80029bc:	0018      	movs	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	b002      	add	sp, #8
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	ffffb7ff 	.word	0xffffb7ff

080029c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029c8:	b5b0      	push	{r4, r5, r7, lr}
 80029ca:	b0aa      	sub	sp, #168	@ 0xa8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	22a4      	movs	r2, #164	@ 0xa4
 80029d8:	18b9      	adds	r1, r7, r2
 80029da:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	20a0      	movs	r0, #160	@ 0xa0
 80029e4:	1839      	adds	r1, r7, r0
 80029e6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	249c      	movs	r4, #156	@ 0x9c
 80029f0:	1939      	adds	r1, r7, r4
 80029f2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80029f4:	0011      	movs	r1, r2
 80029f6:	18bb      	adds	r3, r7, r2
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4aa2      	ldr	r2, [pc, #648]	@ (8002c84 <HAL_UART_IRQHandler+0x2bc>)
 80029fc:	4013      	ands	r3, r2
 80029fe:	2298      	movs	r2, #152	@ 0x98
 8002a00:	18bd      	adds	r5, r7, r2
 8002a02:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002a04:	18bb      	adds	r3, r7, r2
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d11a      	bne.n	8002a42 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002a0c:	187b      	adds	r3, r7, r1
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2220      	movs	r2, #32
 8002a12:	4013      	ands	r3, r2
 8002a14:	d015      	beq.n	8002a42 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002a16:	183b      	adds	r3, r7, r0
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	d105      	bne.n	8002a2c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002a20:	193b      	adds	r3, r7, r4
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	2380      	movs	r3, #128	@ 0x80
 8002a26:	055b      	lsls	r3, r3, #21
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d00a      	beq.n	8002a42 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d100      	bne.n	8002a36 <HAL_UART_IRQHandler+0x6e>
 8002a34:	e2dc      	b.n	8002ff0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	0010      	movs	r0, r2
 8002a3e:	4798      	blx	r3
      }
      return;
 8002a40:	e2d6      	b.n	8002ff0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002a42:	2398      	movs	r3, #152	@ 0x98
 8002a44:	18fb      	adds	r3, r7, r3
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d100      	bne.n	8002a4e <HAL_UART_IRQHandler+0x86>
 8002a4c:	e122      	b.n	8002c94 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002a4e:	239c      	movs	r3, #156	@ 0x9c
 8002a50:	18fb      	adds	r3, r7, r3
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a8c      	ldr	r2, [pc, #560]	@ (8002c88 <HAL_UART_IRQHandler+0x2c0>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	d106      	bne.n	8002a68 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002a5a:	23a0      	movs	r3, #160	@ 0xa0
 8002a5c:	18fb      	adds	r3, r7, r3
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a8a      	ldr	r2, [pc, #552]	@ (8002c8c <HAL_UART_IRQHandler+0x2c4>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	d100      	bne.n	8002a68 <HAL_UART_IRQHandler+0xa0>
 8002a66:	e115      	b.n	8002c94 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002a68:	23a4      	movs	r3, #164	@ 0xa4
 8002a6a:	18fb      	adds	r3, r7, r3
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	4013      	ands	r3, r2
 8002a72:	d012      	beq.n	8002a9a <HAL_UART_IRQHandler+0xd2>
 8002a74:	23a0      	movs	r3, #160	@ 0xa0
 8002a76:	18fb      	adds	r3, r7, r3
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	2380      	movs	r3, #128	@ 0x80
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d00b      	beq.n	8002a9a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2201      	movs	r2, #1
 8002a88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2290      	movs	r2, #144	@ 0x90
 8002a8e:	589b      	ldr	r3, [r3, r2]
 8002a90:	2201      	movs	r2, #1
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2190      	movs	r1, #144	@ 0x90
 8002a98:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002a9a:	23a4      	movs	r3, #164	@ 0xa4
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d011      	beq.n	8002aca <HAL_UART_IRQHandler+0x102>
 8002aa6:	239c      	movs	r3, #156	@ 0x9c
 8002aa8:	18fb      	adds	r3, r7, r3
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2201      	movs	r2, #1
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d00b      	beq.n	8002aca <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2290      	movs	r2, #144	@ 0x90
 8002abe:	589b      	ldr	r3, [r3, r2]
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2190      	movs	r1, #144	@ 0x90
 8002ac8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002aca:	23a4      	movs	r3, #164	@ 0xa4
 8002acc:	18fb      	adds	r3, r7, r3
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d011      	beq.n	8002afa <HAL_UART_IRQHandler+0x132>
 8002ad6:	239c      	movs	r3, #156	@ 0x9c
 8002ad8:	18fb      	adds	r3, r7, r3
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2201      	movs	r2, #1
 8002ade:	4013      	ands	r3, r2
 8002ae0:	d00b      	beq.n	8002afa <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2204      	movs	r2, #4
 8002ae8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2290      	movs	r2, #144	@ 0x90
 8002aee:	589b      	ldr	r3, [r3, r2]
 8002af0:	2202      	movs	r2, #2
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2190      	movs	r1, #144	@ 0x90
 8002af8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002afa:	23a4      	movs	r3, #164	@ 0xa4
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2208      	movs	r2, #8
 8002b02:	4013      	ands	r3, r2
 8002b04:	d017      	beq.n	8002b36 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002b06:	23a0      	movs	r3, #160	@ 0xa0
 8002b08:	18fb      	adds	r3, r7, r3
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	4013      	ands	r3, r2
 8002b10:	d105      	bne.n	8002b1e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002b12:	239c      	movs	r3, #156	@ 0x9c
 8002b14:	18fb      	adds	r3, r7, r3
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a5b      	ldr	r2, [pc, #364]	@ (8002c88 <HAL_UART_IRQHandler+0x2c0>)
 8002b1a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002b1c:	d00b      	beq.n	8002b36 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2208      	movs	r2, #8
 8002b24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2290      	movs	r2, #144	@ 0x90
 8002b2a:	589b      	ldr	r3, [r3, r2]
 8002b2c:	2208      	movs	r2, #8
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2190      	movs	r1, #144	@ 0x90
 8002b34:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002b36:	23a4      	movs	r3, #164	@ 0xa4
 8002b38:	18fb      	adds	r3, r7, r3
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	2380      	movs	r3, #128	@ 0x80
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	4013      	ands	r3, r2
 8002b42:	d013      	beq.n	8002b6c <HAL_UART_IRQHandler+0x1a4>
 8002b44:	23a0      	movs	r3, #160	@ 0xa0
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	2380      	movs	r3, #128	@ 0x80
 8002b4c:	04db      	lsls	r3, r3, #19
 8002b4e:	4013      	ands	r3, r2
 8002b50:	d00c      	beq.n	8002b6c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2280      	movs	r2, #128	@ 0x80
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2290      	movs	r2, #144	@ 0x90
 8002b60:	589b      	ldr	r3, [r3, r2]
 8002b62:	2220      	movs	r2, #32
 8002b64:	431a      	orrs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2190      	movs	r1, #144	@ 0x90
 8002b6a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2290      	movs	r2, #144	@ 0x90
 8002b70:	589b      	ldr	r3, [r3, r2]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d100      	bne.n	8002b78 <HAL_UART_IRQHandler+0x1b0>
 8002b76:	e23d      	b.n	8002ff4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002b78:	23a4      	movs	r3, #164	@ 0xa4
 8002b7a:	18fb      	adds	r3, r7, r3
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	4013      	ands	r3, r2
 8002b82:	d015      	beq.n	8002bb0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002b84:	23a0      	movs	r3, #160	@ 0xa0
 8002b86:	18fb      	adds	r3, r7, r3
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d106      	bne.n	8002b9e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002b90:	239c      	movs	r3, #156	@ 0x9c
 8002b92:	18fb      	adds	r3, r7, r3
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	2380      	movs	r3, #128	@ 0x80
 8002b98:	055b      	lsls	r3, r3, #21
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	d008      	beq.n	8002bb0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d004      	beq.n	8002bb0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	0010      	movs	r0, r2
 8002bae:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2290      	movs	r2, #144	@ 0x90
 8002bb4:	589b      	ldr	r3, [r3, r2]
 8002bb6:	2194      	movs	r1, #148	@ 0x94
 8002bb8:	187a      	adds	r2, r7, r1
 8002bba:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2240      	movs	r2, #64	@ 0x40
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b40      	cmp	r3, #64	@ 0x40
 8002bc8:	d004      	beq.n	8002bd4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002bca:	187b      	adds	r3, r7, r1
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2228      	movs	r2, #40	@ 0x28
 8002bd0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bd2:	d04c      	beq.n	8002c6e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f000 fec4 	bl	8003964 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2240      	movs	r2, #64	@ 0x40
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b40      	cmp	r3, #64	@ 0x40
 8002be8:	d13c      	bne.n	8002c64 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bea:	f3ef 8310 	mrs	r3, PRIMASK
 8002bee:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002bf0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bf2:	2090      	movs	r0, #144	@ 0x90
 8002bf4:	183a      	adds	r2, r7, r0
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002bfe:	f383 8810 	msr	PRIMASK, r3
}
 8002c02:	46c0      	nop			@ (mov r8, r8)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2140      	movs	r1, #64	@ 0x40
 8002c10:	438a      	bics	r2, r1
 8002c12:	609a      	str	r2, [r3, #8]
 8002c14:	183b      	adds	r3, r7, r0
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c1c:	f383 8810 	msr	PRIMASK, r3
}
 8002c20:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2280      	movs	r2, #128	@ 0x80
 8002c26:	589b      	ldr	r3, [r3, r2]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d016      	beq.n	8002c5a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2280      	movs	r2, #128	@ 0x80
 8002c30:	589b      	ldr	r3, [r3, r2]
 8002c32:	4a17      	ldr	r2, [pc, #92]	@ (8002c90 <HAL_UART_IRQHandler+0x2c8>)
 8002c34:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2280      	movs	r2, #128	@ 0x80
 8002c3a:	589b      	ldr	r3, [r3, r2]
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f7fe f93d 	bl	8000ebc <HAL_DMA_Abort_IT>
 8002c42:	1e03      	subs	r3, r0, #0
 8002c44:	d01c      	beq.n	8002c80 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2280      	movs	r2, #128	@ 0x80
 8002c4a:	589b      	ldr	r3, [r3, r2]
 8002c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	2180      	movs	r1, #128	@ 0x80
 8002c52:	5852      	ldr	r2, [r2, r1]
 8002c54:	0010      	movs	r0, r2
 8002c56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c58:	e012      	b.n	8002c80 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	0018      	movs	r0, r3
 8002c5e:	f000 f9e1 	bl	8003024 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c62:	e00d      	b.n	8002c80 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	0018      	movs	r0, r3
 8002c68:	f000 f9dc 	bl	8003024 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c6c:	e008      	b.n	8002c80 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	0018      	movs	r0, r3
 8002c72:	f000 f9d7 	bl	8003024 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2290      	movs	r2, #144	@ 0x90
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002c7e:	e1b9      	b.n	8002ff4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c80:	46c0      	nop			@ (mov r8, r8)
    return;
 8002c82:	e1b7      	b.n	8002ff4 <HAL_UART_IRQHandler+0x62c>
 8002c84:	0000080f 	.word	0x0000080f
 8002c88:	10000001 	.word	0x10000001
 8002c8c:	04000120 	.word	0x04000120
 8002c90:	08003a31 	.word	0x08003a31

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d000      	beq.n	8002c9e <HAL_UART_IRQHandler+0x2d6>
 8002c9c:	e13e      	b.n	8002f1c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002c9e:	23a4      	movs	r3, #164	@ 0xa4
 8002ca0:	18fb      	adds	r3, r7, r3
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2210      	movs	r2, #16
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d100      	bne.n	8002cac <HAL_UART_IRQHandler+0x2e4>
 8002caa:	e137      	b.n	8002f1c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002cac:	23a0      	movs	r3, #160	@ 0xa0
 8002cae:	18fb      	adds	r3, r7, r3
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2210      	movs	r2, #16
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d100      	bne.n	8002cba <HAL_UART_IRQHandler+0x2f2>
 8002cb8:	e130      	b.n	8002f1c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2210      	movs	r2, #16
 8002cc0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2240      	movs	r2, #64	@ 0x40
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b40      	cmp	r3, #64	@ 0x40
 8002cce:	d000      	beq.n	8002cd2 <HAL_UART_IRQHandler+0x30a>
 8002cd0:	e0a4      	b.n	8002e1c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2280      	movs	r2, #128	@ 0x80
 8002cd6:	589b      	ldr	r3, [r3, r2]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	685a      	ldr	r2, [r3, #4]
 8002cdc:	217e      	movs	r1, #126	@ 0x7e
 8002cde:	187b      	adds	r3, r7, r1
 8002ce0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002ce2:	187b      	adds	r3, r7, r1
 8002ce4:	881b      	ldrh	r3, [r3, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d100      	bne.n	8002cec <HAL_UART_IRQHandler+0x324>
 8002cea:	e185      	b.n	8002ff8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	225c      	movs	r2, #92	@ 0x5c
 8002cf0:	5a9b      	ldrh	r3, [r3, r2]
 8002cf2:	187a      	adds	r2, r7, r1
 8002cf4:	8812      	ldrh	r2, [r2, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d300      	bcc.n	8002cfc <HAL_UART_IRQHandler+0x334>
 8002cfa:	e17d      	b.n	8002ff8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	187a      	adds	r2, r7, r1
 8002d00:	215e      	movs	r1, #94	@ 0x5e
 8002d02:	8812      	ldrh	r2, [r2, #0]
 8002d04:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2280      	movs	r2, #128	@ 0x80
 8002d0a:	589b      	ldr	r3, [r3, r2]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2220      	movs	r2, #32
 8002d12:	4013      	ands	r3, r2
 8002d14:	d170      	bne.n	8002df8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d16:	f3ef 8310 	mrs	r3, PRIMASK
 8002d1a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d20:	2301      	movs	r3, #1
 8002d22:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d26:	f383 8810 	msr	PRIMASK, r3
}
 8002d2a:	46c0      	nop			@ (mov r8, r8)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	49b4      	ldr	r1, [pc, #720]	@ (8003008 <HAL_UART_IRQHandler+0x640>)
 8002d38:	400a      	ands	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d42:	f383 8810 	msr	PRIMASK, r3
}
 8002d46:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d48:	f3ef 8310 	mrs	r3, PRIMASK
 8002d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d50:	677b      	str	r3, [r7, #116]	@ 0x74
 8002d52:	2301      	movs	r3, #1
 8002d54:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d58:	f383 8810 	msr	PRIMASK, r3
}
 8002d5c:	46c0      	nop			@ (mov r8, r8)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2101      	movs	r1, #1
 8002d6a:	438a      	bics	r2, r1
 8002d6c:	609a      	str	r2, [r3, #8]
 8002d6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d70:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d74:	f383 8810 	msr	PRIMASK, r3
}
 8002d78:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d7a:	f3ef 8310 	mrs	r3, PRIMASK
 8002d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002d80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d82:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d84:	2301      	movs	r3, #1
 8002d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d8a:	f383 8810 	msr	PRIMASK, r3
}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2140      	movs	r1, #64	@ 0x40
 8002d9c:	438a      	bics	r2, r1
 8002d9e:	609a      	str	r2, [r3, #8]
 8002da0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002da2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002da6:	f383 8810 	msr	PRIMASK, r3
}
 8002daa:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	228c      	movs	r2, #140	@ 0x8c
 8002db0:	2120      	movs	r1, #32
 8002db2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dba:	f3ef 8310 	mrs	r3, PRIMASK
 8002dbe:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dca:	f383 8810 	msr	PRIMASK, r3
}
 8002dce:	46c0      	nop			@ (mov r8, r8)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2110      	movs	r1, #16
 8002ddc:	438a      	bics	r2, r1
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002de6:	f383 8810 	msr	PRIMASK, r3
}
 8002dea:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2280      	movs	r2, #128	@ 0x80
 8002df0:	589b      	ldr	r3, [r3, r2]
 8002df2:	0018      	movs	r0, r3
 8002df4:	f7fe f800 	bl	8000df8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2202      	movs	r2, #2
 8002dfc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	225c      	movs	r2, #92	@ 0x5c
 8002e02:	5a9a      	ldrh	r2, [r3, r2]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	215e      	movs	r1, #94	@ 0x5e
 8002e08:	5a5b      	ldrh	r3, [r3, r1]
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	0011      	movs	r1, r2
 8002e14:	0018      	movs	r0, r3
 8002e16:	f000 f90d 	bl	8003034 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002e1a:	e0ed      	b.n	8002ff8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	225c      	movs	r2, #92	@ 0x5c
 8002e20:	5a99      	ldrh	r1, [r3, r2]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	225e      	movs	r2, #94	@ 0x5e
 8002e26:	5a9b      	ldrh	r3, [r3, r2]
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	208e      	movs	r0, #142	@ 0x8e
 8002e2c:	183b      	adds	r3, r7, r0
 8002e2e:	1a8a      	subs	r2, r1, r2
 8002e30:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	225e      	movs	r2, #94	@ 0x5e
 8002e36:	5a9b      	ldrh	r3, [r3, r2]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d100      	bne.n	8002e40 <HAL_UART_IRQHandler+0x478>
 8002e3e:	e0dd      	b.n	8002ffc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8002e40:	183b      	adds	r3, r7, r0
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d100      	bne.n	8002e4a <HAL_UART_IRQHandler+0x482>
 8002e48:	e0d8      	b.n	8002ffc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e4a:	f3ef 8310 	mrs	r3, PRIMASK
 8002e4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e50:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e52:	2488      	movs	r4, #136	@ 0x88
 8002e54:	193a      	adds	r2, r7, r4
 8002e56:	6013      	str	r3, [r2, #0]
 8002e58:	2301      	movs	r3, #1
 8002e5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	f383 8810 	msr	PRIMASK, r3
}
 8002e62:	46c0      	nop			@ (mov r8, r8)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4967      	ldr	r1, [pc, #412]	@ (800300c <HAL_UART_IRQHandler+0x644>)
 8002e70:	400a      	ands	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	193b      	adds	r3, r7, r4
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f383 8810 	msr	PRIMASK, r3
}
 8002e80:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e82:	f3ef 8310 	mrs	r3, PRIMASK
 8002e86:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e88:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e8a:	2484      	movs	r4, #132	@ 0x84
 8002e8c:	193a      	adds	r2, r7, r4
 8002e8e:	6013      	str	r3, [r2, #0]
 8002e90:	2301      	movs	r3, #1
 8002e92:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f383 8810 	msr	PRIMASK, r3
}
 8002e9a:	46c0      	nop			@ (mov r8, r8)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	495a      	ldr	r1, [pc, #360]	@ (8003010 <HAL_UART_IRQHandler+0x648>)
 8002ea8:	400a      	ands	r2, r1
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	193b      	adds	r3, r7, r4
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb2:	6a3b      	ldr	r3, [r7, #32]
 8002eb4:	f383 8810 	msr	PRIMASK, r3
}
 8002eb8:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	228c      	movs	r2, #140	@ 0x8c
 8002ebe:	2120      	movs	r1, #32
 8002ec0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ece:	f3ef 8310 	mrs	r3, PRIMASK
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ed6:	2480      	movs	r4, #128	@ 0x80
 8002ed8:	193a      	adds	r2, r7, r4
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	2301      	movs	r3, #1
 8002ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee2:	f383 8810 	msr	PRIMASK, r3
}
 8002ee6:	46c0      	nop			@ (mov r8, r8)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2110      	movs	r1, #16
 8002ef4:	438a      	bics	r2, r1
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	193b      	adds	r3, r7, r4
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f00:	f383 8810 	msr	PRIMASK, r3
}
 8002f04:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2202      	movs	r2, #2
 8002f0a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f0c:	183b      	adds	r3, r7, r0
 8002f0e:	881a      	ldrh	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	0011      	movs	r1, r2
 8002f14:	0018      	movs	r0, r3
 8002f16:	f000 f88d 	bl	8003034 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f1a:	e06f      	b.n	8002ffc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002f1c:	23a4      	movs	r3, #164	@ 0xa4
 8002f1e:	18fb      	adds	r3, r7, r3
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	2380      	movs	r3, #128	@ 0x80
 8002f24:	035b      	lsls	r3, r3, #13
 8002f26:	4013      	ands	r3, r2
 8002f28:	d010      	beq.n	8002f4c <HAL_UART_IRQHandler+0x584>
 8002f2a:	239c      	movs	r3, #156	@ 0x9c
 8002f2c:	18fb      	adds	r3, r7, r3
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	2380      	movs	r3, #128	@ 0x80
 8002f32:	03db      	lsls	r3, r3, #15
 8002f34:	4013      	ands	r3, r2
 8002f36:	d009      	beq.n	8002f4c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2280      	movs	r2, #128	@ 0x80
 8002f3e:	0352      	lsls	r2, r2, #13
 8002f40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f000 fdb6 	bl	8003ab6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002f4a:	e05a      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002f4c:	23a4      	movs	r3, #164	@ 0xa4
 8002f4e:	18fb      	adds	r3, r7, r3
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2280      	movs	r2, #128	@ 0x80
 8002f54:	4013      	ands	r3, r2
 8002f56:	d016      	beq.n	8002f86 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002f58:	23a0      	movs	r3, #160	@ 0xa0
 8002f5a:	18fb      	adds	r3, r7, r3
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2280      	movs	r2, #128	@ 0x80
 8002f60:	4013      	ands	r3, r2
 8002f62:	d106      	bne.n	8002f72 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002f64:	239c      	movs	r3, #156	@ 0x9c
 8002f66:	18fb      	adds	r3, r7, r3
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	2380      	movs	r3, #128	@ 0x80
 8002f6c:	041b      	lsls	r3, r3, #16
 8002f6e:	4013      	ands	r3, r2
 8002f70:	d009      	beq.n	8002f86 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d042      	beq.n	8003000 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	0010      	movs	r0, r2
 8002f82:	4798      	blx	r3
    }
    return;
 8002f84:	e03c      	b.n	8003000 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002f86:	23a4      	movs	r3, #164	@ 0xa4
 8002f88:	18fb      	adds	r3, r7, r3
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2240      	movs	r2, #64	@ 0x40
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d00a      	beq.n	8002fa8 <HAL_UART_IRQHandler+0x5e0>
 8002f92:	23a0      	movs	r3, #160	@ 0xa0
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2240      	movs	r2, #64	@ 0x40
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d004      	beq.n	8002fa8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f000 fd5c 	bl	8003a5e <UART_EndTransmit_IT>
    return;
 8002fa6:	e02c      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002fa8:	23a4      	movs	r3, #164	@ 0xa4
 8002faa:	18fb      	adds	r3, r7, r3
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	2380      	movs	r3, #128	@ 0x80
 8002fb0:	041b      	lsls	r3, r3, #16
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d00b      	beq.n	8002fce <HAL_UART_IRQHandler+0x606>
 8002fb6:	23a0      	movs	r3, #160	@ 0xa0
 8002fb8:	18fb      	adds	r3, r7, r3
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	2380      	movs	r3, #128	@ 0x80
 8002fbe:	05db      	lsls	r3, r3, #23
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	d004      	beq.n	8002fce <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	f000 fd85 	bl	8003ad6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002fcc:	e019      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002fce:	23a4      	movs	r3, #164	@ 0xa4
 8002fd0:	18fb      	adds	r3, r7, r3
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	2380      	movs	r3, #128	@ 0x80
 8002fd6:	045b      	lsls	r3, r3, #17
 8002fd8:	4013      	ands	r3, r2
 8002fda:	d012      	beq.n	8003002 <HAL_UART_IRQHandler+0x63a>
 8002fdc:	23a0      	movs	r3, #160	@ 0xa0
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	da0d      	bge.n	8003002 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 fd6c 	bl	8003ac6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002fee:	e008      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
      return;
 8002ff0:	46c0      	nop			@ (mov r8, r8)
 8002ff2:	e006      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
    return;
 8002ff4:	46c0      	nop			@ (mov r8, r8)
 8002ff6:	e004      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
      return;
 8002ff8:	46c0      	nop			@ (mov r8, r8)
 8002ffa:	e002      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
      return;
 8002ffc:	46c0      	nop			@ (mov r8, r8)
 8002ffe:	e000      	b.n	8003002 <HAL_UART_IRQHandler+0x63a>
    return;
 8003000:	46c0      	nop			@ (mov r8, r8)
  }
}
 8003002:	46bd      	mov	sp, r7
 8003004:	b02a      	add	sp, #168	@ 0xa8
 8003006:	bdb0      	pop	{r4, r5, r7, pc}
 8003008:	fffffeff 	.word	0xfffffeff
 800300c:	fffffedf 	.word	0xfffffedf
 8003010:	effffffe 	.word	0xeffffffe

08003014 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800301c:	46c0      	nop			@ (mov r8, r8)
 800301e:	46bd      	mov	sp, r7
 8003020:	b002      	add	sp, #8
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800302c:	46c0      	nop			@ (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	b002      	add	sp, #8
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	000a      	movs	r2, r1
 800303e:	1cbb      	adds	r3, r7, #2
 8003040:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003042:	46c0      	nop			@ (mov r8, r8)
 8003044:	46bd      	mov	sp, r7
 8003046:	b002      	add	sp, #8
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800304c:	b5b0      	push	{r4, r5, r7, lr}
 800304e:	b090      	sub	sp, #64	@ 0x40
 8003050:	af00      	add	r7, sp, #0
 8003052:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003054:	231a      	movs	r3, #26
 8003056:	2220      	movs	r2, #32
 8003058:	189b      	adds	r3, r3, r2
 800305a:	19db      	adds	r3, r3, r7
 800305c:	2200      	movs	r2, #0
 800305e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	431a      	orrs	r2, r3
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	431a      	orrs	r2, r3
 8003070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	4313      	orrs	r3, r2
 8003076:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4aaf      	ldr	r2, [pc, #700]	@ (800333c <UART_SetConfig+0x2f0>)
 8003080:	4013      	ands	r3, r2
 8003082:	0019      	movs	r1, r3
 8003084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800308a:	430b      	orrs	r3, r1
 800308c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800308e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4aaa      	ldr	r2, [pc, #680]	@ (8003340 <UART_SetConfig+0x2f4>)
 8003096:	4013      	ands	r3, r2
 8003098:	0018      	movs	r0, r3
 800309a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309c:	68d9      	ldr	r1, [r3, #12]
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	0003      	movs	r3, r0
 80030a4:	430b      	orrs	r3, r1
 80030a6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4aa4      	ldr	r2, [pc, #656]	@ (8003344 <UART_SetConfig+0x2f8>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d004      	beq.n	80030c2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80030be:	4313      	orrs	r3, r2
 80030c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	4a9f      	ldr	r2, [pc, #636]	@ (8003348 <UART_SetConfig+0x2fc>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	0019      	movs	r1, r3
 80030ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d4:	430b      	orrs	r3, r1
 80030d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80030d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030de:	220f      	movs	r2, #15
 80030e0:	4393      	bics	r3, r2
 80030e2:	0018      	movs	r0, r3
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	0003      	movs	r3, r0
 80030ee:	430b      	orrs	r3, r1
 80030f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a95      	ldr	r2, [pc, #596]	@ (800334c <UART_SetConfig+0x300>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d131      	bne.n	8003160 <UART_SetConfig+0x114>
 80030fc:	4b94      	ldr	r3, [pc, #592]	@ (8003350 <UART_SetConfig+0x304>)
 80030fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003100:	2203      	movs	r2, #3
 8003102:	4013      	ands	r3, r2
 8003104:	2b03      	cmp	r3, #3
 8003106:	d01d      	beq.n	8003144 <UART_SetConfig+0xf8>
 8003108:	d823      	bhi.n	8003152 <UART_SetConfig+0x106>
 800310a:	2b02      	cmp	r3, #2
 800310c:	d00c      	beq.n	8003128 <UART_SetConfig+0xdc>
 800310e:	d820      	bhi.n	8003152 <UART_SetConfig+0x106>
 8003110:	2b00      	cmp	r3, #0
 8003112:	d002      	beq.n	800311a <UART_SetConfig+0xce>
 8003114:	2b01      	cmp	r3, #1
 8003116:	d00e      	beq.n	8003136 <UART_SetConfig+0xea>
 8003118:	e01b      	b.n	8003152 <UART_SetConfig+0x106>
 800311a:	231b      	movs	r3, #27
 800311c:	2220      	movs	r2, #32
 800311e:	189b      	adds	r3, r3, r2
 8003120:	19db      	adds	r3, r3, r7
 8003122:	2200      	movs	r2, #0
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	e0b4      	b.n	8003292 <UART_SetConfig+0x246>
 8003128:	231b      	movs	r3, #27
 800312a:	2220      	movs	r2, #32
 800312c:	189b      	adds	r3, r3, r2
 800312e:	19db      	adds	r3, r3, r7
 8003130:	2202      	movs	r2, #2
 8003132:	701a      	strb	r2, [r3, #0]
 8003134:	e0ad      	b.n	8003292 <UART_SetConfig+0x246>
 8003136:	231b      	movs	r3, #27
 8003138:	2220      	movs	r2, #32
 800313a:	189b      	adds	r3, r3, r2
 800313c:	19db      	adds	r3, r3, r7
 800313e:	2204      	movs	r2, #4
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	e0a6      	b.n	8003292 <UART_SetConfig+0x246>
 8003144:	231b      	movs	r3, #27
 8003146:	2220      	movs	r2, #32
 8003148:	189b      	adds	r3, r3, r2
 800314a:	19db      	adds	r3, r3, r7
 800314c:	2208      	movs	r2, #8
 800314e:	701a      	strb	r2, [r3, #0]
 8003150:	e09f      	b.n	8003292 <UART_SetConfig+0x246>
 8003152:	231b      	movs	r3, #27
 8003154:	2220      	movs	r2, #32
 8003156:	189b      	adds	r3, r3, r2
 8003158:	19db      	adds	r3, r3, r7
 800315a:	2210      	movs	r2, #16
 800315c:	701a      	strb	r2, [r3, #0]
 800315e:	e098      	b.n	8003292 <UART_SetConfig+0x246>
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a7b      	ldr	r2, [pc, #492]	@ (8003354 <UART_SetConfig+0x308>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d131      	bne.n	80031ce <UART_SetConfig+0x182>
 800316a:	4b79      	ldr	r3, [pc, #484]	@ (8003350 <UART_SetConfig+0x304>)
 800316c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316e:	220c      	movs	r2, #12
 8003170:	4013      	ands	r3, r2
 8003172:	2b0c      	cmp	r3, #12
 8003174:	d01d      	beq.n	80031b2 <UART_SetConfig+0x166>
 8003176:	d823      	bhi.n	80031c0 <UART_SetConfig+0x174>
 8003178:	2b08      	cmp	r3, #8
 800317a:	d00c      	beq.n	8003196 <UART_SetConfig+0x14a>
 800317c:	d820      	bhi.n	80031c0 <UART_SetConfig+0x174>
 800317e:	2b00      	cmp	r3, #0
 8003180:	d002      	beq.n	8003188 <UART_SetConfig+0x13c>
 8003182:	2b04      	cmp	r3, #4
 8003184:	d00e      	beq.n	80031a4 <UART_SetConfig+0x158>
 8003186:	e01b      	b.n	80031c0 <UART_SetConfig+0x174>
 8003188:	231b      	movs	r3, #27
 800318a:	2220      	movs	r2, #32
 800318c:	189b      	adds	r3, r3, r2
 800318e:	19db      	adds	r3, r3, r7
 8003190:	2200      	movs	r2, #0
 8003192:	701a      	strb	r2, [r3, #0]
 8003194:	e07d      	b.n	8003292 <UART_SetConfig+0x246>
 8003196:	231b      	movs	r3, #27
 8003198:	2220      	movs	r2, #32
 800319a:	189b      	adds	r3, r3, r2
 800319c:	19db      	adds	r3, r3, r7
 800319e:	2202      	movs	r2, #2
 80031a0:	701a      	strb	r2, [r3, #0]
 80031a2:	e076      	b.n	8003292 <UART_SetConfig+0x246>
 80031a4:	231b      	movs	r3, #27
 80031a6:	2220      	movs	r2, #32
 80031a8:	189b      	adds	r3, r3, r2
 80031aa:	19db      	adds	r3, r3, r7
 80031ac:	2204      	movs	r2, #4
 80031ae:	701a      	strb	r2, [r3, #0]
 80031b0:	e06f      	b.n	8003292 <UART_SetConfig+0x246>
 80031b2:	231b      	movs	r3, #27
 80031b4:	2220      	movs	r2, #32
 80031b6:	189b      	adds	r3, r3, r2
 80031b8:	19db      	adds	r3, r3, r7
 80031ba:	2208      	movs	r2, #8
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	e068      	b.n	8003292 <UART_SetConfig+0x246>
 80031c0:	231b      	movs	r3, #27
 80031c2:	2220      	movs	r2, #32
 80031c4:	189b      	adds	r3, r3, r2
 80031c6:	19db      	adds	r3, r3, r7
 80031c8:	2210      	movs	r2, #16
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	e061      	b.n	8003292 <UART_SetConfig+0x246>
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a61      	ldr	r2, [pc, #388]	@ (8003358 <UART_SetConfig+0x30c>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d106      	bne.n	80031e6 <UART_SetConfig+0x19a>
 80031d8:	231b      	movs	r3, #27
 80031da:	2220      	movs	r2, #32
 80031dc:	189b      	adds	r3, r3, r2
 80031de:	19db      	adds	r3, r3, r7
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]
 80031e4:	e055      	b.n	8003292 <UART_SetConfig+0x246>
 80031e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a5c      	ldr	r2, [pc, #368]	@ (800335c <UART_SetConfig+0x310>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d106      	bne.n	80031fe <UART_SetConfig+0x1b2>
 80031f0:	231b      	movs	r3, #27
 80031f2:	2220      	movs	r2, #32
 80031f4:	189b      	adds	r3, r3, r2
 80031f6:	19db      	adds	r3, r3, r7
 80031f8:	2200      	movs	r2, #0
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	e049      	b.n	8003292 <UART_SetConfig+0x246>
 80031fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a50      	ldr	r2, [pc, #320]	@ (8003344 <UART_SetConfig+0x2f8>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d13e      	bne.n	8003286 <UART_SetConfig+0x23a>
 8003208:	4b51      	ldr	r3, [pc, #324]	@ (8003350 <UART_SetConfig+0x304>)
 800320a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800320c:	23c0      	movs	r3, #192	@ 0xc0
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	4013      	ands	r3, r2
 8003212:	22c0      	movs	r2, #192	@ 0xc0
 8003214:	0112      	lsls	r2, r2, #4
 8003216:	4293      	cmp	r3, r2
 8003218:	d027      	beq.n	800326a <UART_SetConfig+0x21e>
 800321a:	22c0      	movs	r2, #192	@ 0xc0
 800321c:	0112      	lsls	r2, r2, #4
 800321e:	4293      	cmp	r3, r2
 8003220:	d82a      	bhi.n	8003278 <UART_SetConfig+0x22c>
 8003222:	2280      	movs	r2, #128	@ 0x80
 8003224:	0112      	lsls	r2, r2, #4
 8003226:	4293      	cmp	r3, r2
 8003228:	d011      	beq.n	800324e <UART_SetConfig+0x202>
 800322a:	2280      	movs	r2, #128	@ 0x80
 800322c:	0112      	lsls	r2, r2, #4
 800322e:	4293      	cmp	r3, r2
 8003230:	d822      	bhi.n	8003278 <UART_SetConfig+0x22c>
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <UART_SetConfig+0x1f4>
 8003236:	2280      	movs	r2, #128	@ 0x80
 8003238:	00d2      	lsls	r2, r2, #3
 800323a:	4293      	cmp	r3, r2
 800323c:	d00e      	beq.n	800325c <UART_SetConfig+0x210>
 800323e:	e01b      	b.n	8003278 <UART_SetConfig+0x22c>
 8003240:	231b      	movs	r3, #27
 8003242:	2220      	movs	r2, #32
 8003244:	189b      	adds	r3, r3, r2
 8003246:	19db      	adds	r3, r3, r7
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
 800324c:	e021      	b.n	8003292 <UART_SetConfig+0x246>
 800324e:	231b      	movs	r3, #27
 8003250:	2220      	movs	r2, #32
 8003252:	189b      	adds	r3, r3, r2
 8003254:	19db      	adds	r3, r3, r7
 8003256:	2202      	movs	r2, #2
 8003258:	701a      	strb	r2, [r3, #0]
 800325a:	e01a      	b.n	8003292 <UART_SetConfig+0x246>
 800325c:	231b      	movs	r3, #27
 800325e:	2220      	movs	r2, #32
 8003260:	189b      	adds	r3, r3, r2
 8003262:	19db      	adds	r3, r3, r7
 8003264:	2204      	movs	r2, #4
 8003266:	701a      	strb	r2, [r3, #0]
 8003268:	e013      	b.n	8003292 <UART_SetConfig+0x246>
 800326a:	231b      	movs	r3, #27
 800326c:	2220      	movs	r2, #32
 800326e:	189b      	adds	r3, r3, r2
 8003270:	19db      	adds	r3, r3, r7
 8003272:	2208      	movs	r2, #8
 8003274:	701a      	strb	r2, [r3, #0]
 8003276:	e00c      	b.n	8003292 <UART_SetConfig+0x246>
 8003278:	231b      	movs	r3, #27
 800327a:	2220      	movs	r2, #32
 800327c:	189b      	adds	r3, r3, r2
 800327e:	19db      	adds	r3, r3, r7
 8003280:	2210      	movs	r2, #16
 8003282:	701a      	strb	r2, [r3, #0]
 8003284:	e005      	b.n	8003292 <UART_SetConfig+0x246>
 8003286:	231b      	movs	r3, #27
 8003288:	2220      	movs	r2, #32
 800328a:	189b      	adds	r3, r3, r2
 800328c:	19db      	adds	r3, r3, r7
 800328e:	2210      	movs	r2, #16
 8003290:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a2b      	ldr	r2, [pc, #172]	@ (8003344 <UART_SetConfig+0x2f8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d000      	beq.n	800329e <UART_SetConfig+0x252>
 800329c:	e0a9      	b.n	80033f2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800329e:	231b      	movs	r3, #27
 80032a0:	2220      	movs	r2, #32
 80032a2:	189b      	adds	r3, r3, r2
 80032a4:	19db      	adds	r3, r3, r7
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b08      	cmp	r3, #8
 80032aa:	d015      	beq.n	80032d8 <UART_SetConfig+0x28c>
 80032ac:	dc18      	bgt.n	80032e0 <UART_SetConfig+0x294>
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d00d      	beq.n	80032ce <UART_SetConfig+0x282>
 80032b2:	dc15      	bgt.n	80032e0 <UART_SetConfig+0x294>
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d002      	beq.n	80032be <UART_SetConfig+0x272>
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d005      	beq.n	80032c8 <UART_SetConfig+0x27c>
 80032bc:	e010      	b.n	80032e0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032be:	f7fe fcfd 	bl	8001cbc <HAL_RCC_GetPCLK1Freq>
 80032c2:	0003      	movs	r3, r0
 80032c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032c6:	e014      	b.n	80032f2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032c8:	4b25      	ldr	r3, [pc, #148]	@ (8003360 <UART_SetConfig+0x314>)
 80032ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032cc:	e011      	b.n	80032f2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ce:	f7fe fc69 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 80032d2:	0003      	movs	r3, r0
 80032d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032d6:	e00c      	b.n	80032f2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032d8:	2380      	movs	r3, #128	@ 0x80
 80032da:	021b      	lsls	r3, r3, #8
 80032dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032de:	e008      	b.n	80032f2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80032e4:	231a      	movs	r3, #26
 80032e6:	2220      	movs	r2, #32
 80032e8:	189b      	adds	r3, r3, r2
 80032ea:	19db      	adds	r3, r3, r7
 80032ec:	2201      	movs	r2, #1
 80032ee:	701a      	strb	r2, [r3, #0]
        break;
 80032f0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80032f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d100      	bne.n	80032fa <UART_SetConfig+0x2ae>
 80032f8:	e14b      	b.n	8003592 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80032fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032fe:	4b19      	ldr	r3, [pc, #100]	@ (8003364 <UART_SetConfig+0x318>)
 8003300:	0052      	lsls	r2, r2, #1
 8003302:	5ad3      	ldrh	r3, [r2, r3]
 8003304:	0019      	movs	r1, r3
 8003306:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003308:	f7fc fefc 	bl	8000104 <__udivsi3>
 800330c:	0003      	movs	r3, r0
 800330e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	0013      	movs	r3, r2
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	189b      	adds	r3, r3, r2
 800331a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800331c:	429a      	cmp	r2, r3
 800331e:	d305      	bcc.n	800332c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003326:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003328:	429a      	cmp	r2, r3
 800332a:	d91d      	bls.n	8003368 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800332c:	231a      	movs	r3, #26
 800332e:	2220      	movs	r2, #32
 8003330:	189b      	adds	r3, r3, r2
 8003332:	19db      	adds	r3, r3, r7
 8003334:	2201      	movs	r2, #1
 8003336:	701a      	strb	r2, [r3, #0]
 8003338:	e12b      	b.n	8003592 <UART_SetConfig+0x546>
 800333a:	46c0      	nop			@ (mov r8, r8)
 800333c:	cfff69f3 	.word	0xcfff69f3
 8003340:	ffffcfff 	.word	0xffffcfff
 8003344:	40008000 	.word	0x40008000
 8003348:	11fff4ff 	.word	0x11fff4ff
 800334c:	40013800 	.word	0x40013800
 8003350:	40021000 	.word	0x40021000
 8003354:	40004400 	.word	0x40004400
 8003358:	40004800 	.word	0x40004800
 800335c:	40004c00 	.word	0x40004c00
 8003360:	00f42400 	.word	0x00f42400
 8003364:	08003dec 	.word	0x08003dec
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800336a:	61bb      	str	r3, [r7, #24]
 800336c:	2300      	movs	r3, #0
 800336e:	61fb      	str	r3, [r7, #28]
 8003370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003372:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003374:	4b92      	ldr	r3, [pc, #584]	@ (80035c0 <UART_SetConfig+0x574>)
 8003376:	0052      	lsls	r2, r2, #1
 8003378:	5ad3      	ldrh	r3, [r2, r3]
 800337a:	613b      	str	r3, [r7, #16]
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	69b8      	ldr	r0, [r7, #24]
 8003386:	69f9      	ldr	r1, [r7, #28]
 8003388:	f7fd f832 	bl	80003f0 <__aeabi_uldivmod>
 800338c:	0002      	movs	r2, r0
 800338e:	000b      	movs	r3, r1
 8003390:	0e11      	lsrs	r1, r2, #24
 8003392:	021d      	lsls	r5, r3, #8
 8003394:	430d      	orrs	r5, r1
 8003396:	0214      	lsls	r4, r2, #8
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	085b      	lsrs	r3, r3, #1
 800339e:	60bb      	str	r3, [r7, #8]
 80033a0:	2300      	movs	r3, #0
 80033a2:	60fb      	str	r3, [r7, #12]
 80033a4:	68b8      	ldr	r0, [r7, #8]
 80033a6:	68f9      	ldr	r1, [r7, #12]
 80033a8:	1900      	adds	r0, r0, r4
 80033aa:	4169      	adcs	r1, r5
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	603b      	str	r3, [r7, #0]
 80033b2:	2300      	movs	r3, #0
 80033b4:	607b      	str	r3, [r7, #4]
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f7fd f819 	bl	80003f0 <__aeabi_uldivmod>
 80033be:	0002      	movs	r2, r0
 80033c0:	000b      	movs	r3, r1
 80033c2:	0013      	movs	r3, r2
 80033c4:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033c8:	23c0      	movs	r3, #192	@ 0xc0
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d309      	bcc.n	80033e4 <UART_SetConfig+0x398>
 80033d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033d2:	2380      	movs	r3, #128	@ 0x80
 80033d4:	035b      	lsls	r3, r3, #13
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d204      	bcs.n	80033e4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033e0:	60da      	str	r2, [r3, #12]
 80033e2:	e0d6      	b.n	8003592 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80033e4:	231a      	movs	r3, #26
 80033e6:	2220      	movs	r2, #32
 80033e8:	189b      	adds	r3, r3, r2
 80033ea:	19db      	adds	r3, r3, r7
 80033ec:	2201      	movs	r2, #1
 80033ee:	701a      	strb	r2, [r3, #0]
 80033f0:	e0cf      	b.n	8003592 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	69da      	ldr	r2, [r3, #28]
 80033f6:	2380      	movs	r3, #128	@ 0x80
 80033f8:	021b      	lsls	r3, r3, #8
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d000      	beq.n	8003400 <UART_SetConfig+0x3b4>
 80033fe:	e070      	b.n	80034e2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003400:	231b      	movs	r3, #27
 8003402:	2220      	movs	r2, #32
 8003404:	189b      	adds	r3, r3, r2
 8003406:	19db      	adds	r3, r3, r7
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b08      	cmp	r3, #8
 800340c:	d015      	beq.n	800343a <UART_SetConfig+0x3ee>
 800340e:	dc18      	bgt.n	8003442 <UART_SetConfig+0x3f6>
 8003410:	2b04      	cmp	r3, #4
 8003412:	d00d      	beq.n	8003430 <UART_SetConfig+0x3e4>
 8003414:	dc15      	bgt.n	8003442 <UART_SetConfig+0x3f6>
 8003416:	2b00      	cmp	r3, #0
 8003418:	d002      	beq.n	8003420 <UART_SetConfig+0x3d4>
 800341a:	2b02      	cmp	r3, #2
 800341c:	d005      	beq.n	800342a <UART_SetConfig+0x3de>
 800341e:	e010      	b.n	8003442 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003420:	f7fe fc4c 	bl	8001cbc <HAL_RCC_GetPCLK1Freq>
 8003424:	0003      	movs	r3, r0
 8003426:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003428:	e014      	b.n	8003454 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800342a:	4b66      	ldr	r3, [pc, #408]	@ (80035c4 <UART_SetConfig+0x578>)
 800342c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800342e:	e011      	b.n	8003454 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003430:	f7fe fbb8 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8003434:	0003      	movs	r3, r0
 8003436:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003438:	e00c      	b.n	8003454 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800343a:	2380      	movs	r3, #128	@ 0x80
 800343c:	021b      	lsls	r3, r3, #8
 800343e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003440:	e008      	b.n	8003454 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003442:	2300      	movs	r3, #0
 8003444:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003446:	231a      	movs	r3, #26
 8003448:	2220      	movs	r2, #32
 800344a:	189b      	adds	r3, r3, r2
 800344c:	19db      	adds	r3, r3, r7
 800344e:	2201      	movs	r2, #1
 8003450:	701a      	strb	r2, [r3, #0]
        break;
 8003452:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003456:	2b00      	cmp	r3, #0
 8003458:	d100      	bne.n	800345c <UART_SetConfig+0x410>
 800345a:	e09a      	b.n	8003592 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800345c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003460:	4b57      	ldr	r3, [pc, #348]	@ (80035c0 <UART_SetConfig+0x574>)
 8003462:	0052      	lsls	r2, r2, #1
 8003464:	5ad3      	ldrh	r3, [r2, r3]
 8003466:	0019      	movs	r1, r3
 8003468:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800346a:	f7fc fe4b 	bl	8000104 <__udivsi3>
 800346e:	0003      	movs	r3, r0
 8003470:	005a      	lsls	r2, r3, #1
 8003472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	085b      	lsrs	r3, r3, #1
 8003478:	18d2      	adds	r2, r2, r3
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	0019      	movs	r1, r3
 8003480:	0010      	movs	r0, r2
 8003482:	f7fc fe3f 	bl	8000104 <__udivsi3>
 8003486:	0003      	movs	r3, r0
 8003488:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800348a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348c:	2b0f      	cmp	r3, #15
 800348e:	d921      	bls.n	80034d4 <UART_SetConfig+0x488>
 8003490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003492:	2380      	movs	r3, #128	@ 0x80
 8003494:	025b      	lsls	r3, r3, #9
 8003496:	429a      	cmp	r2, r3
 8003498:	d21c      	bcs.n	80034d4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800349a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800349c:	b29a      	uxth	r2, r3
 800349e:	200e      	movs	r0, #14
 80034a0:	2420      	movs	r4, #32
 80034a2:	1903      	adds	r3, r0, r4
 80034a4:	19db      	adds	r3, r3, r7
 80034a6:	210f      	movs	r1, #15
 80034a8:	438a      	bics	r2, r1
 80034aa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ae:	085b      	lsrs	r3, r3, #1
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2207      	movs	r2, #7
 80034b4:	4013      	ands	r3, r2
 80034b6:	b299      	uxth	r1, r3
 80034b8:	1903      	adds	r3, r0, r4
 80034ba:	19db      	adds	r3, r3, r7
 80034bc:	1902      	adds	r2, r0, r4
 80034be:	19d2      	adds	r2, r2, r7
 80034c0:	8812      	ldrh	r2, [r2, #0]
 80034c2:	430a      	orrs	r2, r1
 80034c4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	1902      	adds	r2, r0, r4
 80034cc:	19d2      	adds	r2, r2, r7
 80034ce:	8812      	ldrh	r2, [r2, #0]
 80034d0:	60da      	str	r2, [r3, #12]
 80034d2:	e05e      	b.n	8003592 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80034d4:	231a      	movs	r3, #26
 80034d6:	2220      	movs	r2, #32
 80034d8:	189b      	adds	r3, r3, r2
 80034da:	19db      	adds	r3, r3, r7
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
 80034e0:	e057      	b.n	8003592 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034e2:	231b      	movs	r3, #27
 80034e4:	2220      	movs	r2, #32
 80034e6:	189b      	adds	r3, r3, r2
 80034e8:	19db      	adds	r3, r3, r7
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	2b08      	cmp	r3, #8
 80034ee:	d015      	beq.n	800351c <UART_SetConfig+0x4d0>
 80034f0:	dc18      	bgt.n	8003524 <UART_SetConfig+0x4d8>
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d00d      	beq.n	8003512 <UART_SetConfig+0x4c6>
 80034f6:	dc15      	bgt.n	8003524 <UART_SetConfig+0x4d8>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <UART_SetConfig+0x4b6>
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d005      	beq.n	800350c <UART_SetConfig+0x4c0>
 8003500:	e010      	b.n	8003524 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003502:	f7fe fbdb 	bl	8001cbc <HAL_RCC_GetPCLK1Freq>
 8003506:	0003      	movs	r3, r0
 8003508:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800350a:	e014      	b.n	8003536 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800350c:	4b2d      	ldr	r3, [pc, #180]	@ (80035c4 <UART_SetConfig+0x578>)
 800350e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003510:	e011      	b.n	8003536 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003512:	f7fe fb47 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8003516:	0003      	movs	r3, r0
 8003518:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800351a:	e00c      	b.n	8003536 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800351c:	2380      	movs	r3, #128	@ 0x80
 800351e:	021b      	lsls	r3, r3, #8
 8003520:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003522:	e008      	b.n	8003536 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003528:	231a      	movs	r3, #26
 800352a:	2220      	movs	r2, #32
 800352c:	189b      	adds	r3, r3, r2
 800352e:	19db      	adds	r3, r3, r7
 8003530:	2201      	movs	r2, #1
 8003532:	701a      	strb	r2, [r3, #0]
        break;
 8003534:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003538:	2b00      	cmp	r3, #0
 800353a:	d02a      	beq.n	8003592 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800353c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003540:	4b1f      	ldr	r3, [pc, #124]	@ (80035c0 <UART_SetConfig+0x574>)
 8003542:	0052      	lsls	r2, r2, #1
 8003544:	5ad3      	ldrh	r3, [r2, r3]
 8003546:	0019      	movs	r1, r3
 8003548:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800354a:	f7fc fddb 	bl	8000104 <__udivsi3>
 800354e:	0003      	movs	r3, r0
 8003550:	001a      	movs	r2, r3
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	085b      	lsrs	r3, r3, #1
 8003558:	18d2      	adds	r2, r2, r3
 800355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	0019      	movs	r1, r3
 8003560:	0010      	movs	r0, r2
 8003562:	f7fc fdcf 	bl	8000104 <__udivsi3>
 8003566:	0003      	movs	r3, r0
 8003568:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800356a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356c:	2b0f      	cmp	r3, #15
 800356e:	d90a      	bls.n	8003586 <UART_SetConfig+0x53a>
 8003570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003572:	2380      	movs	r3, #128	@ 0x80
 8003574:	025b      	lsls	r3, r3, #9
 8003576:	429a      	cmp	r2, r3
 8003578:	d205      	bcs.n	8003586 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800357a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800357c:	b29a      	uxth	r2, r3
 800357e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	60da      	str	r2, [r3, #12]
 8003584:	e005      	b.n	8003592 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003586:	231a      	movs	r3, #26
 8003588:	2220      	movs	r2, #32
 800358a:	189b      	adds	r3, r3, r2
 800358c:	19db      	adds	r3, r3, r7
 800358e:	2201      	movs	r2, #1
 8003590:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003594:	226a      	movs	r2, #106	@ 0x6a
 8003596:	2101      	movs	r1, #1
 8003598:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359c:	2268      	movs	r2, #104	@ 0x68
 800359e:	2101      	movs	r1, #1
 80035a0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a4:	2200      	movs	r2, #0
 80035a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80035a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035aa:	2200      	movs	r2, #0
 80035ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80035ae:	231a      	movs	r3, #26
 80035b0:	2220      	movs	r2, #32
 80035b2:	189b      	adds	r3, r3, r2
 80035b4:	19db      	adds	r3, r3, r7
 80035b6:	781b      	ldrb	r3, [r3, #0]
}
 80035b8:	0018      	movs	r0, r3
 80035ba:	46bd      	mov	sp, r7
 80035bc:	b010      	add	sp, #64	@ 0x40
 80035be:	bdb0      	pop	{r4, r5, r7, pc}
 80035c0:	08003dec 	.word	0x08003dec
 80035c4:	00f42400 	.word	0x00f42400

080035c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d4:	2208      	movs	r2, #8
 80035d6:	4013      	ands	r3, r2
 80035d8:	d00b      	beq.n	80035f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4a4a      	ldr	r2, [pc, #296]	@ (800370c <UART_AdvFeatureConfig+0x144>)
 80035e2:	4013      	ands	r3, r2
 80035e4:	0019      	movs	r1, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f6:	2201      	movs	r2, #1
 80035f8:	4013      	ands	r3, r2
 80035fa:	d00b      	beq.n	8003614 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	4a43      	ldr	r2, [pc, #268]	@ (8003710 <UART_AdvFeatureConfig+0x148>)
 8003604:	4013      	ands	r3, r2
 8003606:	0019      	movs	r1, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	430a      	orrs	r2, r1
 8003612:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003618:	2202      	movs	r2, #2
 800361a:	4013      	ands	r3, r2
 800361c:	d00b      	beq.n	8003636 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	4a3b      	ldr	r2, [pc, #236]	@ (8003714 <UART_AdvFeatureConfig+0x14c>)
 8003626:	4013      	ands	r3, r2
 8003628:	0019      	movs	r1, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363a:	2204      	movs	r2, #4
 800363c:	4013      	ands	r3, r2
 800363e:	d00b      	beq.n	8003658 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	4a34      	ldr	r2, [pc, #208]	@ (8003718 <UART_AdvFeatureConfig+0x150>)
 8003648:	4013      	ands	r3, r2
 800364a:	0019      	movs	r1, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800365c:	2210      	movs	r2, #16
 800365e:	4013      	ands	r3, r2
 8003660:	d00b      	beq.n	800367a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	4a2c      	ldr	r2, [pc, #176]	@ (800371c <UART_AdvFeatureConfig+0x154>)
 800366a:	4013      	ands	r3, r2
 800366c:	0019      	movs	r1, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800367e:	2220      	movs	r2, #32
 8003680:	4013      	ands	r3, r2
 8003682:	d00b      	beq.n	800369c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	4a25      	ldr	r2, [pc, #148]	@ (8003720 <UART_AdvFeatureConfig+0x158>)
 800368c:	4013      	ands	r3, r2
 800368e:	0019      	movs	r1, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a0:	2240      	movs	r2, #64	@ 0x40
 80036a2:	4013      	ands	r3, r2
 80036a4:	d01d      	beq.n	80036e2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003724 <UART_AdvFeatureConfig+0x15c>)
 80036ae:	4013      	ands	r3, r2
 80036b0:	0019      	movs	r1, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036c2:	2380      	movs	r3, #128	@ 0x80
 80036c4:	035b      	lsls	r3, r3, #13
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d10b      	bne.n	80036e2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	4a15      	ldr	r2, [pc, #84]	@ (8003728 <UART_AdvFeatureConfig+0x160>)
 80036d2:	4013      	ands	r3, r2
 80036d4:	0019      	movs	r1, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e6:	2280      	movs	r2, #128	@ 0x80
 80036e8:	4013      	ands	r3, r2
 80036ea:	d00b      	beq.n	8003704 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	4a0e      	ldr	r2, [pc, #56]	@ (800372c <UART_AdvFeatureConfig+0x164>)
 80036f4:	4013      	ands	r3, r2
 80036f6:	0019      	movs	r1, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	605a      	str	r2, [r3, #4]
  }
}
 8003704:	46c0      	nop			@ (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	b002      	add	sp, #8
 800370a:	bd80      	pop	{r7, pc}
 800370c:	ffff7fff 	.word	0xffff7fff
 8003710:	fffdffff 	.word	0xfffdffff
 8003714:	fffeffff 	.word	0xfffeffff
 8003718:	fffbffff 	.word	0xfffbffff
 800371c:	ffffefff 	.word	0xffffefff
 8003720:	ffffdfff 	.word	0xffffdfff
 8003724:	ffefffff 	.word	0xffefffff
 8003728:	ff9fffff 	.word	0xff9fffff
 800372c:	fff7ffff 	.word	0xfff7ffff

08003730 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b092      	sub	sp, #72	@ 0x48
 8003734:	af02      	add	r7, sp, #8
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2290      	movs	r2, #144	@ 0x90
 800373c:	2100      	movs	r1, #0
 800373e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003740:	f7fd fa72 	bl	8000c28 <HAL_GetTick>
 8003744:	0003      	movs	r3, r0
 8003746:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2208      	movs	r2, #8
 8003750:	4013      	ands	r3, r2
 8003752:	2b08      	cmp	r3, #8
 8003754:	d12d      	bne.n	80037b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003758:	2280      	movs	r2, #128	@ 0x80
 800375a:	0391      	lsls	r1, r2, #14
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	4a47      	ldr	r2, [pc, #284]	@ (800387c <UART_CheckIdleState+0x14c>)
 8003760:	9200      	str	r2, [sp, #0]
 8003762:	2200      	movs	r2, #0
 8003764:	f000 f88e 	bl	8003884 <UART_WaitOnFlagUntilTimeout>
 8003768:	1e03      	subs	r3, r0, #0
 800376a:	d022      	beq.n	80037b2 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800376c:	f3ef 8310 	mrs	r3, PRIMASK
 8003770:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003774:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003776:	2301      	movs	r3, #1
 8003778:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800377a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800377c:	f383 8810 	msr	PRIMASK, r3
}
 8003780:	46c0      	nop			@ (mov r8, r8)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2180      	movs	r1, #128	@ 0x80
 800378e:	438a      	bics	r2, r1
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003794:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003798:	f383 8810 	msr	PRIMASK, r3
}
 800379c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2288      	movs	r2, #136	@ 0x88
 80037a2:	2120      	movs	r1, #32
 80037a4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2284      	movs	r2, #132	@ 0x84
 80037aa:	2100      	movs	r1, #0
 80037ac:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e060      	b.n	8003874 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2204      	movs	r2, #4
 80037ba:	4013      	ands	r3, r2
 80037bc:	2b04      	cmp	r3, #4
 80037be:	d146      	bne.n	800384e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037c2:	2280      	movs	r2, #128	@ 0x80
 80037c4:	03d1      	lsls	r1, r2, #15
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	4a2c      	ldr	r2, [pc, #176]	@ (800387c <UART_CheckIdleState+0x14c>)
 80037ca:	9200      	str	r2, [sp, #0]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f000 f859 	bl	8003884 <UART_WaitOnFlagUntilTimeout>
 80037d2:	1e03      	subs	r3, r0, #0
 80037d4:	d03b      	beq.n	800384e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d6:	f3ef 8310 	mrs	r3, PRIMASK
 80037da:	60fb      	str	r3, [r7, #12]
  return(result);
 80037dc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80037de:	637b      	str	r3, [r7, #52]	@ 0x34
 80037e0:	2301      	movs	r3, #1
 80037e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	f383 8810 	msr	PRIMASK, r3
}
 80037ea:	46c0      	nop			@ (mov r8, r8)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4922      	ldr	r1, [pc, #136]	@ (8003880 <UART_CheckIdleState+0x150>)
 80037f8:	400a      	ands	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	f383 8810 	msr	PRIMASK, r3
}
 8003806:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003808:	f3ef 8310 	mrs	r3, PRIMASK
 800380c:	61bb      	str	r3, [r7, #24]
  return(result);
 800380e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003810:	633b      	str	r3, [r7, #48]	@ 0x30
 8003812:	2301      	movs	r3, #1
 8003814:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	f383 8810 	msr	PRIMASK, r3
}
 800381c:	46c0      	nop			@ (mov r8, r8)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2101      	movs	r1, #1
 800382a:	438a      	bics	r2, r1
 800382c:	609a      	str	r2, [r3, #8]
 800382e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003830:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	f383 8810 	msr	PRIMASK, r3
}
 8003838:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	228c      	movs	r2, #140	@ 0x8c
 800383e:	2120      	movs	r1, #32
 8003840:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2284      	movs	r2, #132	@ 0x84
 8003846:	2100      	movs	r1, #0
 8003848:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e012      	b.n	8003874 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2288      	movs	r2, #136	@ 0x88
 8003852:	2120      	movs	r1, #32
 8003854:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	228c      	movs	r2, #140	@ 0x8c
 800385a:	2120      	movs	r1, #32
 800385c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2284      	movs	r2, #132	@ 0x84
 800386e:	2100      	movs	r1, #0
 8003870:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	b010      	add	sp, #64	@ 0x40
 800387a:	bd80      	pop	{r7, pc}
 800387c:	01ffffff 	.word	0x01ffffff
 8003880:	fffffedf 	.word	0xfffffedf

08003884 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	1dfb      	adds	r3, r7, #7
 8003892:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003894:	e051      	b.n	800393a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	3301      	adds	r3, #1
 800389a:	d04e      	beq.n	800393a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389c:	f7fd f9c4 	bl	8000c28 <HAL_GetTick>
 80038a0:	0002      	movs	r2, r0
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d302      	bcc.n	80038b2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e051      	b.n	800395a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2204      	movs	r2, #4
 80038be:	4013      	ands	r3, r2
 80038c0:	d03b      	beq.n	800393a <UART_WaitOnFlagUntilTimeout+0xb6>
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	2b80      	cmp	r3, #128	@ 0x80
 80038c6:	d038      	beq.n	800393a <UART_WaitOnFlagUntilTimeout+0xb6>
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	2b40      	cmp	r3, #64	@ 0x40
 80038cc:	d035      	beq.n	800393a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	69db      	ldr	r3, [r3, #28]
 80038d4:	2208      	movs	r2, #8
 80038d6:	4013      	ands	r3, r2
 80038d8:	2b08      	cmp	r3, #8
 80038da:	d111      	bne.n	8003900 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2208      	movs	r2, #8
 80038e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	0018      	movs	r0, r3
 80038e8:	f000 f83c 	bl	8003964 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2290      	movs	r2, #144	@ 0x90
 80038f0:	2108      	movs	r1, #8
 80038f2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2284      	movs	r2, #132	@ 0x84
 80038f8:	2100      	movs	r1, #0
 80038fa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e02c      	b.n	800395a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	69da      	ldr	r2, [r3, #28]
 8003906:	2380      	movs	r3, #128	@ 0x80
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	401a      	ands	r2, r3
 800390c:	2380      	movs	r3, #128	@ 0x80
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	429a      	cmp	r2, r3
 8003912:	d112      	bne.n	800393a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2280      	movs	r2, #128	@ 0x80
 800391a:	0112      	lsls	r2, r2, #4
 800391c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	0018      	movs	r0, r3
 8003922:	f000 f81f 	bl	8003964 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2290      	movs	r2, #144	@ 0x90
 800392a:	2120      	movs	r1, #32
 800392c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2284      	movs	r2, #132	@ 0x84
 8003932:	2100      	movs	r1, #0
 8003934:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e00f      	b.n	800395a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	4013      	ands	r3, r2
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	425a      	negs	r2, r3
 800394a:	4153      	adcs	r3, r2
 800394c:	b2db      	uxtb	r3, r3
 800394e:	001a      	movs	r2, r3
 8003950:	1dfb      	adds	r3, r7, #7
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d09e      	beq.n	8003896 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	0018      	movs	r0, r3
 800395c:	46bd      	mov	sp, r7
 800395e:	b004      	add	sp, #16
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08e      	sub	sp, #56	@ 0x38
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800396c:	f3ef 8310 	mrs	r3, PRIMASK
 8003970:	617b      	str	r3, [r7, #20]
  return(result);
 8003972:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003974:	637b      	str	r3, [r7, #52]	@ 0x34
 8003976:	2301      	movs	r3, #1
 8003978:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	f383 8810 	msr	PRIMASK, r3
}
 8003980:	46c0      	nop			@ (mov r8, r8)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4926      	ldr	r1, [pc, #152]	@ (8003a28 <UART_EndRxTransfer+0xc4>)
 800398e:	400a      	ands	r2, r1
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003994:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	f383 8810 	msr	PRIMASK, r3
}
 800399c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800399e:	f3ef 8310 	mrs	r3, PRIMASK
 80039a2:	623b      	str	r3, [r7, #32]
  return(result);
 80039a4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80039a8:	2301      	movs	r3, #1
 80039aa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ae:	f383 8810 	msr	PRIMASK, r3
}
 80039b2:	46c0      	nop			@ (mov r8, r8)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689a      	ldr	r2, [r3, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	491b      	ldr	r1, [pc, #108]	@ (8003a2c <UART_EndRxTransfer+0xc8>)
 80039c0:	400a      	ands	r2, r1
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ca:	f383 8810 	msr	PRIMASK, r3
}
 80039ce:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d118      	bne.n	8003a0a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039d8:	f3ef 8310 	mrs	r3, PRIMASK
 80039dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80039de:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039e2:	2301      	movs	r3, #1
 80039e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f383 8810 	msr	PRIMASK, r3
}
 80039ec:	46c0      	nop			@ (mov r8, r8)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2110      	movs	r1, #16
 80039fa:	438a      	bics	r2, r1
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f383 8810 	msr	PRIMASK, r3
}
 8003a08:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	228c      	movs	r2, #140	@ 0x8c
 8003a0e:	2120      	movs	r1, #32
 8003a10:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003a1e:	46c0      	nop			@ (mov r8, r8)
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b00e      	add	sp, #56	@ 0x38
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	46c0      	nop			@ (mov r8, r8)
 8003a28:	fffffedf 	.word	0xfffffedf
 8003a2c:	effffffe 	.word	0xeffffffe

08003a30 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	225e      	movs	r2, #94	@ 0x5e
 8003a42:	2100      	movs	r1, #0
 8003a44:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2256      	movs	r2, #86	@ 0x56
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	0018      	movs	r0, r3
 8003a52:	f7ff fae7 	bl	8003024 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a56:	46c0      	nop			@ (mov r8, r8)
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	b004      	add	sp, #16
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b086      	sub	sp, #24
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a66:	f3ef 8310 	mrs	r3, PRIMASK
 8003a6a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003a6e:	617b      	str	r3, [r7, #20]
 8003a70:	2301      	movs	r3, #1
 8003a72:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f383 8810 	msr	PRIMASK, r3
}
 8003a7a:	46c0      	nop			@ (mov r8, r8)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2140      	movs	r1, #64	@ 0x40
 8003a88:	438a      	bics	r2, r1
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	f383 8810 	msr	PRIMASK, r3
}
 8003a96:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2288      	movs	r2, #136	@ 0x88
 8003a9c:	2120      	movs	r1, #32
 8003a9e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f7ff fab3 	bl	8003014 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003aae:	46c0      	nop			@ (mov r8, r8)
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	b006      	add	sp, #24
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b082      	sub	sp, #8
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003abe:	46c0      	nop			@ (mov r8, r8)
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	b002      	add	sp, #8
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b082      	sub	sp, #8
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003ace:	46c0      	nop			@ (mov r8, r8)
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b002      	add	sp, #8
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b082      	sub	sp, #8
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003ade:	46c0      	nop			@ (mov r8, r8)
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	b002      	add	sp, #8
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2284      	movs	r2, #132	@ 0x84
 8003af4:	5c9b      	ldrb	r3, [r3, r2]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d101      	bne.n	8003afe <HAL_UARTEx_DisableFifoMode+0x16>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e027      	b.n	8003b4e <HAL_UARTEx_DisableFifoMode+0x66>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2284      	movs	r2, #132	@ 0x84
 8003b02:	2101      	movs	r1, #1
 8003b04:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2288      	movs	r2, #136	@ 0x88
 8003b0a:	2124      	movs	r1, #36	@ 0x24
 8003b0c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2101      	movs	r1, #1
 8003b22:	438a      	bics	r2, r1
 8003b24:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	4a0b      	ldr	r2, [pc, #44]	@ (8003b58 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2288      	movs	r2, #136	@ 0x88
 8003b40:	2120      	movs	r1, #32
 8003b42:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2284      	movs	r2, #132	@ 0x84
 8003b48:	2100      	movs	r1, #0
 8003b4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	0018      	movs	r0, r3
 8003b50:	46bd      	mov	sp, r7
 8003b52:	b004      	add	sp, #16
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	46c0      	nop			@ (mov r8, r8)
 8003b58:	dfffffff 	.word	0xdfffffff

08003b5c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2284      	movs	r2, #132	@ 0x84
 8003b6a:	5c9b      	ldrb	r3, [r3, r2]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d101      	bne.n	8003b74 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003b70:	2302      	movs	r3, #2
 8003b72:	e02e      	b.n	8003bd2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2284      	movs	r2, #132	@ 0x84
 8003b78:	2101      	movs	r1, #1
 8003b7a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2288      	movs	r2, #136	@ 0x88
 8003b80:	2124      	movs	r1, #36	@ 0x24
 8003b82:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2101      	movs	r1, #1
 8003b98:	438a      	bics	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	08d9      	lsrs	r1, r3, #3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	683a      	ldr	r2, [r7, #0]
 8003bac:	430a      	orrs	r2, r1
 8003bae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	f000 f854 	bl	8003c60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2288      	movs	r2, #136	@ 0x88
 8003bc4:	2120      	movs	r1, #32
 8003bc6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2284      	movs	r2, #132	@ 0x84
 8003bcc:	2100      	movs	r1, #0
 8003bce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	b004      	add	sp, #16
 8003bd8:	bd80      	pop	{r7, pc}
	...

08003bdc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2284      	movs	r2, #132	@ 0x84
 8003bea:	5c9b      	ldrb	r3, [r3, r2]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d101      	bne.n	8003bf4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	e02f      	b.n	8003c54 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2284      	movs	r2, #132	@ 0x84
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2288      	movs	r2, #136	@ 0x88
 8003c00:	2124      	movs	r1, #36	@ 0x24
 8003c02:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2101      	movs	r1, #1
 8003c18:	438a      	bics	r2, r1
 8003c1a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	4a0e      	ldr	r2, [pc, #56]	@ (8003c5c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003c24:	4013      	ands	r3, r2
 8003c26:	0019      	movs	r1, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	0018      	movs	r0, r3
 8003c36:	f000 f813 	bl	8003c60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2288      	movs	r2, #136	@ 0x88
 8003c46:	2120      	movs	r1, #32
 8003c48:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2284      	movs	r2, #132	@ 0x84
 8003c4e:	2100      	movs	r1, #0
 8003c50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	0018      	movs	r0, r3
 8003c56:	46bd      	mov	sp, r7
 8003c58:	b004      	add	sp, #16
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	f1ffffff 	.word	0xf1ffffff

08003c60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d108      	bne.n	8003c82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	226a      	movs	r2, #106	@ 0x6a
 8003c74:	2101      	movs	r1, #1
 8003c76:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2268      	movs	r2, #104	@ 0x68
 8003c7c:	2101      	movs	r1, #1
 8003c7e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003c80:	e043      	b.n	8003d0a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003c82:	260f      	movs	r6, #15
 8003c84:	19bb      	adds	r3, r7, r6
 8003c86:	2208      	movs	r2, #8
 8003c88:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003c8a:	200e      	movs	r0, #14
 8003c8c:	183b      	adds	r3, r7, r0
 8003c8e:	2208      	movs	r2, #8
 8003c90:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	0e5b      	lsrs	r3, r3, #25
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	240d      	movs	r4, #13
 8003c9e:	193b      	adds	r3, r7, r4
 8003ca0:	2107      	movs	r1, #7
 8003ca2:	400a      	ands	r2, r1
 8003ca4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	0f5b      	lsrs	r3, r3, #29
 8003cae:	b2da      	uxtb	r2, r3
 8003cb0:	250c      	movs	r5, #12
 8003cb2:	197b      	adds	r3, r7, r5
 8003cb4:	2107      	movs	r1, #7
 8003cb6:	400a      	ands	r2, r1
 8003cb8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003cba:	183b      	adds	r3, r7, r0
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	197a      	adds	r2, r7, r5
 8003cc0:	7812      	ldrb	r2, [r2, #0]
 8003cc2:	4914      	ldr	r1, [pc, #80]	@ (8003d14 <UARTEx_SetNbDataToProcess+0xb4>)
 8003cc4:	5c8a      	ldrb	r2, [r1, r2]
 8003cc6:	435a      	muls	r2, r3
 8003cc8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003cca:	197b      	adds	r3, r7, r5
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	4a12      	ldr	r2, [pc, #72]	@ (8003d18 <UARTEx_SetNbDataToProcess+0xb8>)
 8003cd0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003cd2:	0019      	movs	r1, r3
 8003cd4:	f7fc faa0 	bl	8000218 <__divsi3>
 8003cd8:	0003      	movs	r3, r0
 8003cda:	b299      	uxth	r1, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	226a      	movs	r2, #106	@ 0x6a
 8003ce0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003ce2:	19bb      	adds	r3, r7, r6
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	193a      	adds	r2, r7, r4
 8003ce8:	7812      	ldrb	r2, [r2, #0]
 8003cea:	490a      	ldr	r1, [pc, #40]	@ (8003d14 <UARTEx_SetNbDataToProcess+0xb4>)
 8003cec:	5c8a      	ldrb	r2, [r1, r2]
 8003cee:	435a      	muls	r2, r3
 8003cf0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003cf2:	193b      	adds	r3, r7, r4
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	4a08      	ldr	r2, [pc, #32]	@ (8003d18 <UARTEx_SetNbDataToProcess+0xb8>)
 8003cf8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003cfa:	0019      	movs	r1, r3
 8003cfc:	f7fc fa8c 	bl	8000218 <__divsi3>
 8003d00:	0003      	movs	r3, r0
 8003d02:	b299      	uxth	r1, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2268      	movs	r2, #104	@ 0x68
 8003d08:	5299      	strh	r1, [r3, r2]
}
 8003d0a:	46c0      	nop			@ (mov r8, r8)
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b005      	add	sp, #20
 8003d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	08003e04 	.word	0x08003e04
 8003d18:	08003e0c 	.word	0x08003e0c

08003d1c <memset>:
 8003d1c:	0003      	movs	r3, r0
 8003d1e:	1882      	adds	r2, r0, r2
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d100      	bne.n	8003d26 <memset+0xa>
 8003d24:	4770      	bx	lr
 8003d26:	7019      	strb	r1, [r3, #0]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	e7f9      	b.n	8003d20 <memset+0x4>

08003d2c <__libc_init_array>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	2600      	movs	r6, #0
 8003d30:	4c0c      	ldr	r4, [pc, #48]	@ (8003d64 <__libc_init_array+0x38>)
 8003d32:	4d0d      	ldr	r5, [pc, #52]	@ (8003d68 <__libc_init_array+0x3c>)
 8003d34:	1b64      	subs	r4, r4, r5
 8003d36:	10a4      	asrs	r4, r4, #2
 8003d38:	42a6      	cmp	r6, r4
 8003d3a:	d109      	bne.n	8003d50 <__libc_init_array+0x24>
 8003d3c:	2600      	movs	r6, #0
 8003d3e:	f000 f819 	bl	8003d74 <_init>
 8003d42:	4c0a      	ldr	r4, [pc, #40]	@ (8003d6c <__libc_init_array+0x40>)
 8003d44:	4d0a      	ldr	r5, [pc, #40]	@ (8003d70 <__libc_init_array+0x44>)
 8003d46:	1b64      	subs	r4, r4, r5
 8003d48:	10a4      	asrs	r4, r4, #2
 8003d4a:	42a6      	cmp	r6, r4
 8003d4c:	d105      	bne.n	8003d5a <__libc_init_array+0x2e>
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}
 8003d50:	00b3      	lsls	r3, r6, #2
 8003d52:	58eb      	ldr	r3, [r5, r3]
 8003d54:	4798      	blx	r3
 8003d56:	3601      	adds	r6, #1
 8003d58:	e7ee      	b.n	8003d38 <__libc_init_array+0xc>
 8003d5a:	00b3      	lsls	r3, r6, #2
 8003d5c:	58eb      	ldr	r3, [r5, r3]
 8003d5e:	4798      	blx	r3
 8003d60:	3601      	adds	r6, #1
 8003d62:	e7f2      	b.n	8003d4a <__libc_init_array+0x1e>
 8003d64:	08003e1c 	.word	0x08003e1c
 8003d68:	08003e1c 	.word	0x08003e1c
 8003d6c:	08003e20 	.word	0x08003e20
 8003d70:	08003e1c 	.word	0x08003e1c

08003d74 <_init>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	46c0      	nop			@ (mov r8, r8)
 8003d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7a:	bc08      	pop	{r3}
 8003d7c:	469e      	mov	lr, r3
 8003d7e:	4770      	bx	lr

08003d80 <_fini>:
 8003d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d82:	46c0      	nop			@ (mov r8, r8)
 8003d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d86:	bc08      	pop	{r3}
 8003d88:	469e      	mov	lr, r3
 8003d8a:	4770      	bx	lr
