// `define RUN_TRACE

// 本轮（流水线 SoC 阶段 3b）：开 Cache AXI Trace —— Cache 开关已启用
`define ENABLE_ICACHE
`define ENABLE_DCACHE

// Cache 参数 — 直接映射，Block=128bit(4×32bit)
// 地址映射: Tag[TAG_W+IDX_W+3 : IDX_W+4] | Index[IDX_W+3 : 4] | Word[3:2] | Byte[1:0]
`define ICACHE_LINE_COUNT   256        // 4KB (原 1KB=64 lines)
`define ICACHE_INDEX_WIDTH  8          // log2(256)=8
`define ICACHE_TAG_WIDTH    8          // 覆盖256KB地址空间 (原 5bit 仅覆盖32KB)
`define DCACHE_LINE_COUNT   256
`define DCACHE_INDEX_WIDTH  8
`define DCACHE_TAG_WIDTH    8

// `define USE_DDR

`define PC_INIT_VAL 32'h0

`define ALU_ADD     5'h00
`define ALU_SUB     5'h01
`define ALU_AND     5'h02
`define ALU_OR      5'h03
`define ALU_XOR     5'h04
`define ALU_SLL     5'h05
`define ALU_SRL     5'h06
`define ALU_SRA     5'h07
`define ALU_EQ      5'h08
`define ALU_NE      5'h09
`define ALU_LT      5'h0A
`define ALU_LTU     5'h0B
`define ALU_GE      5'h0C
`define ALU_GEU     5'h0D
`define ALU_SLT     5'h0E
`define ALU_SLTU    5'h0F
`define ALU_MUL     5'h10
`define ALU_MULH    5'h11
`define ALU_MULHU   5'h12
`define ALU_DIV     5'h13
`define ALU_DIVU    5'h14
`define ALU_REM     5'h15
`define ALU_REMU    5'h16

`define NPC_PC4     2'b00
`define NPC_JALR    2'b01
`define NPC_BRA     2'b10
`define NPC_JMP     2'b11

`define EXT_I       3'b000
`define EXT_S       3'b001
`define EXT_B       3'b010
`define EXT_U       3'b011
`define EXT_J       3'b100

`define WB_ALU      2'b00
`define WB_RAM      2'b01
`define WB_PC4      2'b10
`define WB_EXT      2'b11

`define ALU_A_RS1   1'b0
`define ALU_A_PC    1'b1

`define ALU_B_RS2   1'b0
`define ALU_B_EXT   1'b1

`define RAM_EXT_N   3'b000
`define RAM_EXT_W   3'b001
`define RAM_EXT_B   3'b010
`define RAM_EXT_BU  3'b011
`define RAM_EXT_H   3'b100
`define RAM_EXT_HU  3'b101

`define RAM_WE_N    4'b0000
`define RAM_WE_B    4'b0001
`define RAM_WE_H    4'b0011
`define RAM_WE_W    4'b1111

// Address Space
`define MEM_BLOCK_MEMORY    32'h0000_0000
`define MEM_DDR3            32'h2000_0000
`define PERI_ADDR_SWITCH    32'hFFFF_0000
`define PERI_ADDR_LED       32'hFFFF_1000
`define PERI_ADDR_DIGLED    32'hFFFF_2000
`define PERI_ADDR_UART      32'hFFFF_3000
`define PERI_ADDR_TIMER     32'hFFFF_4000

`ifdef ENABLE_ICACHE
    `define IC_BLK_LEN  4
    `define IC_BLK_SIZE (`IC_BLK_LEN*32)
`else
    `define IC_BLK_LEN  1
    `define IC_BLK_SIZE (`IC_BLK_LEN*32)
`endif

`ifdef ENABLE_DCACHE
    `define DC_BLK_LEN  4
    `define DC_BLK_SIZE (`DC_BLK_LEN*32)
`else
    `define DC_BLK_LEN  1
    `define DC_BLK_SIZE (`DC_BLK_LEN*32)
`endif
