{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 15:20:38 2023 " "Info: Processing started: Fri Jun 09 15:20:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game1 -c game1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game1 -c game1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/_7_seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _7_seg " "Info: Found entity 1: _7_seg" {  } { { "game1/_7_seg.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/_7_seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "test/div2_24.v " "Warning: Can't analyze file -- file test/div2_24.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "player_hit1 Player_hit1 game1.v(8) " "Info (10281): Verilog HDL Declaration information at game1.v(8): object \"player_hit1\" differs only in case from object \"Player_hit1\" in the same scope" {  } { { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/game1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/game1.v" { { "Info" "ISGN_ENTITY_NAME" "1 game1 " "Info: Found entity 1: game1" {  } { { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/tick_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/tick_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick_gen " "Info: Found entity 1: tick_gen" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/led_shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/led_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_shifter " "Info: Found entity 1: LED_shifter" {  } { { "game1/LED_shifter.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/LED_shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/player_hit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/player_hit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Player_hit " "Info: Found entity 1: Player_hit" {  } { { "game1/Player_hit.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/Player_hit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/points_save.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/points_save.v" { { "Info" "ISGN_ENTITY_NAME" "1 points_save " "Info: Found entity 1: points_save" {  } { { "game1/points_save.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/points_save.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/length_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/length_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 length_ctrl " "Info: Found entity 1: length_ctrl" {  } { { "game1/length_ctrl.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/length_ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/addr_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Info: Found entity 1: addr_gen" {  } { { "game1/addr_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/addr_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/length_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/length_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 length_decoder " "Info: Found entity 1: length_decoder" {  } { { "game1/length_decoder.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/length_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/led_shifter_g.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/led_shifter_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_shifter_g " "Info: Found entity 1: LED_shifter_g" {  } { { "game1/LED_shifter_g.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/LED_shifter_g.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/music_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/music_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 music_delay " "Info: Found entity 1: music_delay" {  } { { "game1/music_delay.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/music_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/output_rst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/output_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_rst " "Info: Found entity 1: output_rst" {  } { { "game1/output_rst.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/output_rst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/music_freq.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/music_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 music_freq " "Info: Found entity 1: music_freq" {  } { { "game1/music_freq.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/music_freq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/song.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/song.v" { { "Info" "ISGN_ENTITY_NAME" "1 song " "Info: Found entity 1: song" {  } { { "game1/song.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/song.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game1/sound.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file game1/sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound " "Info: Found entity 1: sound" {  } { { "game1/sound.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/sound.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "game1 " "Info: Elaborating entity \"game1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song song:song_inst " "Info: Elaborating entity \"song\" for hierarchy \"song:song_inst\"" {  } { { "game1/game1.v" "song_inst" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram song:song_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"song:song_inst\|altsyncram:altsyncram_component\"" {  } { { "game1/song.v" "altsyncram_component" { Text "C:/Users/shiao/Downloads/temp/temp/game1/song.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "song:song_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"song:song_inst\|altsyncram:altsyncram_component\"" {  } { { "game1/song.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/song.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "song:song_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"song:song_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file music.mif " "Info: Parameter \"init_file\" = \"music.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "game1/song.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/song.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ltc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltc1 " "Info: Found entity 1: altsyncram_ltc1" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltc1 song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated " "Info: Elaborating entity \"altsyncram_ltc1\" for hierarchy \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/new/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound sound:sound_inst " "Info: Elaborating entity \"sound\" for hierarchy \"sound:sound_inst\"" {  } { { "game1/game1.v" "sound_inst" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sound:sound_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sound:sound_inst\|altsyncram:altsyncram_component\"" {  } { { "game1/sound.v" "altsyncram_component" { Text "C:/Users/shiao/Downloads/temp/temp/game1/sound.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sound:sound_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sound:sound_inst\|altsyncram:altsyncram_component\"" {  } { { "game1/sound.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/sound.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sound:sound_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sound:sound_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sound1.mif " "Info: Parameter \"init_file\" = \"sound1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "game1/sound.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/sound.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vc1 " "Info: Found entity 1: altsyncram_3vc1" {  } { { "db/altsyncram_3vc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_3vc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3vc1 sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated " "Info: Elaborating entity \"altsyncram_3vc1\" for hierarchy \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/new/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_rst output_rst:output_rst1 " "Info: Elaborating entity \"output_rst\" for hierarchy \"output_rst:output_rst1\"" {  } { { "game1/game1.v" "output_rst1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_freq music_freq:music_freq1 " "Info: Elaborating entity \"music_freq\" for hierarchy \"music_freq:music_freq1\"" {  } { { "game1/game1.v" "music_freq1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_delay music_delay:music_delay " "Info: Elaborating entity \"music_delay\" for hierarchy \"music_delay:music_delay\"" {  } { { "game1/game1.v" "music_delay" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen addr_gen:addr_gen1 " "Info: Elaborating entity \"addr_gen\" for hierarchy \"addr_gen:addr_gen1\"" {  } { { "game1/game1.v" "addr_gen1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_gen tick_gen:tick_gen1 " "Info: Elaborating entity \"tick_gen\" for hierarchy \"tick_gen:tick_gen1\"" {  } { { "game1/game1.v" "tick_gen1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 tick_gen.v(23) " "Warning (10230): Verilog HDL assignment warning at tick_gen.v(23): truncated value with size 32 to match size of target (20)" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tick_gen.v(24) " "Warning (10230): Verilog HDL assignment warning at tick_gen.v(24): truncated value with size 32 to match size of target (3)" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tick_gen.v(27) " "Warning (10230): Verilog HDL assignment warning at tick_gen.v(27): truncated value with size 32 to match size of target (1)" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_shifter LED_shifter:LED_shifter1 " "Info: Elaborating entity \"LED_shifter\" for hierarchy \"LED_shifter:LED_shifter1\"" {  } { { "game1/game1.v" "LED_shifter1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_shifter_g LED_shifter_g:LED_shifter_g1 " "Info: Elaborating entity \"LED_shifter_g\" for hierarchy \"LED_shifter_g:LED_shifter_g1\"" {  } { { "game1/game1.v" "LED_shifter_g1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player_hit Player_hit:Player_hit1 " "Info: Elaborating entity \"Player_hit\" for hierarchy \"Player_hit:Player_hit1\"" {  } { { "game1/game1.v" "Player_hit1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "points_save points_save:points_save1 " "Info: Elaborating entity \"points_save\" for hierarchy \"points_save:points_save1\"" {  } { { "game1/game1.v" "points_save1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_decoder length_decoder:length_decoder1 " "Info: Elaborating entity \"length_decoder\" for hierarchy \"length_decoder:length_decoder1\"" {  } { { "game1/game1.v" "length_decoder1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "length_ctrl length_ctrl:length_ctrl1 " "Info: Elaborating entity \"length_ctrl\" for hierarchy \"length_ctrl:length_ctrl1\"" {  } { { "game1/game1.v" "length_ctrl1" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 length_ctrl.v(19) " "Warning (10230): Verilog HDL assignment warning at length_ctrl.v(19): truncated value with size 32 to match size of target (4)" {  } { { "game1/length_ctrl.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/length_ctrl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7_seg _7_seg:_7seg0 " "Info: Elaborating entity \"_7_seg\" for hierarchy \"_7_seg:_7seg0\"" {  } { { "game1/game1.v" "_7seg0" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "music_delay:music_delay\|music_delay_r\[85\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"music_delay:music_delay\|music_delay_r\[85\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Info: Parameter TAP_DISTANCE set to 18" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Info: Parameter WIDTH set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "game1/music_delay.v" "music_delay_r\[85\]~0" { Text "C:/Users/shiao/Downloads/temp/temp/game1/music_delay.v" 12 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "music_delay:music_delay\|altshift_taps:music_delay_r_rtl_0 " "Info: Elaborated megafunction instantiation \"music_delay:music_delay\|altshift_taps:music_delay_r_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_delay:music_delay\|altshift_taps:music_delay_r_rtl_0 " "Info: Instantiated megafunction \"music_delay:music_delay\|altshift_taps:music_delay_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Info: Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Info: Parameter \"WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_9jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9jm " "Info: Found entity 1: shift_taps_9jm" {  } { { "db/shift_taps_9jm.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/shift_taps_9jm.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0b1 " "Info: Found entity 1: altsyncram_v0b1" {  } { { "db/altsyncram_v0b1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_v0b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jpf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jpf " "Info: Found entity 1: cntr_jpf" {  } { { "db/cntr_jpf.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/cntr_jpf.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a9h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_a9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a9h " "Info: Found entity 1: cntr_a9h" {  } { { "db/cntr_a9h.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/cntr_a9h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/shift_taps_9jm.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/shift_taps_9jm.tdf" 38 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shiao/Downloads/temp/temp/output_files/game1.map.smsg " "Info: Generated suppressed messages file C:/Users/shiao/Downloads/temp/temp/output_files/game1.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "295 " "Info: Implemented 295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Info: Implemented 192 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Info: Implemented 45 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 15:20:41 2023 " "Info: Processing ended: Fri Jun 09 15:20:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 15:20:42 2023 " "Info: Processing started: Fri Jun 09 15:20:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off game1 -c game1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off game1 -c game1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "game1 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"game1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a0 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a1 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a2 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a3 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a4 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a5 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a6 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a7 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a8 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a9 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a10 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a11 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a12 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a13 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a14 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a15 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a16 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a17 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a18 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a19 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a20 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a21 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a22 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a23 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a24 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a25 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a26 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a27 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a28 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a29 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a30 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a31 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1087 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 58 " "Critical Warning: No exact pin location assignment(s) for 18 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_hit_test " "Info: Pin p_hit_test not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { p_hit_test } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 12 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_hit_test } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[0] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[1] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[2] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[3] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[4] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[5] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[6] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[7] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[18\] " "Info: Pin LED\[18\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[18] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[19\] " "Info: Pin LED\[19\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[19] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[20\] " "Info: Pin LED\[20\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[20] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[21\] " "Info: Pin LED\[21\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[21] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[22\] " "Info: Pin LED\[22\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[22] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[23\] " "Info: Pin LED\[23\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[23] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[24\] " "Info: Pin LED\[24\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[24] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[25\] " "Info: Pin LED\[25\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[25] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player_hit4 " "Info: Pin player_hit4 not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit4 } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 11 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "game1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'game1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 36 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 60 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 84 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 108 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 132 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 156 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 180 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 204 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 6 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1078 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tick_gen:tick_gen1\|clk_slow  " "Info: Automatically promoted node tick_gen:tick_gen1\|clk_slow " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_gen:tick_gen1\|clk_slow~0 " "Info: Destination node tick_gen:tick_gen1\|clk_slow~0" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 8 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|clk_slow~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_gen:tick_gen1\|clk_slow_d " "Info: Destination node tick_gen:tick_gen1\|clk_slow_d" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 9 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|clk_slow_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_gen:tick_gen1\|tick_out~0 " "Info: Destination node tick_gen:tick_gen1\|tick_out~0" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 10 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|tick_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 8 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|clk_slow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "addr_inc  " "Info: Automatically promoted node addr_inc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 29 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 1 17 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 1 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 12 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 40 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 26 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y20 X20_Y29 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 " "Warning: 9 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit1 3.0-V LVTTL G3 " "Info: Pin player_hit1 uses I/O standard 3.0-V LVTTL at G3" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit1 } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "player_hit1" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 8 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit2 3.0-V LVTTL F1 " "Info: Pin player_hit2 uses I/O standard 3.0-V LVTTL at F1" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit2 } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "player_hit2" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 9 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit3 3.0-V LVCMOS H2 " "Info: Pin player_hit3 uses I/O standard 3.0-V LVCMOS at H2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit3 } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "player_hit3" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 10 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit4 3.3-V LVTTL J16 " "Info: Pin player_hit4 uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit4 } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 11 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL D2 " "Info: Pin rst uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { rst } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 6 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G21 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { clk } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 6 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[0\] 3.3-V LVTTL J6 " "Info: Pin speed\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { speed[0] } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed\[0\]" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 7 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[1\] 3.3-V LVTTL H5 " "Info: Pin speed\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { speed[1] } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed\[1\]" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 7 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[2\] 3.3-V LVTTL H6 " "Info: Pin speed\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { speed[2] } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed\[2\]" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 7 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 15:20:48 2023 " "Info: Processing ended: Fri Jun 09 15:20:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 15:20:49 2023 " "Info: Processing started: Fri Jun 09 15:20:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off game1 -c game1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off game1 -c game1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 15:20:49 2023 " "Info: Processing started: Fri Jun 09 15:20:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta game1 -c game1 " "Info: Command: quartus_sta game1 -c game1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "game1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'game1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tick_gen:tick_gen1\|clk_slow tick_gen:tick_gen1\|clk_slow " "Info: create_clock -period 1.000 -name tick_gen:tick_gen1\|clk_slow tick_gen:tick_gen1\|clk_slow" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name length_ctrl:length_ctrl1\|change length_ctrl:length_ctrl1\|change " "Info: create_clock -period 1.000 -name length_ctrl:length_ctrl1\|change length_ctrl:length_ctrl1\|change" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.928 " "Info: Worst-case setup slack is -5.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.928      -244.954 clk  " "Info:    -5.928      -244.954 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.188       -73.951 tick_gen:tick_gen1\|clk_slow  " "Info:    -4.188       -73.951 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700        -3.102 length_ctrl:length_ctrl1\|change  " "Info:    -0.700        -3.102 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Info: Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.178 clk  " "Info:    -0.106        -0.178 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 tick_gen:tick_gen1\|clk_slow  " "Info:     0.339         0.000 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 length_ctrl:length_ctrl1\|change  " "Info:     0.342         0.000 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.791 " "Info: Worst-case recovery slack is -5.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.791      -191.505 clk  " "Info:    -5.791      -191.505 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968        -4.840 tick_gen:tick_gen1\|clk_slow  " "Info:    -0.968        -4.840 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.672 " "Info: Worst-case removal slack is -0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672        -2.688 tick_gen:tick_gen1\|clk_slow  " "Info:    -0.672        -2.688 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 clk  " "Info:     0.193         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -78.172 clk  " "Info:    -3.000       -78.172 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174       -69.392 tick_gen:tick_gen1\|clk_slow  " "Info:    -2.174       -69.392 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 length_ctrl:length_ctrl1\|change  " "Info:    -1.000        -7.000 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 15:20:50 2023 " "Info: Processing ended: Fri Jun 09 15:20:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.257 " "Info: Worst-case setup slack is -5.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.257      -214.157 clk  " "Info:    -5.257      -214.157 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.741       -64.228 tick_gen:tick_gen1\|clk_slow  " "Info:    -3.741       -64.228 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507        -2.135 length_ctrl:length_ctrl1\|change  " "Info:    -0.507        -2.135 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.133 " "Info: Worst-case hold slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133        -0.193 clk  " "Info:    -0.133        -0.193 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 tick_gen:tick_gen1\|clk_slow  " "Info:     0.293         0.000 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 length_ctrl:length_ctrl1\|change  " "Info:     0.300         0.000 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.126 " "Info: Worst-case recovery slack is -5.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.126      -169.436 clk  " "Info:    -5.126      -169.436 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.789        -3.945 tick_gen:tick_gen1\|clk_slow  " "Info:    -0.789        -3.945 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.582 " "Info: Worst-case removal slack is -0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582        -2.328 tick_gen:tick_gen1\|clk_slow  " "Info:    -0.582        -2.328 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 clk  " "Info:     0.167         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -78.246 clk  " "Info:    -3.000       -78.246 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174       -69.392 tick_gen:tick_gen1\|clk_slow  " "Info:    -2.174       -69.392 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 length_ctrl:length_ctrl1\|change  " "Info:    -1.000        -7.000 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.793 " "Info: Worst-case setup slack is -2.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.793      -107.235 clk  " "Info:    -2.793      -107.235 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724       -25.699 tick_gen:tick_gen1\|clk_slow  " "Info:    -1.724       -25.699 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045         0.000 length_ctrl:length_ctrl1\|change  " "Info:     0.045         0.000 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.081 " "Info: Worst-case hold slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081        -0.152 clk  " "Info:    -0.081        -0.152 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 tick_gen:tick_gen1\|clk_slow  " "Info:     0.114         0.000 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 length_ctrl:length_ctrl1\|change  " "Info:     0.175         0.000 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.718 " "Info: Worst-case recovery slack is -2.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.718       -89.688 clk  " "Info:    -2.718       -89.688 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143        -0.715 tick_gen:tick_gen1\|clk_slow  " "Info:    -0.143        -0.715 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.384 " "Info: Worst-case removal slack is -0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384        -1.536 tick_gen:tick_gen1\|clk_slow  " "Info:    -0.384        -1.536 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065         0.000 clk  " "Info:     0.065         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.582 clk  " "Info:    -3.000       -90.582 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -60.000 tick_gen:tick_gen1\|clk_slow  " "Info:    -1.000       -60.000 tick_gen:tick_gen1\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 length_ctrl:length_ctrl1\|change  " "Info:    -1.000        -7.000 length_ctrl:length_ctrl1\|change " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 15:20:52 2023 " "Info: Processing ended: Fri Jun 09 15:20:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 15:20:54 2023 " "Info: Processing started: Fri Jun 09 15:20:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off game1 -c game1 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off game1 -c game1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "game1.vo C:/Users/shiao/Downloads/temp/temp/simulation/modelsim/ simulation " "Info: Generated file game1.vo in folder \"C:/Users/shiao/Downloads/temp/temp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 15:20:54 2023 " "Info: Processing ended: Fri Jun 09 15:20:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
