// Seed: 346949062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_0 #(
    parameter id_6 = 32'd99
) (
    input supply0 id_0,
    input wor id_1,
    input uwire id_2
    , id_8,
    output logic id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri _id_6
);
  assign module_1[~id_6] = $signed(75);
  ;
  always id_3 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
