// Seed: 3389340000
module module_0;
  assign id_1 = -1;
  assign module_1.id_0 = 0;
  wire id_3;
  always $display(-1);
  bit id_4, id_5, id_6;
  always begin : LABEL_0
    @* id_5 <= ~id_1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    input wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    output wire id_9
);
  wire id_11;
  integer id_12;
  module_0 modCall_1 ();
endmodule
