TimeQuest Timing Analyzer report for processor
Tue Apr  2 00:32:00 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'control_block:ctr|y_present.OPR2'
 13. Slow Model Setup: 'control_block:ctr|y_present.search'
 14. Slow Model Setup: 'control_block:ctr|y_present.OPR'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'control_block:ctr|y_present.OPR'
 17. Slow Model Hold: 'control_block:ctr|y_present.search'
 18. Slow Model Hold: 'control_block:ctr|y_present.OPR2'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'
 21. Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'
 22. Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.search'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clk'
 33. Fast Model Setup: 'control_block:ctr|y_present.OPR2'
 34. Fast Model Setup: 'control_block:ctr|y_present.search'
 35. Fast Model Setup: 'control_block:ctr|y_present.OPR'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'control_block:ctr|y_present.OPR'
 38. Fast Model Hold: 'control_block:ctr|y_present.search'
 39. Fast Model Hold: 'control_block:ctr|y_present.OPR2'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'
 42. Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'
 43. Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.search'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processor                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                ;
; control_block:ctr|y_present.OPR    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_block:ctr|y_present.OPR }    ;
; control_block:ctr|y_present.OPR2   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_block:ctr|y_present.OPR2 }   ;
; control_block:ctr|y_present.search ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { control_block:ctr|y_present.search } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 173.1 MHz ; 173.1 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -4.777 ; -307.925      ;
; control_block:ctr|y_present.OPR2   ; -3.611 ; -27.489       ;
; control_block:ctr|y_present.search ; -3.390 ; -26.832       ;
; control_block:ctr|y_present.OPR    ; -3.374 ; -26.298       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.263 ; -21.911       ;
; control_block:ctr|y_present.OPR    ; 3.982  ; 0.000         ;
; control_block:ctr|y_present.search ; 4.099  ; 0.000         ;
; control_block:ctr|y_present.OPR2   ; 4.130  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.000 ; -266.380      ;
; control_block:ctr|y_present.OPR    ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.OPR2   ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.search ; -0.500 ; -8.000        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                     ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.777 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.757      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.756 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.737      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.748 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.729      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.737 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.717      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.734 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk                                ; clk         ; 1.000        ; -0.059     ; 5.711      ;
; -4.704 ; datapath:DPTH|reg:op|DOUT[5]                                                                            ; datapath:DPTH|register_bank:ABCD|data[1][6] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.103      ; 5.843      ;
; -4.704 ; datapath:DPTH|reg:op|DOUT[5]                                                                            ; datapath:DPTH|register_bank:ABCD|data[1][4] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.103      ; 5.843      ;
; -4.704 ; datapath:DPTH|reg:op|DOUT[5]                                                                            ; datapath:DPTH|register_bank:ABCD|data[1][3] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.103      ; 5.843      ;
; -4.704 ; datapath:DPTH|reg:op|DOUT[5]                                                                            ; datapath:DPTH|register_bank:ABCD|data[1][1] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.103      ; 5.843      ;
; -4.704 ; datapath:DPTH|reg:op|DOUT[5]                                                                            ; datapath:DPTH|register_bank:ABCD|data[1][0] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.103      ; 5.843      ;
; -4.693 ; datapath:DPTH|reg:op|DOUT[5]                                                                            ; datapath:DPTH|register_bank:ABCD|data[2][6] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.103      ; 5.832      ;
; -4.693 ; datapath:DPTH|reg:op|DOUT[5]                                                                            ; datapath:DPTH|register_bank:ABCD|data[2][5] ; control_block:ctr|y_present.search ; clk         ; 1.000        ; 0.103      ; 5.832      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.678 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.659      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.647 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.628      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.645 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.626      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.624 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.604      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk                                ; clk         ; 1.000        ; -0.056     ; 5.578      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
; -4.558 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk                                ; clk         ; 1.000        ; -0.055     ; 5.539      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.611 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.494      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.600 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.483      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.393 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.276      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.391 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.274      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.387 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.153     ; 4.270      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.375 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.255      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.372 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.252      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
; -3.360 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.156     ; 4.240      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.390 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.267      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.366 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.244      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.229      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.352 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.230      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.351 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.229      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.349 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.159     ; 4.226      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.343 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.221      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
; -3.329 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.158     ; 4.207      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.374 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.255      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.363 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.244      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.350 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.155     ; 4.231      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.257 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.141      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.253 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.137      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.246 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.130      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.243 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.127      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
; -3.212 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.152     ; 4.096      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                 ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.263 ; control_block:ctr|y_present.search ; control_block:ctr|y_present.search2                                                                     ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 0.947      ;
; -2.252 ; control_block:ctr|y_present.OPR    ; control_block:ctr|y_present.OPR_1                                                                       ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 0.958      ;
; -1.763 ; control_block:ctr|y_present.search ; control_block:ctr|y_present.search2                                                                     ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.694      ; 0.947      ;
; -1.752 ; control_block:ctr|y_present.OPR    ; control_block:ctr|y_present.OPR_1                                                                       ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 2.694      ; 0.958      ;
; -0.982 ; control_block:ctr|y_present.OPR2   ; control_block:ctr|y_present.EXE                                                                         ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.686      ; 2.220      ;
; -0.920 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.290      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.908 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.685      ; 2.293      ;
; -0.814 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][1]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.396      ;
; -0.813 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][3]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.397      ;
; -0.812 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][0]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.398      ;
; -0.811 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][7]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.399      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][2]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.403      ;
; -0.804 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][6]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.406      ;
; -0.803 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][4]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.407      ;
; -0.638 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.572      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.626 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.685      ; 2.575      ;
; -0.596 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.614      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.584 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.685      ; 2.617      ;
; -0.532 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][1]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.678      ;
; -0.531 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][3]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.679      ;
; -0.530 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][0]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.680      ;
; -0.529 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][7]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.681      ;
; -0.525 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][2]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.685      ;
; -0.522 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][6]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.688      ;
; -0.521 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][4]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 2.689      ;
; -0.490 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][1]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.720      ;
; -0.489 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][3]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.721      ;
; -0.488 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][0]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.722      ;
; -0.487 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][7]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.723      ;
; -0.483 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][2]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.727      ;
; -0.482 ; control_block:ctr|y_present.OPR2   ; control_block:ctr|y_present.EXE                                                                         ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.686      ; 2.220      ;
; -0.480 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][6]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.730      ;
; -0.479 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][4]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 2.731      ;
; -0.420 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.290      ;
; -0.411 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.750      ; 2.823      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][1]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.802      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.408 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.685      ; 2.293      ;
; -0.314 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][1]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.396      ;
; -0.313 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][3]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.397      ;
; -0.312 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][0]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.398      ;
; -0.311 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][7]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.399      ;
; -0.307 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][2]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.403      ;
; -0.304 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][6]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.406      ;
; -0.303 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][4]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 2.694      ; 2.407      ;
; -0.275 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][3]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.935      ;
; -0.264 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][6]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.946      ;
; -0.261 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][4]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 2.949      ;
; -0.194 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][7]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 3.016      ;
; -0.138 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.694      ; 2.572      ;
; -0.129 ; control_block:ctr|y_present.search ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.750      ; 3.105      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[1][1]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 2.694      ; 3.084      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.126 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 2.685      ; 2.575      ;
; -0.108 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.750      ; 3.126      ;
; -0.106 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.750      ; 3.128      ;
; -0.100 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][2]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 3.110      ;
; -0.096 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 2.694      ; 2.614      ;
; -0.095 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.695      ; 3.116      ;
; -0.095 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.695      ; 3.116      ;
; -0.090 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.750      ; 3.144      ;
; -0.087 ; control_block:ctr|y_present.OPR    ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.750      ; 3.147      ;
; -0.084 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][0]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 2.694      ; 3.126      ;
; -0.084 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[1][1]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 2.694      ; 3.126      ;
; -0.084 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 2.685      ; 2.617      ;
; -0.084 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 2.685      ; 2.617      ;
; -0.084 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 2.685      ; 2.617      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 3.982 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.096      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.013 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.127      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.016 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.130      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.023 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.137      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.027 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.152     ; 4.141      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.120 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.231      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.133 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.244      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
; 4.144 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.155     ; 4.255      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.099 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.207      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.113 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.221      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.119 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.226      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.229      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.122 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.230      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.136 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.158     ; 4.244      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
; 4.160 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.159     ; 4.267      ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.130 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.240      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.142 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.252      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.145 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.156     ; 4.255      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.157 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.270      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.161 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.274      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.163 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.276      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.370 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.483      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
; 4.381 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.153     ; 4.494      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_block:ctr|y_present.ADD                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_block:ctr|y_present.ADD                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_block:ctr|y_present.CMP                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_block:ctr|y_present.search'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; address_b[*]  ; clk        ; 4.106 ; 4.106 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; 3.683 ; 3.683 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; 3.985 ; 3.985 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; 3.948 ; 3.948 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 4.106 ; 4.106 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 3.639 ; 3.639 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 3.956 ; 3.956 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; 3.985 ; 3.985 ; Rise       ; clk             ;
; data_b[*]     ; clk        ; 4.210 ; 4.210 ; Rise       ; clk             ;
;  data_b[0]    ; clk        ; 4.050 ; 4.050 ; Rise       ; clk             ;
;  data_b[1]    ; clk        ; 3.927 ; 3.927 ; Rise       ; clk             ;
;  data_b[2]    ; clk        ; 3.982 ; 3.982 ; Rise       ; clk             ;
;  data_b[3]    ; clk        ; 4.210 ; 4.210 ; Rise       ; clk             ;
;  data_b[4]    ; clk        ; 3.410 ; 3.410 ; Rise       ; clk             ;
;  data_b[5]    ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  data_b[6]    ; clk        ; 3.908 ; 3.908 ; Rise       ; clk             ;
;  data_b[7]    ; clk        ; 3.971 ; 3.971 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_b[*]  ; clk        ; -3.370 ; -3.370 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; -3.414 ; -3.414 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; -3.716 ; -3.716 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; -3.679 ; -3.679 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; -3.640 ; -3.640 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; -3.837 ; -3.837 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; -3.370 ; -3.370 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; -3.687 ; -3.687 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; -3.716 ; -3.716 ; Rise       ; clk             ;
; data_b[*]     ; clk        ; -3.141 ; -3.141 ; Rise       ; clk             ;
;  data_b[0]    ; clk        ; -3.781 ; -3.781 ; Rise       ; clk             ;
;  data_b[1]    ; clk        ; -3.658 ; -3.658 ; Rise       ; clk             ;
;  data_b[2]    ; clk        ; -3.713 ; -3.713 ; Rise       ; clk             ;
;  data_b[3]    ; clk        ; -3.941 ; -3.941 ; Rise       ; clk             ;
;  data_b[4]    ; clk        ; -3.141 ; -3.141 ; Rise       ; clk             ;
;  data_b[5]    ; clk        ; -3.701 ; -3.701 ; Rise       ; clk             ;
;  data_b[6]    ; clk        ; -3.639 ; -3.639 ; Rise       ; clk             ;
;  data_b[7]    ; clk        ; -3.702 ; -3.702 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; C                     ; clk                                ; 9.812  ; 9.812  ; Rise       ; clk                                ;
; Z                     ; clk                                ; 10.723 ; 10.723 ; Rise       ; clk                                ;
; q_b[*]                ; clk                                ; 10.811 ; 10.811 ; Rise       ; clk                                ;
;  q_b[0]               ; clk                                ; 10.147 ; 10.147 ; Rise       ; clk                                ;
;  q_b[1]               ; clk                                ; 10.587 ; 10.587 ; Rise       ; clk                                ;
;  q_b[2]               ; clk                                ; 10.564 ; 10.564 ; Rise       ; clk                                ;
;  q_b[3]               ; clk                                ; 9.818  ; 9.818  ; Rise       ; clk                                ;
;  q_b[4]               ; clk                                ; 10.134 ; 10.134 ; Rise       ; clk                                ;
;  q_b[5]               ; clk                                ; 10.752 ; 10.752 ; Rise       ; clk                                ;
;  q_b[6]               ; clk                                ; 10.811 ; 10.811 ; Rise       ; clk                                ;
;  q_b[7]               ; clk                                ; 10.324 ; 10.324 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 9.510  ; 9.510  ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 9.510  ; 9.510  ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 9.428  ; 9.428  ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 10.194 ; 10.194 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 10.194 ; 10.194 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 9.940  ; 9.940  ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 11.117 ; 11.117 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 11.117 ; 11.117 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 10.929 ; 10.929 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 9.730  ; 9.730  ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 10.522 ; 10.522 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 10.221 ; 10.221 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 10.831 ; 10.831 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 11.087 ; 11.087 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 9.420  ; 9.420  ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 7.357  ; 7.357  ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 6.690  ; 6.690  ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 6.698  ; 6.698  ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 6.945  ; 6.945  ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 6.726  ; 6.726  ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 6.897  ; 6.897  ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 7.113  ; 7.113  ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 7.357  ; 7.357  ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 6.924  ; 6.924  ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 8.945  ; 8.945  ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 10.846 ; 10.846 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 9.579  ; 9.579  ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 9.346  ; 9.346  ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 10.846 ; 10.846 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 10.058 ; 10.058 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 9.567  ; 9.567  ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 10.058 ; 10.058 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 9.702  ; 9.702  ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 9.583  ; 9.583  ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 9.713  ; 9.713  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 9.079  ; 9.079  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 9.713  ; 9.713  ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 9.204  ; 9.204  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 9.198  ; 9.198  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 7.571  ; 7.571  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 9.204  ; 9.204  ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 7.616  ; 7.616  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 7.616  ; 7.616  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 7.534  ; 7.534  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ;        ; 7.321  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ;        ; 7.321  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ;        ; 7.133  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ;        ; 5.934  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ;        ; 6.726  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ;        ; 6.425  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ;        ; 7.035  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ;        ; 7.291  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ;        ; 5.624  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 5.393  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 4.407  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 7.942  ; 7.942  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 6.768  ; 6.768  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 7.721  ; 7.721  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 7.700  ; 7.700  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 7.282  ; 7.282  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 7.757  ; 7.757  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 6.764  ; 6.764  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 7.764  ; 7.764  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 7.942  ; 7.942  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ;        ; 5.917  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ;        ; 5.283  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ;        ; 5.917  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 7.321  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 7.321  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 7.133  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 5.934  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.726  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 6.425  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 7.035  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 7.291  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 5.624  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;        ; 5.393  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;        ; 4.407  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ; 5.917  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ; 5.283  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ; 5.917  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 8.201  ; 8.201  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 8.164  ; 8.164  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 8.201  ; 8.201  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 7.359  ; 7.359  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 7.359  ; 7.359  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 7.100  ; 7.100  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 9.378  ; 9.378  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 8.952  ; 8.952  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 9.378  ; 9.378  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.962  ; 6.962  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 7.761  ; 7.761  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 7.259  ; 7.259  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 8.884  ; 8.884  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 8.324  ; 8.324  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 7.851  ; 7.851  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 5.069  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 4.404  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 7.614  ; 7.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 6.851  ; 6.851  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 7.614  ; 7.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 7.517  ; 7.517  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 7.210  ; 7.210  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 6.614  ; 6.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 7.522  ; 7.522  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 6.363  ; 6.363  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 7.267  ; 7.267  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ;        ; 5.593  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ;        ; 4.959  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ;        ; 5.593  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 6.997  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 6.997  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 6.809  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 5.610  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.402  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 6.101  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 6.711  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 6.967  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 5.300  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;        ; 5.069  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;        ; 4.404  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ; 5.593  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ; 4.959  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ; 5.593  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 10.157 ; 10.157 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 10.157 ; 10.157 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 10.075 ; 10.075 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 9.742  ; 9.742  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 9.742  ; 9.742  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 9.488  ; 9.488  ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 11.307 ; 11.307 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 10.979 ; 10.979 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 10.874 ; 10.874 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 10.090 ; 10.090 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 10.735 ; 10.735 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 9.922  ; 9.922  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 10.684 ; 10.684 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 11.307 ; 11.307 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 9.942  ; 9.942  ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 9.552  ; 9.552  ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 5.351  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 4.404  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 7.399  ; 7.399  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 6.539  ; 6.539  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 6.697  ; 6.697  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 6.608  ; 6.608  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 7.076  ; 7.076  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 6.576  ; 6.576  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 7.295  ; 7.295  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 7.399  ; 7.399  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 7.062  ; 7.062  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 9.956  ; 9.956  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 9.092  ; 9.092  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 9.956  ; 9.956  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 10.460 ; 10.460 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 10.454 ; 10.454 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 8.927  ; 8.927  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 10.460 ; 10.460 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 7.279  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 7.279  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 7.091  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 5.892  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.684  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 6.383  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 6.993  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 7.249  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 5.582  ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;        ; 5.351  ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;        ; 4.404  ; Fall       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 5.875  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 5.241  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 5.875  ;        ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; C                     ; clk                                ; 8.567  ; 8.567  ; Rise       ; clk                                ;
; Z                     ; clk                                ; 8.594  ; 8.594  ; Rise       ; clk                                ;
; q_b[*]                ; clk                                ; 9.818  ; 9.818  ; Rise       ; clk                                ;
;  q_b[0]               ; clk                                ; 10.147 ; 10.147 ; Rise       ; clk                                ;
;  q_b[1]               ; clk                                ; 10.587 ; 10.587 ; Rise       ; clk                                ;
;  q_b[2]               ; clk                                ; 10.564 ; 10.564 ; Rise       ; clk                                ;
;  q_b[3]               ; clk                                ; 9.818  ; 9.818  ; Rise       ; clk                                ;
;  q_b[4]               ; clk                                ; 10.134 ; 10.134 ; Rise       ; clk                                ;
;  q_b[5]               ; clk                                ; 10.752 ; 10.752 ; Rise       ; clk                                ;
;  q_b[6]               ; clk                                ; 10.811 ; 10.811 ; Rise       ; clk                                ;
;  q_b[7]               ; clk                                ; 10.324 ; 10.324 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 8.901  ; 8.901  ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 8.983  ; 8.983  ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 8.901  ; 8.901  ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 8.276  ; 8.276  ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 8.540  ; 8.540  ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 8.276  ; 8.276  ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 7.520  ; 7.520  ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 8.487  ; 8.487  ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 8.045  ; 8.045  ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 7.602  ; 7.602  ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 8.690  ; 8.690  ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 7.520  ; 7.520  ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 7.986  ; 7.986  ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 9.372  ; 9.372  ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 7.705  ; 7.705  ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 6.690  ; 6.690  ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 6.690  ; 6.690  ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 6.698  ; 6.698  ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 6.945  ; 6.945  ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 6.726  ; 6.726  ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 6.897  ; 6.897  ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 7.113  ; 7.113  ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 7.357  ; 7.357  ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 6.924  ; 6.924  ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 8.569  ; 8.569  ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 9.346  ; 9.346  ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 9.579  ; 9.579  ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 9.346  ; 9.346  ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 10.846 ; 10.846 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 10.058 ; 10.058 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 9.567  ; 9.567  ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 10.058 ; 10.058 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 9.702  ; 9.702  ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 9.583  ; 9.583  ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 7.364  ; 7.364  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 7.364  ; 7.364  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 7.998  ; 7.998  ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 7.571  ; 7.571  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 9.198  ; 9.198  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 7.571  ; 7.571  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 9.204  ; 9.204  ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 7.534  ; 7.534  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 7.616  ; 7.616  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 7.534  ; 7.534  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ;        ; 5.624  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ;        ; 7.321  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ;        ; 7.133  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ;        ; 5.934  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ;        ; 6.726  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ;        ; 6.425  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ;        ; 7.035  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ;        ; 7.291  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ;        ; 5.624  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 5.393  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 4.407  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 6.764  ; 6.764  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 6.768  ; 6.768  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 7.721  ; 7.721  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 7.700  ; 7.700  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 7.282  ; 7.282  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 7.757  ; 7.757  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 6.764  ; 6.764  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 7.764  ; 7.764  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 7.942  ; 7.942  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ;        ; 5.283  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ;        ; 5.283  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ;        ; 5.917  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 5.624  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 7.321  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 7.133  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 5.934  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.726  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 6.425  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 7.035  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 7.291  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 5.624  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;        ; 5.393  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;        ; 4.407  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ; 5.283  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ; 5.283  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ; 5.917  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 8.164  ; 8.164  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 8.164  ; 8.164  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 8.201  ; 8.201  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 7.100  ; 7.100  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 7.359  ; 7.359  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 7.100  ; 7.100  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 6.962  ; 5.300  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 8.952  ; 6.997  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 9.378  ; 6.809  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.962  ; 5.610  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 7.761  ; 6.402  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 7.259  ; 6.101  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 8.884  ; 6.711  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 8.324  ; 6.967  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 7.851  ; 5.300  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 5.069  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 4.404  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 6.363  ; 6.363  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 6.851  ; 6.851  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 7.614  ; 7.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 7.517  ; 7.517  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 7.210  ; 7.210  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 6.614  ; 6.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 7.522  ; 7.522  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 6.363  ; 6.363  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 7.267  ; 7.267  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ;        ; 4.959  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ;        ; 4.959  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ;        ; 5.593  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 5.300  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 6.997  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 6.809  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 5.610  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.402  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 6.101  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 6.711  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 6.967  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 5.300  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;        ; 5.069  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;        ; 4.404  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ; 4.959  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ; 4.959  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ; 5.593  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 8.970  ; 8.970  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 9.300  ; 9.300  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 8.970  ; 8.970  ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 8.004  ; 8.004  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 8.262  ; 8.262  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 8.004  ; 8.004  ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 7.515  ; 5.582  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 8.888  ; 7.279  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 8.612  ; 7.091  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 7.856  ; 5.892  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 8.650  ; 6.684  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 7.515  ; 6.383  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 8.560  ; 6.993  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 9.215  ; 7.249  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 7.953  ; 5.582  ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 8.522  ; 8.522  ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 5.351  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 4.404  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 6.539  ; 6.539  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 6.539  ; 6.539  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 6.697  ; 6.697  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 6.608  ; 6.608  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 7.076  ; 7.076  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 6.576  ; 6.576  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 7.295  ; 7.295  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 7.399  ; 7.399  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 7.062  ; 7.062  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 8.437  ; 5.241  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 8.437  ; 5.241  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 8.625  ; 5.875  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 7.417  ; 7.417  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 8.944  ; 8.944  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 7.417  ; 7.417  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 8.950  ; 8.950  ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 5.582  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 7.279  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 7.091  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 5.892  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.684  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 6.383  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 6.993  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 7.249  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 5.582  ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;        ; 5.351  ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;        ; 4.404  ; Fall       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 5.241  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 5.241  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 5.875  ;        ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.217 ; -122.590      ;
; control_block:ctr|y_present.OPR2   ; -1.797 ; -13.784       ;
; control_block:ctr|y_present.search ; -1.718 ; -13.478       ;
; control_block:ctr|y_present.OPR    ; -1.695 ; -13.173       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -1.473 ; -33.938       ;
; control_block:ctr|y_present.OPR    ; 2.494  ; 0.000         ;
; control_block:ctr|y_present.search ; 2.548  ; 0.000         ;
; control_block:ctr|y_present.OPR2   ; 2.565  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.000 ; -266.380      ;
; control_block:ctr|y_present.OPR    ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.OPR2   ; -0.500 ; -8.000        ;
; control_block:ctr|y_present.search ; -0.500 ; -8.000        ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.217 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.188      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.205 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.176      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.198 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[3][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 3.166      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.197 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.168      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.191 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[1][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.162      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.180 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][3] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.151      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.168 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][2] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.139      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.159 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][7] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.130      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.138 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][4] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.109      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.121 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][6] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.092      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.118 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.089      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.105 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|register_bank:ABCD|data[0][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.076      ;
; -2.097 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.068      ;
; -2.097 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.068      ;
; -2.097 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.068      ;
; -2.097 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|register_bank:ABCD|data[1][5] ; clk          ; clk         ; 1.000        ; -0.061     ; 3.068      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.797 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.646      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.794 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.643      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.711 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.560      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.706 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.555      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.705 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.183     ; 2.554      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.538      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 1.000        ; -0.187     ; 2.530      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.718 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.561      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.689 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.533      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.683 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.526      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.682 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.189     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.681 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.525      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.676 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.520      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
; -1.668 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 1.000        ; -0.188     ; 2.512      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.695 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.537      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.693 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.535      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.685 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.190     ; 2.527      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.627 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.473      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.622 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.468      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.619 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.465      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.618 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.464      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
; -1.614 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 1.000        ; -0.186     ; 2.460      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                 ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.473 ; control_block:ctr|y_present.search ; control_block:ctr|y_present.search2                                                                     ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 0.488      ;
; -1.466 ; control_block:ctr|y_present.OPR    ; control_block:ctr|y_present.OPR_1                                                                       ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 0.495      ;
; -0.973 ; control_block:ctr|y_present.search ; control_block:ctr|y_present.search2                                                                     ; control_block:ctr|y_present.search ; clk         ; -0.500       ; 1.668      ; 0.488      ;
; -0.966 ; control_block:ctr|y_present.OPR    ; control_block:ctr|y_present.OPR_1                                                                       ; control_block:ctr|y_present.OPR    ; clk         ; -0.500       ; 1.668      ; 0.495      ;
; -0.939 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.022      ;
; -0.885 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][1]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.076      ;
; -0.883 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][3]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.078      ;
; -0.882 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][0]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.079      ;
; -0.881 ; control_block:ctr|y_present.OPR2   ; control_block:ctr|y_present.EXE                                                                         ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.660      ; 1.072      ;
; -0.881 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][7]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.080      ;
; -0.876 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][2]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.085      ;
; -0.874 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][6]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.087      ;
; -0.873 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][4]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.088      ;
; -0.816 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.145      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.807 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.658      ; 1.144      ;
; -0.801 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.160      ;
; -0.762 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][1]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.199      ;
; -0.760 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][3]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.201      ;
; -0.759 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][0]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.202      ;
; -0.758 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][7]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.203      ;
; -0.753 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][2]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.208      ;
; -0.751 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][6]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.210      ;
; -0.750 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[3][4]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.211      ;
; -0.747 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][1]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.214      ;
; -0.745 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][3]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.216      ;
; -0.744 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][0]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.217      ;
; -0.743 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][7]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.218      ;
; -0.742 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.729      ; 1.266      ;
; -0.738 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][2]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.223      ;
; -0.736 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][6]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.225      ;
; -0.735 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[3][4]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.226      ;
; -0.714 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][1]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.247      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.684 ; control_block:ctr|y_present.search ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.658      ; 1.267      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[0]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[1]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[2]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[3]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[4]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[5]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[6]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.669 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|PC:ProCnt|reg:PC_reg|DOUT[7]                                                              ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.658      ; 1.282      ;
; -0.632 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][3]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.329      ;
; -0.623 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][6]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.338      ;
; -0.620 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][4]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.341      ;
; -0.619 ; control_block:ctr|y_present.search ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.729      ; 1.389      ;
; -0.613 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.729      ; 1.395      ;
; -0.613 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][7]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.348      ;
; -0.612 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.729      ; 1.396      ;
; -0.604 ; control_block:ctr|y_present.OPR    ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.729      ; 1.404      ;
; -0.601 ; control_block:ctr|y_present.OPR2   ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.729      ; 1.407      ;
; -0.591 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[1][1]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.370      ;
; -0.582 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.379      ;
; -0.581 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.380      ;
; -0.576 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[1][1]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.385      ;
; -0.545 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][0]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.416      ;
; -0.542 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][3]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.419      ;
; -0.539 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][2]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.422      ;
; -0.527 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][0]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.434      ;
; -0.526 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][7]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.435      ;
; -0.523 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][0]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.438      ;
; -0.516 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[1][2]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.445      ;
; -0.513 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][4]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.448      ;
; -0.510 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][2]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.451      ;
; -0.509 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[1][3]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.452      ;
; -0.507 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][6]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.454      ;
; -0.500 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[1][6]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.461      ;
; -0.497 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[1][4]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.464      ;
; -0.494 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[1][3]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.467      ;
; -0.490 ; control_block:ctr|y_present.search ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.729      ; 1.518      ;
; -0.490 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[0][7]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.471      ;
; -0.489 ; control_block:ctr|y_present.search ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.729      ; 1.519      ;
; -0.485 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[1][6]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.476      ;
; -0.482 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[1][4]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.479      ;
; -0.480 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[3][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.665      ; 1.478      ;
; -0.478 ; control_block:ctr|y_present.search ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.729      ; 1.530      ;
; -0.475 ; control_block:ctr|y_present.OPR    ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.729      ; 1.533      ;
; -0.475 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[0][7]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.486      ;
; -0.474 ; control_block:ctr|y_present.OPR    ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.729      ; 1.534      ;
; -0.463 ; control_block:ctr|y_present.OPR    ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.729      ; 1.545      ;
; -0.459 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[0][5]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.502      ;
; -0.458 ; control_block:ctr|y_present.search ; datapath:DPTH|register_bank:ABCD|data[1][5]                                                             ; control_block:ctr|y_present.search ; clk         ; 0.000        ; 1.668      ; 1.503      ;
; -0.449 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[0][1]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.512      ;
; -0.444 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[0][5]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.517      ;
; -0.443 ; control_block:ctr|y_present.OPR    ; datapath:DPTH|register_bank:ABCD|data[1][5]                                                             ; control_block:ctr|y_present.OPR    ; clk         ; 0.000        ; 1.668      ; 1.518      ;
; -0.439 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][5]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; -0.500       ; 1.668      ; 1.022      ;
; -0.436 ; control_block:ctr|y_present.OPR2   ; datapath:DPTH|register_bank:ABCD|data[2][1]                                                             ; control_block:ctr|y_present.OPR2   ; clk         ; 0.000        ; 1.668      ; 1.525      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_block:ctr|y_present.OPR'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.494 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.460      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.498 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.464      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.499 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.465      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.502 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.468      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.507 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.186     ; 2.473      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.527      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.535      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
; 2.575 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op1|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR ; 0.000        ; -0.190     ; 2.537      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_block:ctr|y_present.search'                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.548 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[3] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.512      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.556 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[4] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.520      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[0] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.561 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[1] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.562 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[7] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.525      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.563 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[5] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.526      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.569 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[2] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.188     ; 2.533      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
; 2.598 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op|DOUT[6] ; clk          ; control_block:ctr|y_present.search ; 0.000        ; -0.189     ; 2.561      ;
+-------+---------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_block:ctr|y_present.OPR2'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                       ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.565 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[0] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.530      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[1] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.573 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[4] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.187     ; 2.538      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.585 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[3] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.554      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.586 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[7] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.555      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.591 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[6] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.560      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.674 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[5] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.643      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
; 2.677 ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:DPTH|reg:op2|DOUT[2] ; clk          ; control_block:ctr|y_present.OPR2 ; 0.000        ; -0.183     ; 2.646      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_block:ctr|y_present.ADD                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_block:ctr|y_present.ADD                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_block:ctr|y_present.CMP                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; datapath:DPTH|reg:op1|DOUT[7]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; DPTH|op1|DOUT[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR ; Rise       ; ctr|y_present.OPR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.OPR2'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; datapath:DPTH|reg:op2|DOUT[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; DPTH|op2|DOUT[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.OPR2 ; Rise       ; ctr|y_present.OPR2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_block:ctr|y_present.search'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; datapath:DPTH|reg:op|DOUT[7]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[0]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[1]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[2]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[3]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[4]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[5]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[6]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; DPTH|op|DOUT[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; control_block:ctr|y_present.search ; Rise       ; ctr|y_present.search~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; address_b[*]  ; clk        ; 2.205 ; 2.205 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; 1.948 ; 1.948 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; 2.121 ; 2.121 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; 2.098 ; 2.098 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 2.078 ; 2.078 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 2.205 ; 2.205 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 1.918 ; 1.918 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 2.093 ; 2.093 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; 2.132 ; 2.132 ; Rise       ; clk             ;
; data_b[*]     ; clk        ; 2.223 ; 2.223 ; Rise       ; clk             ;
;  data_b[0]    ; clk        ; 2.168 ; 2.168 ; Rise       ; clk             ;
;  data_b[1]    ; clk        ; 2.066 ; 2.066 ; Rise       ; clk             ;
;  data_b[2]    ; clk        ; 2.115 ; 2.115 ; Rise       ; clk             ;
;  data_b[3]    ; clk        ; 2.223 ; 2.223 ; Rise       ; clk             ;
;  data_b[4]    ; clk        ; 1.815 ; 1.815 ; Rise       ; clk             ;
;  data_b[5]    ; clk        ; 2.103 ; 2.103 ; Rise       ; clk             ;
;  data_b[6]    ; clk        ; 2.064 ; 2.064 ; Rise       ; clk             ;
;  data_b[7]    ; clk        ; 2.109 ; 2.109 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_b[*]  ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; -1.809 ; -1.809 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; -1.982 ; -1.982 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; -1.959 ; -1.959 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; -1.939 ; -1.939 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; -2.066 ; -2.066 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; -1.954 ; -1.954 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; -1.993 ; -1.993 ; Rise       ; clk             ;
; data_b[*]     ; clk        ; -1.676 ; -1.676 ; Rise       ; clk             ;
;  data_b[0]    ; clk        ; -2.029 ; -2.029 ; Rise       ; clk             ;
;  data_b[1]    ; clk        ; -1.927 ; -1.927 ; Rise       ; clk             ;
;  data_b[2]    ; clk        ; -1.976 ; -1.976 ; Rise       ; clk             ;
;  data_b[3]    ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
;  data_b[4]    ; clk        ; -1.676 ; -1.676 ; Rise       ; clk             ;
;  data_b[5]    ; clk        ; -1.964 ; -1.964 ; Rise       ; clk             ;
;  data_b[6]    ; clk        ; -1.925 ; -1.925 ; Rise       ; clk             ;
;  data_b[7]    ; clk        ; -1.970 ; -1.970 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; C                     ; clk                                ; 5.201 ; 5.201 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 5.575 ; 5.575 ; Rise       ; clk                                ;
; q_b[*]                ; clk                                ; 6.272 ; 6.272 ; Rise       ; clk                                ;
;  q_b[0]               ; clk                                ; 6.012 ; 6.012 ; Rise       ; clk                                ;
;  q_b[1]               ; clk                                ; 6.156 ; 6.156 ; Rise       ; clk                                ;
;  q_b[2]               ; clk                                ; 6.145 ; 6.145 ; Rise       ; clk                                ;
;  q_b[3]               ; clk                                ; 5.792 ; 5.792 ; Rise       ; clk                                ;
;  q_b[4]               ; clk                                ; 5.957 ; 5.957 ; Rise       ; clk                                ;
;  q_b[5]               ; clk                                ; 6.221 ; 6.221 ; Rise       ; clk                                ;
;  q_b[6]               ; clk                                ; 6.272 ; 6.272 ; Rise       ; clk                                ;
;  q_b[7]               ; clk                                ; 6.054 ; 6.054 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 5.035 ; 5.035 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 5.035 ; 5.035 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 4.997 ; 4.997 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 5.364 ; 5.364 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 5.364 ; 5.364 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 5.240 ; 5.240 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 5.760 ; 5.760 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 5.733 ; 5.733 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 5.692 ; 5.692 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 5.111 ; 5.111 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 5.534 ; 5.534 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 5.343 ; 5.343 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 5.639 ; 5.639 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 5.760 ; 5.760 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 4.981 ; 4.981 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 4.096 ; 4.096 ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 3.805 ; 3.805 ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 3.808 ; 3.808 ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 3.936 ; 3.936 ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 3.837 ; 3.837 ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 3.906 ; 3.906 ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 3.986 ; 3.986 ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 4.096 ; 4.096 ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 3.922 ; 3.922 ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 4.822 ; 4.822 ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 6.273 ; 6.273 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 5.701 ; 5.701 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 5.591 ; 5.591 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 6.273 ; 6.273 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 5.917 ; 5.917 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 5.695 ; 5.695 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 5.913 ; 5.913 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 5.765 ; 5.765 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 5.690 ; 5.690 ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 5.132 ; 5.132 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 4.855 ; 4.855 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 5.132 ; 5.132 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 4.943 ; 4.943 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 4.939 ; 4.939 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 4.173 ; 4.173 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 4.943 ; 4.943 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 4.161 ; 4.161 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 4.161 ; 4.161 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 4.123 ; 4.123 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ;       ; 3.547 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ;       ; 3.520 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ;       ; 3.479 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ;       ; 2.898 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ;       ; 3.321 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ;       ; 3.130 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ;       ; 3.426 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ;       ; 3.547 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ;       ; 2.768 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 2.715 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 2.297 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 4.411 ; 4.411 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 3.757 ; 3.757 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 4.189 ; 4.189 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 4.171 ; 4.171 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 3.996 ; 3.996 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 4.225 ; 4.225 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 3.756 ; 3.756 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 4.225 ; 4.225 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 4.411 ; 4.411 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ;       ; 2.919 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ;       ; 2.642 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ;       ; 2.919 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 3.547 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 3.520 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 3.479 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 2.898 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 3.321 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 3.130 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 3.426 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 3.547 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 2.768 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;       ; 2.715 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;       ; 2.297 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ; 2.919 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ; 2.642 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ; 2.919 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 4.396 ; 4.396 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 4.367 ; 4.367 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 4.396 ; 4.396 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 4.065 ; 4.065 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 4.065 ; 4.065 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 3.936 ; 3.936 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 4.934 ; 4.934 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 4.692 ; 4.692 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 4.934 ; 4.934 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 3.838 ; 3.838 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 4.267 ; 4.267 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 3.976 ; 3.976 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 4.708 ; 4.708 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 4.490 ; 4.490 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 4.209 ; 4.209 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 2.577 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 2.288 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 4.137 ; 4.137 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 3.829 ; 3.829 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 4.088 ; 4.088 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 4.137 ; 4.137 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 3.949 ; 3.949 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 3.707 ; 3.707 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 4.103 ; 4.103 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 3.600 ; 3.600 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 3.987 ; 3.987 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ;       ; 2.781 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ;       ; 2.504 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ;       ; 2.781 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 3.409 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 3.382 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 3.341 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 2.760 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 3.183 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 2.992 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 3.288 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 3.409 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 2.630 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;       ; 2.577 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;       ; 2.288 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ; 2.781 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ; 2.504 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ; 2.781 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 5.262 ; 5.262 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 5.262 ; 5.262 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 5.224 ; 5.224 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 5.102 ; 5.102 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 5.102 ; 5.102 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.978 ; 4.978 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 5.799 ; 5.799 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 5.596 ; 5.596 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 5.613 ; 5.613 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 5.218 ; 5.218 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 5.569 ; 5.569 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 5.134 ; 5.134 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 5.507 ; 5.507 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 5.799 ; 5.799 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 5.146 ; 5.146 ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 5.030 ; 5.030 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 2.700 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 2.290 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 4.073 ; 4.073 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 3.653 ; 3.653 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 3.734 ; 3.734 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 3.692 ; 3.692 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 3.887 ; 3.887 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 3.681 ; 3.681 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 3.999 ; 3.999 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 4.073 ; 4.073 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 3.897 ; 3.897 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 5.194 ; 5.194 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 4.790 ; 4.790 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 5.194 ; 5.194 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 5.433 ; 5.433 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 5.429 ; 5.429 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 4.702 ; 4.702 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 5.433 ; 5.433 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 3.532 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 3.505 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 3.464 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 2.883 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 3.306 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 3.115 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 3.411 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 3.532 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 2.753 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;       ; 2.700 ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;       ; 2.290 ; Fall       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 2.904 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 2.627 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 2.904 ;       ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; C                     ; clk                                ; 4.629 ; 4.629 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 4.636 ; 4.636 ; Rise       ; clk                                ;
; q_b[*]                ; clk                                ; 5.792 ; 5.792 ; Rise       ; clk                                ;
;  q_b[0]               ; clk                                ; 6.012 ; 6.012 ; Rise       ; clk                                ;
;  q_b[1]               ; clk                                ; 6.156 ; 6.156 ; Rise       ; clk                                ;
;  q_b[2]               ; clk                                ; 6.145 ; 6.145 ; Rise       ; clk                                ;
;  q_b[3]               ; clk                                ; 5.792 ; 5.792 ; Rise       ; clk                                ;
;  q_b[4]               ; clk                                ; 5.957 ; 5.957 ; Rise       ; clk                                ;
;  q_b[5]               ; clk                                ; 6.221 ; 6.221 ; Rise       ; clk                                ;
;  q_b[6]               ; clk                                ; 6.272 ; 6.272 ; Rise       ; clk                                ;
;  q_b[7]               ; clk                                ; 6.054 ; 6.054 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 4.785 ; 4.785 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 4.829 ; 4.829 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 4.785 ; 4.785 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 4.501 ; 4.501 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 4.635 ; 4.635 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 4.501 ; 4.501 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 4.157 ; 4.157 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 4.566 ; 4.566 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 4.426 ; 4.426 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 4.173 ; 4.173 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 4.724 ; 4.724 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 4.157 ; 4.157 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 4.387 ; 4.387 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 5.023 ; 5.023 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 4.244 ; 4.244 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 3.805 ; 3.805 ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 3.805 ; 3.805 ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 3.808 ; 3.808 ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 3.936 ; 3.936 ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 3.837 ; 3.837 ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 3.906 ; 3.906 ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 3.986 ; 3.986 ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 4.096 ; 4.096 ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 3.922 ; 3.922 ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 4.635 ; 4.635 ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 5.591 ; 5.591 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 5.701 ; 5.701 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 5.591 ; 5.591 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 6.273 ; 6.273 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 5.917 ; 5.917 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 5.695 ; 5.695 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 5.913 ; 5.913 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 5.765 ; 5.765 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 5.690 ; 5.690 ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 4.118 ; 4.118 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 4.118 ; 4.118 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 4.395 ; 4.395 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 4.173 ; 4.173 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 4.939 ; 4.939 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 4.173 ; 4.173 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 4.943 ; 4.943 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 4.123 ; 4.123 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 4.161 ; 4.161 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 4.123 ; 4.123 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ;       ; 2.768 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ;       ; 3.520 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ;       ; 3.479 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ;       ; 2.898 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ;       ; 3.321 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ;       ; 3.130 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ;       ; 3.426 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ;       ; 3.547 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ;       ; 2.768 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 2.715 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 2.297 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 3.756 ; 3.756 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 3.757 ; 3.757 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 4.189 ; 4.189 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 4.171 ; 4.171 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 3.996 ; 3.996 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 4.225 ; 4.225 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 3.756 ; 3.756 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 4.225 ; 4.225 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 4.411 ; 4.411 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ;       ; 2.642 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ;       ; 2.642 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ;       ; 2.919 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 2.768 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 3.520 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 3.479 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 2.898 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 3.321 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 3.130 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 3.426 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 3.547 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 2.768 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;       ; 2.715 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;       ; 2.297 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ; 2.642 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ; 2.642 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ; 2.919 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 4.367 ; 4.367 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 4.367 ; 4.367 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 4.396 ; 4.396 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 3.936 ; 3.936 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 4.065 ; 4.065 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 3.936 ; 3.936 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 3.838 ; 2.630 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 4.692 ; 3.382 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 4.934 ; 3.341 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 3.838 ; 2.760 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 4.267 ; 3.183 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 3.976 ; 2.992 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 4.708 ; 3.288 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 4.490 ; 3.409 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 4.209 ; 2.630 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 2.577 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 2.288 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 3.600 ; 3.600 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 3.829 ; 3.829 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 4.088 ; 4.088 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 4.137 ; 4.137 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 3.949 ; 3.949 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 3.707 ; 3.707 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 4.103 ; 4.103 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 3.600 ; 3.600 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 3.987 ; 3.987 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ;       ; 2.504 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ;       ; 2.504 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ;       ; 2.781 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 2.630 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 3.382 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 3.341 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 2.760 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 3.183 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 2.992 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 3.288 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 3.409 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 2.630 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;       ; 2.577 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;       ; 2.288 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ; 2.504 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ; 2.504 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ; 2.781 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 4.726 ; 4.726 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 4.882 ; 4.882 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 4.726 ; 4.726 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 4.291 ; 4.291 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 4.420 ; 4.420 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.291 ; 4.291 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 4.054 ; 2.753 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 4.654 ; 3.505 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 4.591 ; 3.464 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 4.239 ; 2.883 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 4.663 ; 3.306 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 4.054 ; 3.115 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 4.558 ; 3.411 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 4.889 ; 3.532 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 4.270 ; 2.753 ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 4.532 ; 4.532 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 2.700 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 2.290 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 3.653 ; 3.653 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 3.653 ; 3.653 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 3.734 ; 3.734 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 3.692 ; 3.692 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 3.887 ; 3.887 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 3.681 ; 3.681 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 3.999 ; 3.999 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 4.073 ; 4.073 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 3.897 ; 3.897 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 4.510 ; 2.627 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 4.510 ; 2.627 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 4.577 ; 2.904 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 4.043 ; 4.043 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 4.770 ; 4.770 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 4.043 ; 4.043 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 4.774 ; 4.774 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 2.753 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 3.505 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 3.464 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 2.883 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 3.306 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 3.115 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 3.411 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 3.532 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 2.753 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;       ; 2.700 ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;       ; 2.290 ; Fall       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 2.627 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 2.627 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 2.904 ;       ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -4.777   ; -2.263  ; N/A      ; N/A     ; -2.000              ;
;  clk                                ; -4.777   ; -2.263  ; N/A      ; N/A     ; -2.000              ;
;  control_block:ctr|y_present.OPR    ; -3.374   ; 2.494   ; N/A      ; N/A     ; -0.500              ;
;  control_block:ctr|y_present.OPR2   ; -3.611   ; 2.565   ; N/A      ; N/A     ; -0.500              ;
;  control_block:ctr|y_present.search ; -3.390   ; 2.548   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                     ; -388.544 ; -33.938 ; 0.0      ; 0.0     ; -290.38             ;
;  clk                                ; -307.925 ; -33.938 ; N/A      ; N/A     ; -266.380            ;
;  control_block:ctr|y_present.OPR    ; -26.298  ; 0.000   ; N/A      ; N/A     ; -8.000              ;
;  control_block:ctr|y_present.OPR2   ; -27.489  ; 0.000   ; N/A      ; N/A     ; -8.000              ;
;  control_block:ctr|y_present.search ; -26.832  ; 0.000   ; N/A      ; N/A     ; -8.000              ;
+-------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; address_b[*]  ; clk        ; 4.106 ; 4.106 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; 3.683 ; 3.683 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; 3.985 ; 3.985 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; 3.948 ; 3.948 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; 4.106 ; 4.106 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; 3.639 ; 3.639 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; 3.956 ; 3.956 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; 3.985 ; 3.985 ; Rise       ; clk             ;
; data_b[*]     ; clk        ; 4.210 ; 4.210 ; Rise       ; clk             ;
;  data_b[0]    ; clk        ; 4.050 ; 4.050 ; Rise       ; clk             ;
;  data_b[1]    ; clk        ; 3.927 ; 3.927 ; Rise       ; clk             ;
;  data_b[2]    ; clk        ; 3.982 ; 3.982 ; Rise       ; clk             ;
;  data_b[3]    ; clk        ; 4.210 ; 4.210 ; Rise       ; clk             ;
;  data_b[4]    ; clk        ; 3.410 ; 3.410 ; Rise       ; clk             ;
;  data_b[5]    ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  data_b[6]    ; clk        ; 3.908 ; 3.908 ; Rise       ; clk             ;
;  data_b[7]    ; clk        ; 3.971 ; 3.971 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_b[*]  ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  address_b[0] ; clk        ; -1.809 ; -1.809 ; Rise       ; clk             ;
;  address_b[1] ; clk        ; -1.982 ; -1.982 ; Rise       ; clk             ;
;  address_b[2] ; clk        ; -1.959 ; -1.959 ; Rise       ; clk             ;
;  address_b[3] ; clk        ; -1.939 ; -1.939 ; Rise       ; clk             ;
;  address_b[4] ; clk        ; -2.066 ; -2.066 ; Rise       ; clk             ;
;  address_b[5] ; clk        ; -1.779 ; -1.779 ; Rise       ; clk             ;
;  address_b[6] ; clk        ; -1.954 ; -1.954 ; Rise       ; clk             ;
;  address_b[7] ; clk        ; -1.993 ; -1.993 ; Rise       ; clk             ;
; data_b[*]     ; clk        ; -1.676 ; -1.676 ; Rise       ; clk             ;
;  data_b[0]    ; clk        ; -2.029 ; -2.029 ; Rise       ; clk             ;
;  data_b[1]    ; clk        ; -1.927 ; -1.927 ; Rise       ; clk             ;
;  data_b[2]    ; clk        ; -1.976 ; -1.976 ; Rise       ; clk             ;
;  data_b[3]    ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
;  data_b[4]    ; clk        ; -1.676 ; -1.676 ; Rise       ; clk             ;
;  data_b[5]    ; clk        ; -1.964 ; -1.964 ; Rise       ; clk             ;
;  data_b[6]    ; clk        ; -1.925 ; -1.925 ; Rise       ; clk             ;
;  data_b[7]    ; clk        ; -1.970 ; -1.970 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+
; C                     ; clk                                ; 9.812  ; 9.812  ; Rise       ; clk                                ;
; Z                     ; clk                                ; 10.723 ; 10.723 ; Rise       ; clk                                ;
; q_b[*]                ; clk                                ; 10.811 ; 10.811 ; Rise       ; clk                                ;
;  q_b[0]               ; clk                                ; 10.147 ; 10.147 ; Rise       ; clk                                ;
;  q_b[1]               ; clk                                ; 10.587 ; 10.587 ; Rise       ; clk                                ;
;  q_b[2]               ; clk                                ; 10.564 ; 10.564 ; Rise       ; clk                                ;
;  q_b[3]               ; clk                                ; 9.818  ; 9.818  ; Rise       ; clk                                ;
;  q_b[4]               ; clk                                ; 10.134 ; 10.134 ; Rise       ; clk                                ;
;  q_b[5]               ; clk                                ; 10.752 ; 10.752 ; Rise       ; clk                                ;
;  q_b[6]               ; clk                                ; 10.811 ; 10.811 ; Rise       ; clk                                ;
;  q_b[7]               ; clk                                ; 10.324 ; 10.324 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 9.510  ; 9.510  ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 9.510  ; 9.510  ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 9.428  ; 9.428  ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 10.194 ; 10.194 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 10.194 ; 10.194 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 9.940  ; 9.940  ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 11.117 ; 11.117 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 11.117 ; 11.117 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 10.929 ; 10.929 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 9.730  ; 9.730  ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 10.522 ; 10.522 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 10.221 ; 10.221 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 10.831 ; 10.831 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 11.087 ; 11.087 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 9.420  ; 9.420  ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 7.357  ; 7.357  ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 6.690  ; 6.690  ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 6.698  ; 6.698  ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 6.945  ; 6.945  ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 6.726  ; 6.726  ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 6.897  ; 6.897  ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 7.113  ; 7.113  ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 7.357  ; 7.357  ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 6.924  ; 6.924  ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 8.945  ; 8.945  ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 10.846 ; 10.846 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 9.579  ; 9.579  ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 9.346  ; 9.346  ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 10.846 ; 10.846 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 10.058 ; 10.058 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 9.567  ; 9.567  ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 10.058 ; 10.058 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 9.702  ; 9.702  ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 9.583  ; 9.583  ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 9.713  ; 9.713  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 9.079  ; 9.079  ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 9.713  ; 9.713  ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 9.204  ; 9.204  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 9.198  ; 9.198  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 7.571  ; 7.571  ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 9.204  ; 9.204  ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 7.616  ; 7.616  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 7.616  ; 7.616  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 7.534  ; 7.534  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ;        ; 7.321  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ;        ; 7.321  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ;        ; 7.133  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ;        ; 5.934  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ;        ; 6.726  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ;        ; 6.425  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ;        ; 7.035  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ;        ; 7.291  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ;        ; 5.624  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 5.393  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 4.407  ;        ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 7.942  ; 7.942  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 6.768  ; 6.768  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 7.721  ; 7.721  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 7.700  ; 7.700  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 7.282  ; 7.282  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 7.757  ; 7.757  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 6.764  ; 6.764  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 7.764  ; 7.764  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 7.942  ; 7.942  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ;        ; 5.917  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ;        ; 5.283  ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ;        ; 5.917  ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 7.321  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 7.321  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 7.133  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 5.934  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 6.726  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 6.425  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 7.035  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 7.291  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 5.624  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;        ; 5.393  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;        ; 4.407  ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ; 5.917  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ; 5.283  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ; 5.917  ;        ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 8.201  ; 8.201  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 8.164  ; 8.164  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 8.201  ; 8.201  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 7.359  ; 7.359  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 7.359  ; 7.359  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 7.100  ; 7.100  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 9.378  ; 9.378  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 8.952  ; 8.952  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 9.378  ; 9.378  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 6.962  ; 6.962  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 7.761  ; 7.761  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 7.259  ; 7.259  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 8.884  ; 8.884  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 8.324  ; 8.324  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 7.851  ; 7.851  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 5.069  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 4.404  ;        ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 7.614  ; 7.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 6.851  ; 6.851  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 7.614  ; 7.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 7.517  ; 7.517  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 7.210  ; 7.210  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 6.614  ; 6.614  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 7.522  ; 7.522  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 6.363  ; 6.363  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 7.267  ; 7.267  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ;        ; 5.593  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ;        ; 4.959  ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ;        ; 5.593  ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 6.997  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 6.997  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 6.809  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 5.610  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 6.402  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 6.101  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 6.711  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 6.967  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 5.300  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;        ; 5.069  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;        ; 4.404  ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ; 5.593  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ; 4.959  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ; 5.593  ;        ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 10.157 ; 10.157 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 10.157 ; 10.157 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 10.075 ; 10.075 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 9.742  ; 9.742  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 9.742  ; 9.742  ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 9.488  ; 9.488  ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 11.307 ; 11.307 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 10.979 ; 10.979 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 10.874 ; 10.874 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 10.090 ; 10.090 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 10.735 ; 10.735 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 9.922  ; 9.922  ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 10.684 ; 10.684 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 11.307 ; 11.307 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 9.942  ; 9.942  ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 9.552  ; 9.552  ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 5.351  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 4.404  ;        ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 7.399  ; 7.399  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 6.539  ; 6.539  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 6.697  ; 6.697  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 6.608  ; 6.608  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 7.076  ; 7.076  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 6.576  ; 6.576  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 7.295  ; 7.295  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 7.399  ; 7.399  ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 7.062  ; 7.062  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 9.956  ; 9.956  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 9.092  ; 9.092  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 9.956  ; 9.956  ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 10.460 ; 10.460 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 10.454 ; 10.454 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 8.927  ; 8.927  ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 10.460 ; 10.460 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 7.279  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 7.279  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 7.091  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 5.892  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 6.684  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 6.383  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 6.993  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 7.249  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 5.582  ;        ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;        ; 5.351  ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;        ; 4.404  ; Fall       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 5.875  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 5.241  ;        ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 5.875  ;        ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port             ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+
; C                     ; clk                                ; 4.629 ; 4.629 ; Rise       ; clk                                ;
; Z                     ; clk                                ; 4.636 ; 4.636 ; Rise       ; clk                                ;
; q_b[*]                ; clk                                ; 5.792 ; 5.792 ; Rise       ; clk                                ;
;  q_b[0]               ; clk                                ; 6.012 ; 6.012 ; Rise       ; clk                                ;
;  q_b[1]               ; clk                                ; 6.156 ; 6.156 ; Rise       ; clk                                ;
;  q_b[2]               ; clk                                ; 6.145 ; 6.145 ; Rise       ; clk                                ;
;  q_b[3]               ; clk                                ; 5.792 ; 5.792 ; Rise       ; clk                                ;
;  q_b[4]               ; clk                                ; 5.957 ; 5.957 ; Rise       ; clk                                ;
;  q_b[5]               ; clk                                ; 6.221 ; 6.221 ; Rise       ; clk                                ;
;  q_b[6]               ; clk                                ; 6.272 ; 6.272 ; Rise       ; clk                                ;
;  q_b[7]               ; clk                                ; 6.054 ; 6.054 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; clk                                ; 4.785 ; 4.785 ; Rise       ; clk                                ;
;  t_AB_Reg[0]          ; clk                                ; 4.829 ; 4.829 ; Rise       ; clk                                ;
;  t_AB_Reg[1]          ; clk                                ; 4.785 ; 4.785 ; Rise       ; clk                                ;
; t_AB_RegX[*]          ; clk                                ; 4.501 ; 4.501 ; Rise       ; clk                                ;
;  t_AB_RegX[0]         ; clk                                ; 4.635 ; 4.635 ; Rise       ; clk                                ;
;  t_AB_RegX[1]         ; clk                                ; 4.501 ; 4.501 ; Rise       ; clk                                ;
; t_Aa[*]               ; clk                                ; 4.157 ; 4.157 ; Rise       ; clk                                ;
;  t_Aa[0]              ; clk                                ; 4.566 ; 4.566 ; Rise       ; clk                                ;
;  t_Aa[1]              ; clk                                ; 4.426 ; 4.426 ; Rise       ; clk                                ;
;  t_Aa[2]              ; clk                                ; 4.173 ; 4.173 ; Rise       ; clk                                ;
;  t_Aa[3]              ; clk                                ; 4.724 ; 4.724 ; Rise       ; clk                                ;
;  t_Aa[4]              ; clk                                ; 4.157 ; 4.157 ; Rise       ; clk                                ;
;  t_Aa[5]              ; clk                                ; 4.387 ; 4.387 ; Rise       ; clk                                ;
;  t_Aa[6]              ; clk                                ; 5.023 ; 5.023 ; Rise       ; clk                                ;
;  t_Aa[7]              ; clk                                ; 4.244 ; 4.244 ; Rise       ; clk                                ;
; t_Da[*]               ; clk                                ; 3.805 ; 3.805 ; Rise       ; clk                                ;
;  t_Da[0]              ; clk                                ; 3.805 ; 3.805 ; Rise       ; clk                                ;
;  t_Da[1]              ; clk                                ; 3.808 ; 3.808 ; Rise       ; clk                                ;
;  t_Da[2]              ; clk                                ; 3.936 ; 3.936 ; Rise       ; clk                                ;
;  t_Da[3]              ; clk                                ; 3.837 ; 3.837 ; Rise       ; clk                                ;
;  t_Da[4]              ; clk                                ; 3.906 ; 3.906 ; Rise       ; clk                                ;
;  t_Da[5]              ; clk                                ; 3.986 ; 3.986 ; Rise       ; clk                                ;
;  t_Da[6]              ; clk                                ; 4.096 ; 4.096 ; Rise       ; clk                                ;
;  t_Da[7]              ; clk                                ; 3.922 ; 3.922 ; Rise       ; clk                                ;
; t_W_wr                ; clk                                ; 4.635 ; 4.635 ; Rise       ; clk                                ;
; t_mem[*]              ; clk                                ; 5.591 ; 5.591 ; Rise       ; clk                                ;
;  t_mem[0]             ; clk                                ; 5.701 ; 5.701 ; Rise       ; clk                                ;
;  t_mem[1]             ; clk                                ; 5.591 ; 5.591 ; Rise       ; clk                                ;
;  t_mem[2]             ; clk                                ; 6.273 ; 6.273 ; Rise       ; clk                                ;
;  t_mem[3]             ; clk                                ; 5.917 ; 5.917 ; Rise       ; clk                                ;
;  t_mem[4]             ; clk                                ; 5.695 ; 5.695 ; Rise       ; clk                                ;
;  t_mem[5]             ; clk                                ; 5.913 ; 5.913 ; Rise       ; clk                                ;
;  t_mem[6]             ; clk                                ; 5.765 ; 5.765 ; Rise       ; clk                                ;
;  t_mem[7]             ; clk                                ; 5.690 ; 5.690 ; Rise       ; clk                                ;
; t_sel_MUX_ABCD_IN[*]  ; clk                                ; 4.118 ; 4.118 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[0] ; clk                                ; 4.118 ; 4.118 ; Rise       ; clk                                ;
;  t_sel_MUX_ABCD_IN[1] ; clk                                ; 4.395 ; 4.395 ; Rise       ; clk                                ;
; t_sel_MUX_MEM[*]      ; clk                                ; 4.173 ; 4.173 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[0]     ; clk                                ; 4.939 ; 4.939 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[1]     ; clk                                ; 4.173 ; 4.173 ; Rise       ; clk                                ;
;  t_sel_MUX_MEM[2]     ; clk                                ; 4.943 ; 4.943 ; Rise       ; clk                                ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR    ; 4.123 ; 4.123 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR    ; 4.161 ; 4.161 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR    ; 4.123 ; 4.123 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ;       ; 2.768 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ;       ; 3.520 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ;       ; 3.479 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ;       ; 2.898 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ;       ; 3.321 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ;       ; 3.130 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ;       ; 3.426 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ;       ; 3.547 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ;       ; 2.768 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ; 2.715 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ; 2.297 ;       ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_op1_out[*]          ; control_block:ctr|y_present.OPR    ; 3.756 ; 3.756 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[0]         ; control_block:ctr|y_present.OPR    ; 3.757 ; 3.757 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[1]         ; control_block:ctr|y_present.OPR    ; 4.189 ; 4.189 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[2]         ; control_block:ctr|y_present.OPR    ; 4.171 ; 4.171 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[3]         ; control_block:ctr|y_present.OPR    ; 3.996 ; 3.996 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[4]         ; control_block:ctr|y_present.OPR    ; 4.225 ; 4.225 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[5]         ; control_block:ctr|y_present.OPR    ; 3.756 ; 3.756 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[6]         ; control_block:ctr|y_present.OPR    ; 4.225 ; 4.225 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_op1_out[7]         ; control_block:ctr|y_present.OPR    ; 4.411 ; 4.411 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ;       ; 2.642 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ;       ; 2.642 ; Rise       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ;       ; 2.919 ; Rise       ; control_block:ctr|y_present.OPR    ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR    ; 2.768 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR    ; 3.520 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR    ; 3.479 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR    ; 2.898 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR    ; 3.321 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR    ; 3.130 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR    ; 3.426 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR    ; 3.547 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR    ; 2.768 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_count_PC            ; control_block:ctr|y_present.OPR    ;       ; 2.715 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_op1_ld              ; control_block:ctr|y_present.OPR    ;       ; 2.297 ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR    ; 2.642 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR    ; 2.642 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR    ; 2.919 ;       ; Fall       ; control_block:ctr|y_present.OPR    ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.OPR2   ; 4.367 ; 4.367 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.OPR2   ; 4.367 ; 4.367 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.OPR2   ; 4.396 ; 4.396 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.OPR2   ; 3.936 ; 3.936 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.OPR2   ; 4.065 ; 4.065 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.OPR2   ; 3.936 ; 3.936 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 3.838 ; 2.630 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 4.692 ; 3.382 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 4.934 ; 3.341 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 3.838 ; 2.760 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 4.267 ; 3.183 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 3.976 ; 2.992 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 4.708 ; 3.288 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 4.490 ; 3.409 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 4.209 ; 2.630 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ; 2.577 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ; 2.288 ;       ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_op2_out[*]          ; control_block:ctr|y_present.OPR2   ; 3.600 ; 3.600 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[0]         ; control_block:ctr|y_present.OPR2   ; 3.829 ; 3.829 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[1]         ; control_block:ctr|y_present.OPR2   ; 4.088 ; 4.088 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[2]         ; control_block:ctr|y_present.OPR2   ; 4.137 ; 4.137 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[3]         ; control_block:ctr|y_present.OPR2   ; 3.949 ; 3.949 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[4]         ; control_block:ctr|y_present.OPR2   ; 3.707 ; 3.707 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[5]         ; control_block:ctr|y_present.OPR2   ; 4.103 ; 4.103 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[6]         ; control_block:ctr|y_present.OPR2   ; 3.600 ; 3.600 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_op2_out[7]         ; control_block:ctr|y_present.OPR2   ; 3.987 ; 3.987 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ;       ; 2.504 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ;       ; 2.504 ; Rise       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ;       ; 2.781 ; Rise       ; control_block:ctr|y_present.OPR2   ;
; t_Aa[*]               ; control_block:ctr|y_present.OPR2   ; 2.630 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[0]              ; control_block:ctr|y_present.OPR2   ; 3.382 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[1]              ; control_block:ctr|y_present.OPR2   ; 3.341 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[2]              ; control_block:ctr|y_present.OPR2   ; 2.760 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[3]              ; control_block:ctr|y_present.OPR2   ; 3.183 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[4]              ; control_block:ctr|y_present.OPR2   ; 2.992 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[5]              ; control_block:ctr|y_present.OPR2   ; 3.288 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[6]              ; control_block:ctr|y_present.OPR2   ; 3.409 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_Aa[7]              ; control_block:ctr|y_present.OPR2   ; 2.630 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_count_PC            ; control_block:ctr|y_present.OPR2   ;       ; 2.577 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_op2_ld              ; control_block:ctr|y_present.OPR2   ;       ; 2.288 ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.OPR2   ; 2.504 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.OPR2   ; 2.504 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.OPR2   ; 2.781 ;       ; Fall       ; control_block:ctr|y_present.OPR2   ;
; t_AB_Reg[*]           ; control_block:ctr|y_present.search ; 4.726 ; 4.726 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[0]          ; control_block:ctr|y_present.search ; 4.882 ; 4.882 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_Reg[1]          ; control_block:ctr|y_present.search ; 4.726 ; 4.726 ; Rise       ; control_block:ctr|y_present.search ;
; t_AB_RegX[*]          ; control_block:ctr|y_present.search ; 4.291 ; 4.291 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[0]         ; control_block:ctr|y_present.search ; 4.420 ; 4.420 ; Rise       ; control_block:ctr|y_present.search ;
;  t_AB_RegX[1]         ; control_block:ctr|y_present.search ; 4.291 ; 4.291 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 4.054 ; 2.753 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 4.654 ; 3.505 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 4.591 ; 3.464 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 4.239 ; 2.883 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 4.663 ; 3.306 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 4.054 ; 3.115 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 4.558 ; 3.411 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 4.889 ; 3.532 ; Rise       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 4.270 ; 2.753 ; Rise       ; control_block:ctr|y_present.search ;
; t_W_wr                ; control_block:ctr|y_present.search ; 4.532 ; 4.532 ; Rise       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ; 2.700 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ; 2.290 ;       ; Rise       ; control_block:ctr|y_present.search ;
; t_op_out[*]           ; control_block:ctr|y_present.search ; 3.653 ; 3.653 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[0]          ; control_block:ctr|y_present.search ; 3.653 ; 3.653 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[1]          ; control_block:ctr|y_present.search ; 3.734 ; 3.734 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[2]          ; control_block:ctr|y_present.search ; 3.692 ; 3.692 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[3]          ; control_block:ctr|y_present.search ; 3.887 ; 3.887 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[4]          ; control_block:ctr|y_present.search ; 3.681 ; 3.681 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[5]          ; control_block:ctr|y_present.search ; 3.999 ; 3.999 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[6]          ; control_block:ctr|y_present.search ; 4.073 ; 4.073 ; Rise       ; control_block:ctr|y_present.search ;
;  t_op_out[7]          ; control_block:ctr|y_present.search ; 3.897 ; 3.897 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 4.510 ; 2.627 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 4.510 ; 2.627 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 4.577 ; 2.904 ; Rise       ; control_block:ctr|y_present.search ;
; t_sel_MUX_MEM[*]      ; control_block:ctr|y_present.search ; 4.043 ; 4.043 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[0]     ; control_block:ctr|y_present.search ; 4.770 ; 4.770 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[1]     ; control_block:ctr|y_present.search ; 4.043 ; 4.043 ; Rise       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_MEM[2]     ; control_block:ctr|y_present.search ; 4.774 ; 4.774 ; Rise       ; control_block:ctr|y_present.search ;
; t_Aa[*]               ; control_block:ctr|y_present.search ; 2.753 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[0]              ; control_block:ctr|y_present.search ; 3.505 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[1]              ; control_block:ctr|y_present.search ; 3.464 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[2]              ; control_block:ctr|y_present.search ; 2.883 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[3]              ; control_block:ctr|y_present.search ; 3.306 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[4]              ; control_block:ctr|y_present.search ; 3.115 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[5]              ; control_block:ctr|y_present.search ; 3.411 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[6]              ; control_block:ctr|y_present.search ; 3.532 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_Aa[7]              ; control_block:ctr|y_present.search ; 2.753 ;       ; Fall       ; control_block:ctr|y_present.search ;
; t_count_PC            ; control_block:ctr|y_present.search ;       ; 2.700 ; Fall       ; control_block:ctr|y_present.search ;
; t_op_ld               ; control_block:ctr|y_present.search ;       ; 2.290 ; Fall       ; control_block:ctr|y_present.search ;
; t_sel_MUX_ABCD_IN[*]  ; control_block:ctr|y_present.search ; 2.627 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[0] ; control_block:ctr|y_present.search ; 2.627 ;       ; Fall       ; control_block:ctr|y_present.search ;
;  t_sel_MUX_ABCD_IN[1] ; control_block:ctr|y_present.search ; 2.904 ;       ; Fall       ; control_block:ctr|y_present.search ;
+-----------------------+------------------------------------+-------+-------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk                                ; clk                                ; 1267     ; 0        ; 0        ; 0        ;
; control_block:ctr|y_present.OPR    ; clk                                ; 233      ; 145      ; 0        ; 0        ;
; control_block:ctr|y_present.OPR2   ; clk                                ; 297      ; 145      ; 0        ; 0        ;
; control_block:ctr|y_present.search ; clk                                ; 6010     ; 145      ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR    ; 64       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR2   ; 64       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.search ; 64       ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk                                ; clk                                ; 1267     ; 0        ; 0        ; 0        ;
; control_block:ctr|y_present.OPR    ; clk                                ; 233      ; 145      ; 0        ; 0        ;
; control_block:ctr|y_present.OPR2   ; clk                                ; 297      ; 145      ; 0        ; 0        ;
; control_block:ctr|y_present.search ; clk                                ; 6010     ; 145      ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR    ; 64       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.OPR2   ; 64       ; 0        ; 0        ; 0        ;
; clk                                ; control_block:ctr|y_present.search ; 64       ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 445   ; 445  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr  2 00:31:59 2019
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name control_block:ctr|y_present.search control_block:ctr|y_present.search
    Info (332105): create_clock -period 1.000 -name control_block:ctr|y_present.OPR2 control_block:ctr|y_present.OPR2
    Info (332105): create_clock -period 1.000 -name control_block:ctr|y_present.OPR control_block:ctr|y_present.OPR
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.777      -307.925 clk 
    Info (332119):    -3.611       -27.489 control_block:ctr|y_present.OPR2 
    Info (332119):    -3.390       -26.832 control_block:ctr|y_present.search 
    Info (332119):    -3.374       -26.298 control_block:ctr|y_present.OPR 
Info (332146): Worst-case hold slack is -2.263
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.263       -21.911 clk 
    Info (332119):     3.982         0.000 control_block:ctr|y_present.OPR 
    Info (332119):     4.099         0.000 control_block:ctr|y_present.search 
    Info (332119):     4.130         0.000 control_block:ctr|y_present.OPR2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -266.380 clk 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR2 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.search 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.217      -122.590 clk 
    Info (332119):    -1.797       -13.784 control_block:ctr|y_present.OPR2 
    Info (332119):    -1.718       -13.478 control_block:ctr|y_present.search 
    Info (332119):    -1.695       -13.173 control_block:ctr|y_present.OPR 
Info (332146): Worst-case hold slack is -1.473
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.473       -33.938 clk 
    Info (332119):     2.494         0.000 control_block:ctr|y_present.OPR 
    Info (332119):     2.548         0.000 control_block:ctr|y_present.search 
    Info (332119):     2.565         0.000 control_block:ctr|y_present.OPR2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -266.380 clk 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.OPR2 
    Info (332119):    -0.500        -8.000 control_block:ctr|y_present.search 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 507 megabytes
    Info: Processing ended: Tue Apr  2 00:32:00 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


