srcscan starts
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v(1): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v" included at line 1. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v(1): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v' (VERI-2320)
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module RF (VERI-9002)
INFO: analyzing module cache (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(76): WARNING: data object 'data_store' is already declared (VERI-2170)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(43): INFO: previous declaration of 'data_store' is from here (VERI-1967)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(76): WARNING: second declaration of 'data_store' is ignored (VERI-1329)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(77): WARNING: data object 'addr_store' is already declared (VERI-2170)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(42): INFO: previous declaration of 'addr_store' is from here (VERI-1967)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(77): WARNING: second declaration of 'addr_store' is ignored (VERI-1329)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(2): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v" included at line 2. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(2): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v' (VERI-2320)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(3): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v" included at line 3. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(3): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v' (VERI-2320)
INFO: analyzing module control_unit (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(54): INFO: undeclared symbol 'i_ReadM', assumed default net type 'wire' (VERI-2561)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(55): INFO: undeclared symbol 'i_WriteM', assumed default net type 'wire' (VERI-2561)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(2): WARNING: macro 'WORD_SIZE' is redefined (VERI-1295)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(4): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v" included at line 4. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(4): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v' (VERI-2320)
INFO: analyzing module cpu (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(74): INFO: undeclared symbol 'IFflush', assumed default net type 'wire' (VERI-2561)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(80): INFO: undeclared symbol 'RegWrite', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module cpu_top (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(2): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v" included at line 2. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(2): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v' (VERI-2320)
INFO: analyzing module datapath (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(147): WARNING: data object 'r_num_inst' is already declared (VERI-2170)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(74): INFO: previous declaration of 'r_num_inst' is from here (VERI-1967)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(147): WARNING: second declaration of 'r_num_inst' is ignored (VERI-1329)
INFO: analyzing module datastall_unit (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/memory.v(4): WARNING: macro 'WORD_SIZE' is redefined (VERI-1295)
INFO: analyzing module Memory (VERI-9002)
INFO: analyzing module test (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:cpu
VeriTop library:xil_defaultlib mod:cpu_top
VeriTop library:xil_defaultlib mod:Memory
VeriTop library:xil_defaultlib mod:test
END of tops
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(6): INFO: compiling module 'cpu_default' (VERI-1018)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_top.v(23): INFO: compiling module 'cpu_top_default' (VERI-1018)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/memory.v(7): INFO: compiling module 'Memory_default' (VERI-1018)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/test.v(23): INFO: compiling module 'test_default' (VERI-1018)
srcscan exits with return value 0
