
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 758871                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488504                       # Number of bytes of host memory used
host_op_rate                                   879369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3723.71                       # Real time elapsed on the host
host_tick_rate                              277493322                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2825813535                       # Number of instructions simulated
sim_ops                                    3274515889                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    46                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       651341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1302661                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 154187158                       # Number of branches fetched
system.switch_cpus.committedInsts           825813534                       # Number of instructions committed
system.switch_cpus.committedOps             956506940                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948863                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948863                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    271397691                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    265375070                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    117352073                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            27151737                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     802656400                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            802656400                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1330801286                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    691187324                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           179462798                       # Number of load instructions
system.switch_cpus.num_mem_refs             312580869                       # number of memory refs
system.switch_cpus.num_store_insts          133118071                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     112012813                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            112012813                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    139563201                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     82067697                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         551780049     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         28571574      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        12516931      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8280992      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3407349      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11292184      1.18%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     13588516      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1901138      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11787546      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           752790      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           47048      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        179462798     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       133118071     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          956506986                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2945928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5891856                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            240                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             639975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       389964                       # Transaction distribution
system.membus.trans_dist::CleanEvict           261359                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11363                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        639975                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       975256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       978743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1953999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1953999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     66583424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     66703232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    133286656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               133286656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            651338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  651338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              651338                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2513429755                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2514986380                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6205172855                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2927332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1840440                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1756934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18596                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2927332                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8837784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8837784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    562739712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              562739712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          651446                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49915392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3597374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3597116     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    258      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3597374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4876297920                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6142259880                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     41612288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          41612288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     24971136                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       24971136                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       325096                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             325096                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       195087                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            195087                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     40271073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             40271073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      24166286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            24166286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      24166286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     40271073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            64437359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    390174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    649403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000718478830                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        21918                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        21918                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1431649                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            368501                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     325096                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    195087                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   650192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  390174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   789                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            43665                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            41536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            41876                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            40380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            39862                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            42361                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            42125                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            36965                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            35473                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            36620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           39937                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           41028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           39804                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           39053                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           45101                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           43617                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            24177                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            23012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            23378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            23412                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            23394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            25686                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            25452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            24260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            23136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            22760                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           25762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           26160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           24828                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           22436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           25854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           26436                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 14691826956                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3247015000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            26868133206                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22623.59                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41373.59                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  326374                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 179526                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.26                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.01                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               650192                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              390174                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 324720                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 324683                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 21923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 21929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 21923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 21924                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 21921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 21920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 21920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 21920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 21920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 21919                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 21919                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 21920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 21920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 21919                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 21918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 21918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    50                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       533646                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.672431                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.423059                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    22.651110                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        40809      7.65%      7.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       486016     91.07%     98.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255         1079      0.20%     98.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319         5508      1.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           43      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447          172      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       533646                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        21918                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     29.627749                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    28.135286                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.426421                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              9      0.04%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           114      0.52%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          664      3.03%      3.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1725      7.87%     11.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3041     13.87%     25.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3823     17.44%     42.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3682     16.80%     59.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3176     14.49%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2359     10.76%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1424      6.50%     91.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          892      4.07%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          497      2.27%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          250      1.14%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          143      0.65%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           55      0.25%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           32      0.15%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           13      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           11      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        21918                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        21918                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.800119                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.789065                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.608652                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2209     10.08%     10.08% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              43      0.20%     10.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           19604     89.44%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              44      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              18      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        21918                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              41561792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  50496                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               24969152                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               41612288                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            24971136                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       40.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       24.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    40.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    24.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.50                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033294145370                       # Total gap between requests
system.mem_ctrls0.avgGap                   1986405.06                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     41561792                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     24969152                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 40222204.490716502070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 24164365.619841005653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       650192                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       390174                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  26868133206                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23863097164311                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41323.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  61160141.79                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1895227320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1007337210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2289319620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1030281840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    201831911610                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    226822290720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      516444013440                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       499.798390                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 587583259071                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 411217337444                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1915005120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1017849360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2347417800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1006264620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    212401820040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    217922819040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      518178821100                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       501.477282                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 564328119119                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 434472477396                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     41758976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          41758976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     24944256                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       24944256                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       326242                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             326242                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       194877                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            194877                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     40413033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             40413033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      24140272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            24140272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      24140272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     40413033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            64553305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    389754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    651633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000697667188                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        21892                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        21892                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1434814                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            368114                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     326242                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    194877                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   652484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  389754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   851                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            44865                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            41565                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            42811                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            40533                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            39538                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            41646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            42353                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            36428                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            34952                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            36781                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           40909                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           39932                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           39736                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           44950                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           44312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            24618                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            22886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            24564                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            22656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            23538                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            24972                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            25960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            23280                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            22960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            23134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           25606                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           25623                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           23984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           23124                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           26172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           26646                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 14801331800                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3258165000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            27019450550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22714.21                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41464.21                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  327572                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 179451                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.04                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               652484                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              389754                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 325837                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 325796                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19662                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 19709                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 21893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 21902                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 21899                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 21896                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 21895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 21895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 21893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 21894                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 21894                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 21893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 21893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 21895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 21895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 21893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 21892                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 21892                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    54                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       534331                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.728919                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.465219                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    22.950827                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        40692      7.62%      7.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       487834     91.30%     98.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         5553      1.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          180      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           65      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       534331                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        21892                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     29.764069                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    28.233431                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.553454                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              7      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           132      0.60%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          640      2.92%      3.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1739      7.94%     11.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2995     13.68%     25.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3767     17.21%     42.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3751     17.13%     59.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2990     13.66%     73.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2328     10.63%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1470      6.71%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          958      4.38%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          539      2.46%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          315      1.44%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          156      0.71%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           60      0.27%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           24      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           11      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        21892                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        21892                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.802074                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.791106                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.606310                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2185      9.98%      9.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              46      0.21%     10.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19596     89.51%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              47      0.21%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              18      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        21892                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              41704512                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  54464                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               24942272                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               41758976                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            24944256                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       40.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       24.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    40.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    24.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.50                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033292896872                       # Total gap between requests
system.mem_ctrls1.avgGap                   1982834.82                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     41704512                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     24942272                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 40360324.450147397816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 24138351.995194830000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       652484                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       389754                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  27019450550                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23882985215658                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41410.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  61277075.32                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1901210640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1010513625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2298323160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1029639780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    202182102510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    226527393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      516516827955                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       499.868857                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 586813897163                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 411986699352                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1913926980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1017272520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2354336460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1004714280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    212062859280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    218207566080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      518128320720                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       501.428410                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 565073343795                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 433727252720                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2294590                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2294590                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2294590                       # number of overall hits
system.l2.overall_hits::total                 2294590                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       651338                       # number of demand (read+write) misses
system.l2.demand_misses::total                 651338                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       651338                       # number of overall misses
system.l2.overall_misses::total                651338                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  60057961296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60057961296                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  60057961296                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60057961296                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2945928                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2945928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2945928                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2945928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.221098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221098                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.221098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221098                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 92207.058848                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92207.058848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92207.058848                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92207.058848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              389964                       # number of writebacks
system.l2.writebacks::total                    389964                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       651338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            651338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       651338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           651338                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  54485403854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54485403854                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  54485403854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54485403854                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.221098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.221098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221098                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83651.504832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83651.504832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83651.504832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83651.504832                       # average overall mshr miss latency
system.l2.replacements                         651446                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1450476                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1450476                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1450476                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1450476                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          117                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           117                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         7233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7233                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        11363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11363                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1053108063                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1053108063                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        18596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.611045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.611045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92678.699551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92678.699551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    955954399                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    955954399                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.611045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.611045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84128.698319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84128.698319                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2287357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2287357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       639975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          639975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  59004853233                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59004853233                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2927332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2927332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.218621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.218621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92198.684688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92198.684688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       639975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       639975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  53529449455                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53529449455                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.218621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.218621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83643.032079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83643.032079                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    10049437                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    659638                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.234776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.227325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       585.115404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7603.657271                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.071425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.928181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          564                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2758                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94920854                       # Number of tag accesses
system.l2.tags.data_accesses                 94920854                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    825813581                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2826017975                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    825813581                       # number of overall hits
system.cpu.icache.overall_hits::total      2826017975                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    825813581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2826018839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    825813581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2826018839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    825813581                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2826017975                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    825813581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2826018839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2826018839                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3270855.137731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      110214735585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     110214735585                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    296932318                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1013410952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    296932318                       # number of overall hits
system.cpu.dcache.overall_hits::total      1013410952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2945893                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10172912                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2945893                       # number of overall misses
system.cpu.dcache.overall_misses::total      10172912                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  86362547727                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  86362547727                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  86362547727                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  86362547727                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    299878211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1023583864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    299878211                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1023583864                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29316.254096                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8489.461791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29316.254096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8489.461791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5356845                       # number of writebacks
system.cpu.dcache.writebacks::total           5356845                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2945893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2945893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2945893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2945893                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  83905672965                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83905672965                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  83905672965                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83905672965                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002878                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28482.254096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28482.254096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28482.254096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28482.254096                       # average overall mshr miss latency
system.cpu.dcache.replacements               10172790                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    170608217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       580833196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2927297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9710271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  85206840984                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  85206840984                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    173535514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    590543467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29107.685685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8774.918948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2927297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2927297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  82765475286                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  82765475286                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28273.685685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28273.685685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    126324101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      432577756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        18596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       462641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1155706743                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1155706743                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    126342697                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    433040397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62148.136320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2498.063818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        18596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1140197679                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1140197679                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61314.136320                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61314.136320                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6775339                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22803020                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           35                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       389895                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       389895                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6775374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22803154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11139.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2909.664179                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       360705                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       360705                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10305.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10305.857143                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6775374                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22803154                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6775374                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22803154                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1069190172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10173046                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.100299                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.268168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.731153                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.440356                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       34224258550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      34224258550                       # Number of data accesses

---------- End Simulation Statistics   ----------
