<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="comp_d_map" language="c" vlnv="xilinx.com:hls:comp_d_map:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_IMG_BUS" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_COST_BUS" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_IMG_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="img_left" addressQualifier="1" id="0" port="M_AXI_IMG_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned char*"/>
      <arg name="img_right" addressQualifier="1" id="1" port="M_AXI_IMG_BUS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned char*"/>
      <arg name="disp_out" addressQualifier="1" id="2" port="M_AXI_IMG_BUS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned char*"/>
      <arg name="img_cost" addressQualifier="1" id="3" port="M_AXI_COST_BUS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
