

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9059e706b8d4a235fae82ddc9c91a5f6  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_78PAJn"
Parsing file _cuobjdump_complete_output_78PAJn
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6yyJt5"
Running: cat _ptx_6yyJt5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NoWUdN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NoWUdN --output-file  /dev/null 2> _ptx_6yyJt5info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6yyJt5 _ptx2_NoWUdN _ptx_6yyJt5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404370, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dVZXmv"
Running: cat _ptx_dVZXmv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9sb7vd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9sb7vd --output-file  /dev/null 2> _ptx_dVZXmvinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dVZXmv _ptx2_9sb7vd _ptx_dVZXmvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b40, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_S9oLVV"
Running: cat _ptx_S9oLVV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_U5nslE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_U5nslE --output-file  /dev/null 2> _ptx_S9oLVVinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_S9oLVV _ptx2_U5nslE _ptx_S9oLVVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b50, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405af0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XiJM5m"
Running: cat _ptx_XiJM5m | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JCxUQ5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JCxUQ5 --output-file  /dev/null 2> _ptx_XiJM5minfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XiJM5m _ptx2_JCxUQ5 _ptx_XiJM5minfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405ae0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406490, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_j8GGVO"
Running: cat _ptx_j8GGVO | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HNTe1x
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HNTe1x --output-file  /dev/null 2> _ptx_j8GGVOinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_j8GGVO _ptx2_HNTe1x _ptx_j8GGVOinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406410, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406380, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3072 (ipc= 6.1) sim_rate=3072 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 25 10:55:16 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 368800 (ipc=73.8) sim_rate=184400 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 25 10:55:17 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6608,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8783,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8847
gpu_sim_insn = 692480
gpu_ipc =      78.2729
gpu_tot_sim_cycle = 8847
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      78.2729
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 509
gpu_total_sim_rate=346240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14704
	L1I_total_cache_misses = 296
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 296
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:626	W0_Idle:9667	W0_Scoreboard:12211	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 264 
max_icnt2mem_latency = 33 
max_icnt2sh_latency = 8846 
mrq_lat_table:900 	557 	128 	304 	172 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	480 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	766 	347 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32 	6 	23 	31 	1 	0 	0 	0 	228 	746 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3450      4507      3015      2997      2943      3637      2651      2638         0         0         0         0 
dram[1]:       232         0         0         0      3638      4672      3081      3276      2960      3016      2669      2641         0         0         0         0 
dram[2]:       516         0         0         0      3816      2987      3063      3463      3087      3035      2676      2650         0         0         0         0 
dram[3]:      1622         0         0         0      4066      3009      3087      3654      3200      3028      2666      2647         0         0         0         0 
dram[4]:      1121         0         0         0      4219      2979      2938      3835      3321      3063      2635      2653         0         0         0         0 
dram[5]:         0         0         0         0      4360      3260      2979      3003      3441      3088      2634      2654         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 28.000000 24.000000      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
average row locality = 2098/52 = 40.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        32        32        32        32        18        16         0         0         0         0 
dram[1]:         1         0         0         0        10        10        32        32        32        32        16        16         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[3]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[4]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 184/181 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:        792    none      none      none         130       129       130       128       129       129       184       195    none      none      none      none  
dram[1]:          0    none      none      none         130       128       129       130       128       130       172       197    none      none      none      none  
dram[2]:          0    none      none      none         129       128       128       129       129       130       165       182    none      none      none      none  
dram[3]:          0    none      none      none         128       128       130       130       129       130       174       194    none      none      none      none  
dram[4]:          0    none      none      none         129       129       129       129       130       134       202       182    none      none      none      none  
dram[5]:     none      none      none      none         127       130       128       128       130       131       178       189    none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       274       271       311       282       277       278       378       392         0         0         0         0
dram[1]:          0         0         0         0       274       272       291       291       273       274       382       407         0         0         0         0
dram[2]:          0         0         0         0       268       274       286       291       291       290       326       364         0         0         0         0
dram[3]:          0         0         0         0       265       276       292       296       282       289       396       377         0         0         0         0
dram[4]:          0         0         0         0       276       278       276       276       294       332       427       324         0         0         0         0
dram[5]:          0         0         0         0       272       288       283       288       296       299       301       371         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10970 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1196
n_activity=4233 dram_eff=0.3298
bk0: 2a 11660i bk1: 0a 11676i bk2: 0a 11678i bk3: 0a 11680i bk4: 20a 11402i bk5: 20a 11416i bk6: 64a 10865i bk7: 64a 10825i bk8: 64a 10869i bk9: 64a 10911i bk10: 36a 11369i bk11: 32a 11304i bk12: 0a 11673i bk13: 0a 11674i bk14: 0a 11675i bk15: 0a 11675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.176586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10974 n_act=9 n_pre=0 n_req=347 n_rd=362 n_write=332 bw_util=0.1189
n_activity=4363 dram_eff=0.3181
bk0: 2a 11662i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11681i bk4: 20a 11438i bk5: 20a 11408i bk6: 64a 10925i bk7: 64a 10829i bk8: 64a 10879i bk9: 64a 10865i bk10: 32a 11383i bk11: 32a 11325i bk12: 0a 11670i bk13: 0a 11673i bk14: 0a 11674i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4362 dram_eff=0.3228
bk0: 4a 11657i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11421i bk5: 24a 11398i bk6: 64a 10899i bk7: 64a 10862i bk8: 64a 10889i bk9: 64a 10891i bk10: 32a 11395i bk11: 32a 11363i bk12: 0a 11674i bk13: 0a 11674i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4382 dram_eff=0.3213
bk0: 4a 11656i bk1: 0a 11676i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11468i bk5: 24a 11372i bk6: 64a 10868i bk7: 64a 10813i bk8: 64a 10882i bk9: 64a 10864i bk10: 32a 11390i bk11: 32a 11426i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11675i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.193372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10968 n_act=9 n_pre=0 n_req=350 n_rd=368 n_write=332 bw_util=0.1199
n_activity=4432 dram_eff=0.3159
bk0: 4a 11656i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11679i bk4: 20a 11437i bk5: 24a 11367i bk6: 64a 10916i bk7: 64a 10892i bk8: 64a 10860i bk9: 64a 10786i bk10: 32a 11411i bk11: 32a 11362i bk12: 0a 11675i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.236362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80018f80, atomic=0 1 entries : 0x7f62a4a6c570 :  mf: uid= 19372, sid02:w15, part=5, addr=0x80018f80, load , size=128, unknown  status = IN_PARTITION_DRAM (8844), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10973 n_act=8 n_pre=0 n_req=348 n_rd=364 n_write=332 bw_util=0.1192
n_activity=4319 dram_eff=0.3223
bk0: 0a 11677i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11679i bk4: 20a 11478i bk5: 24a 11338i bk6: 64a 10875i bk7: 64a 10864i bk8: 64a 10871i bk9: 64a 10876i bk10: 32a 11376i bk11: 32a 11430i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.177272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 93, Miss_rate = 0.979, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 93, Miss = 91, Miss_rate = 0.978, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.61
	minimum = 6
	maximum = 127
Network latency average = 9.80925
	minimum = 6
	maximum = 92
Slowest packet = 118
Flit latency average = 8.3799
	minimum = 6
	maximum = 88
Slowest flit = 417
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Accepted packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Injected flit rate average = 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.231039 (at node 1)
Accepted flit rate average= 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.0698542 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.61 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Network latency average = 9.80925 (1 samples)
	minimum = 6 (1 samples)
	maximum = 92 (1 samples)
Flit latency average = 8.3799 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Accepted packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Injected flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.231039 (1 samples)
Accepted flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0698542 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 346240 (inst/sec)
gpgpu_simulation_rate = 4423 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: cycles simulated: 9347  inst.: 742240 (ipc=99.5) sim_rate=247413 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 25 10:55:18 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,0,0) tid=(15,9,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,2,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 11347  inst.: 939808 (ipc=98.9) sim_rate=234952 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 25 10:55:19 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(15,6,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,3,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 13347  inst.: 1114348 (ipc=93.7) sim_rate=222869 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 25 10:55:20 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,1,0) tid=(3,14,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,2,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 15347  inst.: 1288496 (ipc=91.7) sim_rate=214749 (inst/sec) elapsed = 0:0:00:06 / Wed Jul 25 10:55:21 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(11,10,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,2,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 17347  inst.: 1468368 (ipc=91.3) sim_rate=209766 (inst/sec) elapsed = 0:0:00:07 / Wed Jul 25 10:55:22 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,1,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 18847  inst.: 1602008 (ipc=91.0) sim_rate=200251 (inst/sec) elapsed = 0:0:00:08 / Wed Jul 25 10:55:23 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 20847  inst.: 1775156 (ipc=90.2) sim_rate=197239 (inst/sec) elapsed = 0:0:00:09 / Wed Jul 25 10:55:24 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,2,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 22347  inst.: 1897020 (ipc=89.2) sim_rate=189702 (inst/sec) elapsed = 0:0:00:10 / Wed Jul 25 10:55:25 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,3,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 24347  inst.: 2072552 (ipc=89.0) sim_rate=188413 (inst/sec) elapsed = 0:0:00:11 / Wed Jul 25 10:55:26 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 26347  inst.: 2245588 (ipc=88.7) sim_rate=187132 (inst/sec) elapsed = 0:0:00:12 / Wed Jul 25 10:55:27 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,3,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 28347  inst.: 2418600 (ipc=88.5) sim_rate=186046 (inst/sec) elapsed = 0:0:00:13 / Wed Jul 25 10:55:28 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,1,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 29847  inst.: 2557948 (ipc=88.8) sim_rate=182710 (inst/sec) elapsed = 0:0:00:14 / Wed Jul 25 10:55:29 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 31847  inst.: 2722740 (ipc=88.3) sim_rate=181516 (inst/sec) elapsed = 0:0:00:15 / Wed Jul 25 10:55:30 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 32847  inst.: 2818312 (ipc=88.6) sim_rate=176144 (inst/sec) elapsed = 0:0:00:16 / Wed Jul 25 10:55:31 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 34347  inst.: 2946696 (ipc=88.4) sim_rate=173335 (inst/sec) elapsed = 0:0:00:17 / Wed Jul 25 10:55:32 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(7,9,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,2,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 36347  inst.: 3112800 (ipc=88.0) sim_rate=172933 (inst/sec) elapsed = 0:0:00:18 / Wed Jul 25 10:55:33 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,1,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 37847  inst.: 3249120 (ipc=88.2) sim_rate=171006 (inst/sec) elapsed = 0:0:00:19 / Wed Jul 25 10:55:34 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 39847  inst.: 3425748 (ipc=88.2) sim_rate=171287 (inst/sec) elapsed = 0:0:00:20 / Wed Jul 25 10:55:35 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,1,0) tid=(7,9,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 41847  inst.: 3590696 (ipc=87.8) sim_rate=170985 (inst/sec) elapsed = 0:0:00:21 / Wed Jul 25 10:55:36 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 43347  inst.: 3717224 (ipc=87.7) sim_rate=168964 (inst/sec) elapsed = 0:0:00:22 / Wed Jul 25 10:55:37 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,2,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 45347  inst.: 3887092 (ipc=87.5) sim_rate=169004 (inst/sec) elapsed = 0:0:00:23 / Wed Jul 25 10:55:38 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,2,0) tid=(15,4,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,3,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 47347  inst.: 4060092 (ipc=87.5) sim_rate=169170 (inst/sec) elapsed = 0:0:00:24 / Wed Jul 25 10:55:39 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,3,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 49347  inst.: 4244364 (ipc=87.7) sim_rate=169774 (inst/sec) elapsed = 0:0:00:25 / Wed Jul 25 10:55:40 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,2,0) tid=(11,4,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,2,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 51347  inst.: 4405448 (ipc=87.4) sim_rate=169440 (inst/sec) elapsed = 0:0:00:26 / Wed Jul 25 10:55:41 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,1,0) tid=(11,2,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 53347  inst.: 4578204 (ipc=87.3) sim_rate=169563 (inst/sec) elapsed = 0:0:00:27 / Wed Jul 25 10:55:42 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,2,0) tid=(15,8,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 55347  inst.: 4751016 (ipc=87.3) sim_rate=169679 (inst/sec) elapsed = 0:0:00:28 / Wed Jul 25 10:55:43 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,2,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 57347  inst.: 4924140 (ipc=87.3) sim_rate=169797 (inst/sec) elapsed = 0:0:00:29 / Wed Jul 25 10:55:44 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,2,0) tid=(15,10,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 58847  inst.: 5055904 (ipc=87.3) sim_rate=168530 (inst/sec) elapsed = 0:0:00:30 / Wed Jul 25 10:55:45 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,2,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 60847  inst.: 5224848 (ipc=87.2) sim_rate=168543 (inst/sec) elapsed = 0:0:00:31 / Wed Jul 25 10:55:46 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,0,0) tid=(11,8,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,1,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 62847  inst.: 5392976 (ipc=87.0) sim_rate=168530 (inst/sec) elapsed = 0:0:00:32 / Wed Jul 25 10:55:47 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(0,0,0) tid=(11,6,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 64847  inst.: 5577140 (ipc=87.2) sim_rate=169004 (inst/sec) elapsed = 0:0:00:33 / Wed Jul 25 10:55:48 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 66347  inst.: 5700964 (ipc=87.1) sim_rate=167675 (inst/sec) elapsed = 0:0:00:34 / Wed Jul 25 10:55:49 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,1,0) tid=(15,12,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 68347  inst.: 5874296 (ipc=87.1) sim_rate=167837 (inst/sec) elapsed = 0:0:00:35 / Wed Jul 25 10:55:50 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 70347  inst.: 6046624 (ipc=87.1) sim_rate=167961 (inst/sec) elapsed = 0:0:00:36 / Wed Jul 25 10:55:51 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,2,0) tid=(1,11,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,3,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 72347  inst.: 6219168 (ipc=87.0) sim_rate=168085 (inst/sec) elapsed = 0:0:00:37 / Wed Jul 25 10:55:52 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,3,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 73847  inst.: 6354452 (ipc=87.1) sim_rate=167222 (inst/sec) elapsed = 0:0:00:38 / Wed Jul 25 10:55:53 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 75847  inst.: 6529860 (ipc=87.1) sim_rate=167432 (inst/sec) elapsed = 0:0:00:39 / Wed Jul 25 10:55:54 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 77847  inst.: 6702192 (ipc=87.1) sim_rate=167554 (inst/sec) elapsed = 0:0:00:40 / Wed Jul 25 10:55:55 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 79847  inst.: 6873440 (ipc=87.1) sim_rate=167644 (inst/sec) elapsed = 0:0:00:41 / Wed Jul 25 10:55:56 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,0,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 81847  inst.: 7048040 (ipc=87.1) sim_rate=167810 (inst/sec) elapsed = 0:0:00:42 / Wed Jul 25 10:55:57 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,3,0) tid=(7,13,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,0,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 83847  inst.: 7225888 (ipc=87.1) sim_rate=168043 (inst/sec) elapsed = 0:0:00:43 / Wed Jul 25 10:55:58 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,0,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 85847  inst.: 7394964 (ipc=87.0) sim_rate=168067 (inst/sec) elapsed = 0:0:00:44 / Wed Jul 25 10:55:59 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 87347  inst.: 7532480 (ipc=87.1) sim_rate=167388 (inst/sec) elapsed = 0:0:00:45 / Wed Jul 25 10:56:00 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,3,0) tid=(7,9,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,0,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 89347  inst.: 7695376 (ipc=87.0) sim_rate=167290 (inst/sec) elapsed = 0:0:00:46 / Wed Jul 25 10:56:01 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,3,0) tid=(15,14,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,0,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 91347  inst.: 7873764 (ipc=87.0) sim_rate=167526 (inst/sec) elapsed = 0:0:00:47 / Wed Jul 25 10:56:02 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,1,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 93347  inst.: 8033872 (ipc=86.9) sim_rate=167372 (inst/sec) elapsed = 0:0:00:48 / Wed Jul 25 10:56:03 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,0,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 95347  inst.: 8206844 (ipc=86.9) sim_rate=167486 (inst/sec) elapsed = 0:0:00:49 / Wed Jul 25 10:56:04 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,2,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 96847  inst.: 8341392 (ipc=86.9) sim_rate=166827 (inst/sec) elapsed = 0:0:00:50 / Wed Jul 25 10:56:05 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,3,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 98847  inst.: 8497084 (ipc=86.7) sim_rate=166609 (inst/sec) elapsed = 0:0:00:51 / Wed Jul 25 10:56:06 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,2,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 100847  inst.: 8667888 (ipc=86.7) sim_rate=166690 (inst/sec) elapsed = 0:0:00:52 / Wed Jul 25 10:56:07 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,2,0) tid=(11,6,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,3,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 102847  inst.: 8852736 (ipc=86.8) sim_rate=167032 (inst/sec) elapsed = 0:0:00:53 / Wed Jul 25 10:56:08 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,3,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 104847  inst.: 9012780 (ipc=86.7) sim_rate=166903 (inst/sec) elapsed = 0:0:00:54 / Wed Jul 25 10:56:09 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(2,2,0) tid=(15,14,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,3,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 106847  inst.: 9190584 (ipc=86.7) sim_rate=167101 (inst/sec) elapsed = 0:0:00:55 / Wed Jul 25 10:56:10 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 108347  inst.: 9328932 (ipc=86.8) sim_rate=166588 (inst/sec) elapsed = 0:0:00:56 / Wed Jul 25 10:56:11 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,0,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 110347  inst.: 9489028 (ipc=86.7) sim_rate=166474 (inst/sec) elapsed = 0:0:00:57 / Wed Jul 25 10:56:12 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,1,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 112347  inst.: 9667904 (ipc=86.7) sim_rate=166688 (inst/sec) elapsed = 0:0:00:58 / Wed Jul 25 10:56:13 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(0,3,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 113847  inst.: 9790780 (ipc=86.7) sim_rate=165945 (inst/sec) elapsed = 0:0:00:59 / Wed Jul 25 10:56:14 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,1,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 115847  inst.: 9962936 (ipc=86.6) sim_rate=166048 (inst/sec) elapsed = 0:0:01:00 / Wed Jul 25 10:56:15 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 117847  inst.: 10135804 (ipc=86.6) sim_rate=166160 (inst/sec) elapsed = 0:0:01:01 / Wed Jul 25 10:56:16 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(2,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,3,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 119347  inst.: 10269488 (ipc=86.7) sim_rate=165636 (inst/sec) elapsed = 0:0:01:02 / Wed Jul 25 10:56:17 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,2,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 121347  inst.: 10432696 (ipc=86.6) sim_rate=165598 (inst/sec) elapsed = 0:0:01:03 / Wed Jul 25 10:56:18 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(2,1,0) tid=(3,8,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(2,1,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 123347  inst.: 10605052 (ipc=86.6) sim_rate=165703 (inst/sec) elapsed = 0:0:01:04 / Wed Jul 25 10:56:19 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,2,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 125347  inst.: 10779108 (ipc=86.6) sim_rate=165832 (inst/sec) elapsed = 0:0:01:05 / Wed Jul 25 10:56:20 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,3,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 127347  inst.: 10944300 (ipc=86.5) sim_rate=165822 (inst/sec) elapsed = 0:0:01:06 / Wed Jul 25 10:56:21 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(2,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 128847  inst.: 11083364 (ipc=86.6) sim_rate=165423 (inst/sec) elapsed = 0:0:01:07 / Wed Jul 25 10:56:22 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 130847  inst.: 11256644 (ipc=86.6) sim_rate=165538 (inst/sec) elapsed = 0:0:01:08 / Wed Jul 25 10:56:23 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 132847  inst.: 11423824 (ipc=86.5) sim_rate=165562 (inst/sec) elapsed = 0:0:01:09 / Wed Jul 25 10:56:24 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 134347  inst.: 11547100 (ipc=86.5) sim_rate=164958 (inst/sec) elapsed = 0:0:01:10 / Wed Jul 25 10:56:25 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 136347  inst.: 11719364 (ipc=86.5) sim_rate=165061 (inst/sec) elapsed = 0:0:01:11 / Wed Jul 25 10:56:26 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,0,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 138347  inst.: 11892284 (ipc=86.5) sim_rate=165170 (inst/sec) elapsed = 0:0:01:12 / Wed Jul 25 10:56:27 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,3,0) tid=(15,12,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 140347  inst.: 12066272 (ipc=86.5) sim_rate=165291 (inst/sec) elapsed = 0:0:01:13 / Wed Jul 25 10:56:28 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,1,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 142347  inst.: 12237064 (ipc=86.5) sim_rate=165365 (inst/sec) elapsed = 0:0:01:14 / Wed Jul 25 10:56:29 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,2,0) tid=(11,13,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,2,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 144347  inst.: 12408188 (ipc=86.5) sim_rate=165442 (inst/sec) elapsed = 0:0:01:15 / Wed Jul 25 10:56:30 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,0,0) tid=(15,15,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 146347  inst.: 12586520 (ipc=86.5) sim_rate=165612 (inst/sec) elapsed = 0:0:01:16 / Wed Jul 25 10:56:31 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,2,0) tid=(11,2,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 148347  inst.: 12755956 (ipc=86.5) sim_rate=165661 (inst/sec) elapsed = 0:0:01:17 / Wed Jul 25 10:56:32 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(2,1,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 150347  inst.: 12931684 (ipc=86.5) sim_rate=165790 (inst/sec) elapsed = 0:0:01:18 / Wed Jul 25 10:56:33 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,3,0) tid=(3,15,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,0,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 151847  inst.: 13070600 (ipc=86.6) sim_rate=165450 (inst/sec) elapsed = 0:0:01:19 / Wed Jul 25 10:56:34 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,2,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 153847  inst.: 13244068 (ipc=86.6) sim_rate=165550 (inst/sec) elapsed = 0:0:01:20 / Wed Jul 25 10:56:35 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1,2,0) tid=(11,11,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,0,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 155847  inst.: 13415536 (ipc=86.6) sim_rate=165623 (inst/sec) elapsed = 0:0:01:21 / Wed Jul 25 10:56:36 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 157847  inst.: 13587788 (ipc=86.5) sim_rate=165704 (inst/sec) elapsed = 0:0:01:22 / Wed Jul 25 10:56:37 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,3,0) tid=(7,13,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,3,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 159847  inst.: 13762264 (ipc=86.6) sim_rate=165810 (inst/sec) elapsed = 0:0:01:23 / Wed Jul 25 10:56:38 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 161847  inst.: 13935804 (ipc=86.6) sim_rate=165902 (inst/sec) elapsed = 0:0:01:24 / Wed Jul 25 10:56:39 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(2,0,0) tid=(3,14,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(0,2,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 163847  inst.: 14105868 (ipc=86.5) sim_rate=165951 (inst/sec) elapsed = 0:0:01:25 / Wed Jul 25 10:56:40 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,0,0) tid=(15,9,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,2,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 165847  inst.: 14279200 (ipc=86.5) sim_rate=166037 (inst/sec) elapsed = 0:0:01:26 / Wed Jul 25 10:56:41 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(2,0,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 167847  inst.: 14453184 (ipc=86.5) sim_rate=166128 (inst/sec) elapsed = 0:0:01:27 / Wed Jul 25 10:56:42 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 169847  inst.: 14617208 (ipc=86.5) sim_rate=166104 (inst/sec) elapsed = 0:0:01:28 / Wed Jul 25 10:56:43 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,2,0) tid=(11,11,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 171847  inst.: 14791884 (ipc=86.5) sim_rate=166200 (inst/sec) elapsed = 0:0:01:29 / Wed Jul 25 10:56:44 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,3,0) tid=(11,13,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(2,0,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 173847  inst.: 14956456 (ipc=86.4) sim_rate=166182 (inst/sec) elapsed = 0:0:01:30 / Wed Jul 25 10:56:45 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 175347  inst.: 15086780 (ipc=86.5) sim_rate=165788 (inst/sec) elapsed = 0:0:01:31 / Wed Jul 25 10:56:46 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,2,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (168338,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (168366,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (168375,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (168414,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (168469,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (168487,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (168497,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 177347  inst.: 15249024 (ipc=86.4) sim_rate=165750 (inst/sec) elapsed = 0:0:01:32 / Wed Jul 25 10:56:47 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (168506,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (168519,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (168526,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (168578,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (168584,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (168584,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (168618,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (168618,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(3,3,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (179155,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 4.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 179156
gpu_sim_insn = 14559616
gpu_ipc =      81.2678
gpu_tot_sim_cycle = 188003
gpu_tot_sim_insn = 15252096
gpu_tot_ipc =      81.1269
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11724
gpu_stall_icnt2sh    = 33418
gpu_total_sim_rate=165783

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 338147
	L1I_total_cache_misses = 795
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20016, Miss = 8802, Miss_rate = 0.440, Pending_hits = 3497, Reservation_fails = 853
	L1D_cache_core[1]: Access = 26579, Miss = 12967, Miss_rate = 0.488, Pending_hits = 5035, Reservation_fails = 28278
	L1D_cache_core[2]: Access = 26571, Miss = 12972, Miss_rate = 0.488, Pending_hits = 5025, Reservation_fails = 23239
	L1D_cache_core[3]: Access = 25927, Miss = 12760, Miss_rate = 0.492, Pending_hits = 5033, Reservation_fails = 30783
	L1D_cache_core[4]: Access = 45291, Miss = 21625, Miss_rate = 0.477, Pending_hits = 5126, Reservation_fails = 108143
	L1D_cache_core[5]: Access = 25267, Miss = 12550, Miss_rate = 0.497, Pending_hits = 5023, Reservation_fails = 26506
	L1D_cache_core[6]: Access = 25275, Miss = 12553, Miss_rate = 0.497, Pending_hits = 5029, Reservation_fails = 32199
	L1D_cache_core[7]: Access = 20016, Miss = 8815, Miss_rate = 0.440, Pending_hits = 3499, Reservation_fails = 746
	L1D_cache_core[8]: Access = 25275, Miss = 12540, Miss_rate = 0.496, Pending_hits = 5031, Reservation_fails = 28676
	L1D_cache_core[9]: Access = 25267, Miss = 12590, Miss_rate = 0.498, Pending_hits = 5014, Reservation_fails = 25792
	L1D_cache_core[10]: Access = 25275, Miss = 12596, Miss_rate = 0.498, Pending_hits = 5020, Reservation_fails = 31312
	L1D_cache_core[11]: Access = 20016, Miss = 8808, Miss_rate = 0.440, Pending_hits = 3500, Reservation_fails = 489
	L1D_cache_core[12]: Access = 25275, Miss = 12533, Miss_rate = 0.496, Pending_hits = 5030, Reservation_fails = 28755
	L1D_cache_core[13]: Access = 25267, Miss = 12597, Miss_rate = 0.499, Pending_hits = 5016, Reservation_fails = 24292
	L1D_cache_core[14]: Access = 25275, Miss = 12546, Miss_rate = 0.496, Pending_hits = 5028, Reservation_fails = 31834
	L1D_total_cache_accesses = 386592
	L1D_total_cache_misses = 187254
	L1D_total_cache_miss_rate = 0.4844
	L1D_total_cache_pending_hits = 70906
	L1D_total_cache_reservation_fails = 421897
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1176
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16587
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 178538
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 920
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243359
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 337352
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4547, 4547, 4547, 4547, 4547, 4547, 4547, 4547, 
gpgpu_n_tot_thrd_icount = 19456512
gpgpu_n_tot_w_icount = 608016
gpgpu_n_stall_shd_mem = 614361
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16583
gpgpu_n_mem_write_global = 171000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3235200
gpgpu_n_store_insn = 1632000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 614361
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:819138	W0_Idle:52902	W0_Scoreboard:3644918	W1:0	W2:0	W3:0	W4:144832	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:463184
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 132664 {8:16583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12504000 {40:80000,72:48000,136:43000,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2255288 {136:16583,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1368000 {8:171000,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 873 
averagemflatency = 190 
max_icnt2mem_latency = 478 
max_icnt2sh_latency = 188002 
mrq_lat_table:2746 	567 	136 	321 	177 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	178927 	8558 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13714 	31934 	70655 	70925 	446 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6603 	9466 	492 	36 	1 	0 	0 	0 	228 	746 	6106 	16795 	33339 	66537 	47249 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	358 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[1]:         1         2         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[2]:         2         1         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[3]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[4]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1250      1064      1391      1418      3450      4507     25472     28100    107728    109804      2651      2638         0         0      1247      1268 
dram[1]:      1015       683      1334      1384      3638      4672     25831     28178    108083    110800      2669      2641         0         0      1241      1266 
dram[2]:       741      1246      1388      1681      3816      2987     26359     28465    108428    111159      2676      2650         0         0      1240      1385 
dram[3]:      1622      1307      1382      1366      4066      3009     26698     28842    108853    111603      2666      2647         0         0      1288      1319 
dram[4]:      1121      1306      1431      1372      4219      2979     27312     29012    109085    112000      2635      2653         0         0      1284      1257 
dram[5]:      1294      1272      1335      1601      4360      3260     27759     30316    109437    112353      2634      2654         0         0      1279      1254 
average row accesses per activate:
dram[0]: 33.000000 16.500000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 28.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[1]: 16.500000 17.000000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[2]: 17.000000 16.500000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[3]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[4]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
average row locality = 3984/127 = 31.370079
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        33        32        32        42        42        64        64        56        54        18        16         0         0         6         6 
dram[1]:        33        34        32        32        42        42        64        64        56        54        16        16         0         0         6         6 
dram[2]:        34        33        32        32        42        44        64        64        56        54        16        16         0         0         6         6 
dram[3]:        34        32        32        32        42        44        64        64        54        54        16        16         0         0         6         6 
dram[4]:        34        32        32        32        42        44        64        64        54        54        16        16         0 
GPGPU-Sim PTX: cudaLaunch for 0x0x404360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
        0         6         8 
dram[5]:        32        32        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
total reads: 2984
min_bank_accesses = 0!
chip skew: 499/496 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      15657     16289      1199      1385      1314      1221      1162      1147       983       990       184       195    none      none      321071    349189
dram[1]:      23476     22355      1134      1161      1358      1141      1159      1201      1012       941       172       197    none      none      328558    362912
dram[2]:      19978     25131      1361      1329      1133      1357      1191      1180       982       937       165       182    none      none      315538    334671
dram[3]:      19103     20711      1097      1078      1069      1134      1177      1201       913       925       174       194    none      none      342181    346618
dram[4]:      23516     22185      1119      1407      1284      1178      1154      1198       938       933       202       182    none      none      292853    282022
dram[5]:      19598     22589      1330      1090      1243      1145      1121      1143       955       917       178       189    none      none      276638    235331
maximum mf latency per bank:
dram[0]:        518       411       534       531       546       439       349       366       345       379       378       392         0         0       470       516
dram[1]:        429       537       484       628       466       350       369       410       370       344       382       407         0         0       405       512
dram[2]:        402       737       495       873       456       569       386       344       369       370       326       364         0         0       392       714
dram[3]:        473       351       641       419       486       351       371       362       356       340       396       377         0         0       588       511
dram[4]:        359       513       466       538       409       429       370       379       352       342       427       324         0         0       418       597
dram[5]:        546       560       566       589       459       347       406       388       367       356       301       371         0         0       600       511

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248162 n_nop=246804 n_act=22 n_pre=8 n_req=664 n_rd=996 n_write=332 bw_util=0.0107
n_activity=8924 dram_eff=0.2976
bk0: 66a 247991i bk1: 66a 247987i bk2: 64a 248020i bk3: 64a 248024i bk4: 84a 247726i bk5: 84a 247738i bk6: 128a 247190i bk7: 128a 247155i bk8: 112a 247229i bk9: 108a 247280i bk10: 36a 247851i bk11: 32a 247788i bk12: 0a 248158i bk13: 0a 248160i bk14: 12a 248119i bk15: 12a 248099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00884503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248162 n_nop=246806 n_act=22 n_pre=8 n_req=663 n_rd=994 n_write=332 bw_util=0.01069
n_activity=9151 dram_eff=0.2898
bk0: 66a 247993i bk1: 68a 247987i bk2: 64a 248025i bk3: 64a 248024i bk4: 84a 247764i bk5: 84a 247738i bk6: 128a 247255i bk7: 128a 247159i bk8: 112a 247241i bk9: 108a 247234i bk10: 32a 247864i bk11: 32a 247807i bk12: 0a 248155i bk13: 0a 248159i bk14: 12a 248118i bk15: 12a 248114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00801493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248162 n_nop=246798 n_act=22 n_pre=8 n_req=667 n_rd=998 n_write=336 bw_util=0.01075
n_activity=9086 dram_eff=0.2936
bk0: 68a 247983i bk1: 66a 247986i bk2: 64a 248017i bk3: 64a 248014i bk4: 84a 247750i bk5: 88a 247719i bk6: 128a 247228i bk7: 128a 247193i bk8: 112a 247250i bk9: 108a 247259i bk10: 32a 247877i bk11: 32a 247847i bk12: 0a 248160i bk13: 0a 248162i bk14: 12a 248122i bk15: 12a 248124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00813179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248162 n_nop=246806 n_act=21 n_pre=7 n_req=664 n_rd=992 n_write=336 bw_util=0.0107
n_activity=8960 dram_eff=0.2964
bk0: 68a 247985i bk1: 64a 248008i bk2: 64a 248012i bk3: 64a 248019i bk4: 84a 247797i bk5: 88a 247696i bk6: 128a 247198i bk7: 128a 247145i bk8: 108a 247251i bk9: 108a 247232i bk10: 32a 247873i bk11: 32a 247911i bk12: 0a 248161i bk13: 0a 248163i bk14: 12a 248121i bk15: 12a 248112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00955021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248162 n_nop=246806 n_act=21 n_pre=7 n_req=664 n_rd=996 n_write=332 bw_util=0.0107
n_activity=9095 dram_eff=0.292
bk0: 68a 247988i bk1: 64a 247999i bk2: 64a 248021i bk3: 64a 248024i bk4: 84a 247768i bk5: 88a 247685i bk6: 128a 247238i bk7: 128a 247221i bk8: 108a 247229i bk9: 108a 247157i bk10: 32a 247894i bk11: 32a 247847i bk12: 0a 248162i bk13: 0a 248164i bk14: 12a 248124i bk15: 16a 248109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0112749
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248162 n_nop=246812 n_act=20 n_pre=6 n_req=662 n_rd=992 n_write=332 bw_util=0.01067
n_activity=8992 dram_eff=0.2945
bk0: 64a 248014i bk1: 64a 248011i bk2: 64a 248009i bk3: 64a 248013i bk4: 84a 247810i bk5: 88a 247670i bk6: 128a 247207i bk7: 128a 247194i bk8: 108a 247242i bk9: 108a 247245i bk10: 32a 247858i bk11: 32a 247914i bk12: 0a 248160i bk13: 0a 248162i bk14: 12a 248125i bk15: 16a 248100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00858713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15487, Miss = 251, Miss_rate = 0.016, Pending_hits = 256, Reservation_fails = 1250
L2_cache_bank[1]: Access = 14517, Miss = 247, Miss_rate = 0.017, Pending_hits = 240, Reservation_fails = 1544
L2_cache_bank[2]: Access = 16504, Miss = 249, Miss_rate = 0.015, Pending_hits = 245, Reservation_fails = 1325
L2_cache_bank[3]: Access = 16003, Miss = 248, Miss_rate = 0.015, Pending_hits = 244, Reservation_fails = 1434
L2_cache_bank[4]: Access = 15993, Miss = 250, Miss_rate = 0.016, Pending_hits = 255, Reservation_fails = 1340
L2_cache_bank[5]: Access = 16478, Miss = 249, Miss_rate = 0.015, Pending_hits = 246, Reservation_fails = 1510
L2_cache_bank[6]: Access = 15965, Miss = 248, Miss_rate = 0.016, Pending_hits = 244, Reservation_fails = 941
L2_cache_bank[7]: Access = 15930, Miss = 248, Miss_rate = 0.016, Pending_hits = 243, Reservation_fails = 1259
L2_cache_bank[8]: Access = 14418, Miss = 248, Miss_rate = 0.017, Pending_hits = 227, Reservation_fails = 1038
L2_cache_bank[9]: Access = 16987, Miss = 250, Miss_rate = 0.015, Pending_hits = 244, Reservation_fails = 1343
L2_cache_bank[10]: Access = 12910, Miss = 246, Miss_rate = 0.019, Pending_hits = 234, Reservation_fails = 1188
L2_cache_bank[11]: Access = 16487, Miss = 250, Miss_rate = 0.015, Pending_hits = 243, Reservation_fails = 1098
L2_total_cache_accesses = 187679
L2_total_cache_misses = 2984
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 2921
L2_total_cache_reservation_fails = 15270
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14972
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 298
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=254365
icnt_total_pkts_simt_to_mem=535679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4272
	minimum = 6
	maximum = 99
Network latency average = 12.2569
	minimum = 6
	maximum = 78
Slowest packet = 2230
Flit latency average = 12.3187
	minimum = 6
	maximum = 75
Slowest flit = 23956
Fragmentation average = 0.000337684
	minimum = 0
	maximum = 45
Injected packet rate average = 0.0771374
	minimum = 0.0492476 (at node 0)
	maximum = 0.120917 (at node 4)
Accepted packet rate average = 0.0771374
	minimum = 0.0492476 (at node 0)
	maximum = 0.120917 (at node 4)
Injected flit rate average = 0.161946
	minimum = 0.0939014 (at node 0)
	maximum = 0.310696 (at node 4)
Accepted flit rate average= 0.161946
	minimum = 0.0676115 (at node 0)
	maximum = 0.275709 (at node 24)
Injected packet length average = 2.09945
Accepted packet length average = 2.09945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0186 (2 samples)
	minimum = 6 (2 samples)
	maximum = 113 (2 samples)
Network latency average = 11.0331 (2 samples)
	minimum = 6 (2 samples)
	maximum = 85 (2 samples)
Flit latency average = 10.3493 (2 samples)
	minimum = 6 (2 samples)
	maximum = 81.5 (2 samples)
Fragmentation average = 0.000168842 (2 samples)
	minimum = 0 (2 samples)
	maximum = 22.5 (2 samples)
Injected packet rate average = 0.0432323 (2 samples)
	minimum = 0.0246238 (2 samples)
	maximum = 0.0855517 (2 samples)
Accepted packet rate average = 0.0432323 (2 samples)
	minimum = 0.0246238 (2 samples)
	maximum = 0.0855517 (2 samples)
Injected flit rate average = 0.0949513 (2 samples)
	minimum = 0.0469507 (2 samples)
	maximum = 0.270867 (2 samples)
Accepted flit rate average = 0.0949513 (2 samples)
	minimum = 0.0338057 (2 samples)
	maximum = 0.172782 (2 samples)
Injected packet size average = 2.1963 (2 samples)
Accepted packet size average = 2.1963 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 165783 (inst/sec)
gpgpu_simulation_rate = 2043 (cycle/sec)
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,188003)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,188003)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 189003  inst.: 15354708 (ipc=102.6) sim_rate=165104 (inst/sec) elapsed = 0:0:01:33 / Wed Jul 25 10:56:48 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1608,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1612,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1681,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1710,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1712,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1723,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1727,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1738,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1738,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1751,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1754,188003), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1821,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1837,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1847,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1860,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1864,188003), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 4.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1865
gpu_sim_insn = 127616
gpu_ipc =      68.4268
gpu_tot_sim_cycle = 189868
gpu_tot_sim_insn = 15379712
gpu_tot_ipc =      81.0021
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11987
gpu_stall_icnt2sh    = 36403
gpu_total_sim_rate=165373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 340835
	L1I_total_cache_misses = 1179
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20070, Miss = 8826, Miss_rate = 0.440, Pending_hits = 3504, Reservation_fails = 853
	L1D_cache_core[1]: Access = 26619, Miss = 12984, Miss_rate = 0.488, Pending_hits = 5042, Reservation_fails = 28278
	L1D_cache_core[2]: Access = 26625, Miss = 12996, Miss_rate = 0.488, Pending_hits = 5032, Reservation_fails = 23280
	L1D_cache_core[3]: Access = 25981, Miss = 12784, Miss_rate = 0.492, Pending_hits = 5040, Reservation_fails = 30814
	L1D_cache_core[4]: Access = 45345, Miss = 21649, Miss_rate = 0.477, Pending_hits = 5133, Reservation_fails = 108177
	L1D_cache_core[5]: Access = 25361, Miss = 12591, Miss_rate = 0.496, Pending_hits = 5037, Reservation_fails = 26767
	L1D_cache_core[6]: Access = 25329, Miss = 12577, Miss_rate = 0.497, Pending_hits = 5036, Reservation_fails = 32220
	L1D_cache_core[7]: Access = 20070, Miss = 8839, Miss_rate = 0.440, Pending_hits = 3506, Reservation_fails = 771
	L1D_cache_core[8]: Access = 25315, Miss = 12557, Miss_rate = 0.496, Pending_hits = 5038, Reservation_fails = 28676
	L1D_cache_core[9]: Access = 25321, Miss = 12614, Miss_rate = 0.498, Pending_hits = 5021, Reservation_fails = 25823
	L1D_cache_core[10]: Access = 25329, Miss = 12620, Miss_rate = 0.498, Pending_hits = 5027, Reservation_fails = 31357
	L1D_cache_core[11]: Access = 20070, Miss = 8832, Miss_rate = 0.440, Pending_hits = 3507, Reservation_fails = 527
	L1D_cache_core[12]: Access = 25315, Miss = 12550, Miss_rate = 0.496, Pending_hits = 5037, Reservation_fails = 28755
	L1D_cache_core[13]: Access = 25321, Miss = 12621, Miss_rate = 0.498, Pending_hits = 5023, Reservation_fails = 24315
	L1D_cache_core[14]: Access = 25329, Miss = 12570, Miss_rate = 0.496, Pending_hits = 5035, Reservation_fails = 31873
	L1D_total_cache_accesses = 387400
	L1D_total_cache_misses = 187610
	L1D_total_cache_miss_rate = 0.4843
	L1D_total_cache_pending_hits = 71018
	L1D_total_cache_reservation_fails = 422486
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 1688
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.1517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 178786
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1432
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 339656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1179
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4582, 4582, 4582, 4582, 4582, 4582, 4582, 4582, 
gpgpu_n_tot_thrd_icount = 19599872
gpgpu_n_tot_w_icount = 612496
gpgpu_n_stall_shd_mem = 615374
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16939
gpgpu_n_mem_write_global = 171340
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3241600
gpgpu_n_store_insn = 1635200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 615374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:819965	W0_Idle:84380	W0_Scoreboard:3660621	W1:0	W2:0	W3:0	W4:145280	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:467216
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 135512 {8:16939,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12528736 {40:80160,72:48096,136:43084,}
traffic_breakdown_coretomem[INST_ACC_R] = 1008 {8:126,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2303704 {136:16939,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1370720 {8:171340,}
traffic_breakdown_memtocore[INST_ACC_R] = 17136 {136:126,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 873 
averagemflatency = 190 
max_icnt2mem_latency = 478 
max_icnt2sh_latency = 189867 
mrq_lat_table:2798 	577 	147 	332 	198 	36 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	179274 	8888 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13874 	32194 	70892 	71009 	446 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6607 	9680 	613 	53 	1 	0 	0 	0 	228 	746 	6106 	16795 	33339 	66537 	47589 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	359 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32         1         0         0        20        20        64        64        64        64         0         0         0         0         6         6 
dram[1]:         1         2         0         0        20        20        64        64        64        64         0         0         0         0         6         6 
dram[2]:         2         1         0         0        20        24        64        64        64        64         0         0         0         0         6         6 
dram[3]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         6         6 
dram[4]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         6         8 
dram[5]:         0        32         0         0        20        24        64        64        64        64         0         0         0         0         6         8 
maximum service time to same row:
dram[0]:      1250      1064      1391      1418      3450      4507     25472     28100    107728    109804      2651      2638         0         0      1247      1268 
dram[1]:      1015       683      1334      1384      3638      4672     25831     28178    108083    110800      2669      2641         0         0      1241      1266 
dram[2]:       741      1246      1388      1681      3816      2987     26359     28465    108428    111159      2676      2650         0         0      1240      1385 
dram[3]:      1622      1307      1382      1366      4066      3009     26698     28842    108853    111603      2666      2647         0         0      1288      1319 
dram[4]:      1121      1306      1431      1372      4219      2979     27312     29012    109085    112000      2635      2653         0         0      1284      1257 
dram[5]:      1294      1272      1335      1601      4360      3260     27759     30316    109437    112353      2634      2654         0         0      1279      1254 
average row accesses per activate:
dram[0]: 17.500000 16.500000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 28.000000 24.000000      -nan      -nan  7.000000  7.000000 
dram[1]: 16.500000 17.000000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  7.000000  8.000000 
dram[2]: 17.000000 16.500000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  7.000000  8.500000 
dram[3]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 26.000000 24.000000      -nan      -nan  7.000000  8.000000 
dram[4]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  7.000000  8.500000 
dram[5]: 32.000000 16.500000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  7.000000  8.000000 
average row locality = 4091/141 = 29.014185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        35        33        32        32        42        42        64        64        56        54        18        16         0         0        14        14 
dram[1]:        33        34        32        32        42        42        64        64        56        54        16        16         0         0        14        16 
dram[2]:        34        33        32        32        42        44        64        64        56        54        16        16         0         0        14        17 
dram[3]:        34        32        32        32        42        44        64        64        54        54        16        16         0         0        14        16 
dram[4]:        34        32        32        32        42        44        64        64        54        54        16        16         0         0        14        17 
dram[5]:        32        33        32        32        42        44        64        64        54        54        16        16         0         0        14        16 
total reads: 3091
min_bank_accesses = 0!
chip skew: 518/513 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      14762     16289      1199      1385      1314      1221      1162      1147       983       990       184       195    none      none      138376    150535
dram[1]:      23476     22355      1134      1161      1358      1141      1159      1201      1012       941       172       197    none      none      141745    137392
dram[2]:      19978     25131      1361      1329      1133      1357      1191      1180       982       937       165       182    none      none      136500    119363
dram[3]:      19103     20711      1097      1078      1069      1134      1177      1201       913       925       174       194    none      none      147792    131260
dram[4]:      23516     22185      1119      1407      1284      1178      1154      1198       938       933       202       182    none      none      126825    133697
dram[5]:      19598     21905      1330      1090      1243      1145      1121      1143       955       917       178       189    none      none      119751    118596
maximum mf latency per bank:
dram[0]:        518       411       534       531       546       439       349       366       345       379       378       392         0         0       470       516
dram[1]:        429       537       484       628       466       350       369       410       370       344       382       407         0         0       405       548
dram[2]:        402       737       495       873       456       569       386       344       369       370       326       364         0         0       518       714
dram[3]:        473       351       641       419       486       351       371       362       356       340       396       377         0         0       588       511
dram[4]:        359       513       466       538       409       429       370       379       352       342       427       324         0         0       511       597
dram[5]:        546       560       566       589       459       347       406       388       367       356       301       371         0         0       600       511

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250623 n_nop=249223 n_act=25 n_pre=11 n_req=682 n_rd=1032 n_write=332 bw_util=0.01088
n_activity=9146 dram_eff=0.2983
bk0: 70a 250418i bk1: 66a 250446i bk2: 64a 250479i bk3: 64a 250484i bk4: 84a 250186i bk5: 84a 250199i bk6: 128a 249651i bk7: 128a 249616i bk8: 112a 249690i bk9: 108a 249741i bk10: 36a 250312i bk11: 32a 250250i bk12: 0a 250620i bk13: 0a 250623i bk14: 28a 250517i bk15: 28a 250464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00901753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250623 n_nop=249227 n_act=24 n_pre=10 n_req=681 n_rd=1030 n_write=332 bw_util=0.01087
n_activity=9307 dram_eff=0.2927
bk0: 66a 250452i bk1: 68a 250447i bk2: 64a 250486i bk3: 64a 250485i bk4: 84a 250225i bk5: 84a 250199i bk6: 128a 249716i bk7: 128a 249620i bk8: 112a 249702i bk9: 108a 249695i bk10: 32a 250325i bk11: 32a 250268i bk12: 0a 250617i bk13: 0a 250621i bk14: 28a 250513i bk15: 32a 250464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00813573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250623 n_nop=249217 n_act=24 n_pre=10 n_req=686 n_rd=1036 n_write=336 bw_util=0.01095
n_activity=9233 dram_eff=0.2972
bk0: 68a 250442i bk1: 66a 250446i bk2: 64a 250477i bk3: 64a 250475i bk4: 84a 250211i bk5: 88a 250180i bk6: 128a 249689i bk7: 128a 249654i bk8: 112a 249711i bk9: 108a 249720i bk10: 32a 250338i bk11: 32a 250308i bk12: 0a 250621i bk13: 0a 250625i bk14: 28a 250514i bk15: 34a 250451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0091891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250623 n_nop=249227 n_act=23 n_pre=9 n_req=682 n_rd=1028 n_write=336 bw_util=0.01088
n_activity=9134 dram_eff=0.2987
bk0: 68a 250444i bk1: 64a 250469i bk2: 64a 250473i bk3: 64a 250480i bk4: 84a 250258i bk5: 88a 250157i bk6: 128a 249659i bk7: 128a 249606i bk8: 108a 249712i bk9: 108a 249693i bk10: 32a 250334i bk11: 32a 250372i bk12: 0a 250622i bk13: 0a 250625i bk14: 28a 250516i bk15: 32a 250470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101228
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250623 n_nop=249229 n_act=23 n_pre=9 n_req=681 n_rd=1030 n_write=332 bw_util=0.01087
n_activity=9248 dram_eff=0.2946
bk0: 68a 250446i bk1: 64a 250459i bk2: 64a 250482i bk3: 64a 250485i bk4: 84a 250229i bk5: 88a 250146i bk6: 128a 249699i bk7: 128a 249682i bk8: 108a 249690i bk9: 108a 249618i bk10: 32a 250355i bk11: 32a 250308i bk12: 0a 250623i bk13: 0a 250626i bk14: 28a 250516i bk15: 34a 250460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0116789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250623 n_nop=249233 n_act=23 n_pre=9 n_req=679 n_rd=1026 n_write=332 bw_util=0.01084
n_activity=9173 dram_eff=0.2961
bk0: 64a 250473i bk1: 66a 250443i bk2: 64a 250468i bk3: 64a 250473i bk4: 84a 250270i bk5: 88a 250131i bk6: 128a 249668i bk7: 128a 249655i bk8: 108a 249703i bk9: 108a 249706i bk10: 32a 250319i bk11: 32a 250375i bk12: 0a 250621i bk13: 0a 250625i bk14: 28a 250520i bk15: 32a 250444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00928087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15563, Miss = 261, Miss_rate = 0.017, Pending_hits = 277, Reservation_fails = 1443
L2_cache_bank[1]: Access = 14563, Miss = 255, Miss_rate = 0.018, Pending_hits = 254, Reservation_fails = 1544
L2_cache_bank[2]: Access = 16556, Miss = 257, Miss_rate = 0.016, Pending_hits = 263, Reservation_fails = 1325
L2_cache_bank[3]: Access = 16063, Miss = 258, Miss_rate = 0.016, Pending_hits = 262, Reservation_fails = 1488
L2_cache_bank[4]: Access = 16051, Miss = 258, Miss_rate = 0.016, Pending_hits = 276, Reservation_fails = 1340
L2_cache_bank[5]: Access = 16548, Miss = 260, Miss_rate = 0.016, Pending_hits = 269, Reservation_fails = 1510
L2_cache_bank[6]: Access = 16023, Miss = 256, Miss_rate = 0.016, Pending_hits = 264, Reservation_fails = 941
L2_cache_bank[7]: Access = 16004, Miss = 258, Miss_rate = 0.016, Pending_hits = 269, Reservation_fails = 1259
L2_cache_bank[8]: Access = 14478, Miss = 256, Miss_rate = 0.018, Pending_hits = 248, Reservation_fails = 1038
L2_cache_bank[9]: Access = 17051, Miss = 259, Miss_rate = 0.015, Pending_hits = 266, Reservation_fails = 1343
L2_cache_bank[10]: Access = 12966, Miss = 254, Miss_rate = 0.020, Pending_hits = 254, Reservation_fails = 1188
L2_cache_bank[11]: Access = 16554, Miss = 259, Miss_rate = 0.016, Pending_hits = 264, Reservation_fails = 1223
L2_total_cache_accesses = 188420
L2_total_cache_misses = 3091
L2_total_cache_miss_rate = 0.0164
L2_total_cache_pending_hits = 3166
L2_total_cache_reservation_fails = 15642
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15026
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 170340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 616
L2_cache_data_port_util = 0.172
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=256710
icnt_total_pkts_simt_to_mem=537108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.3198
	minimum = 6
	maximum = 95
Network latency average = 15.3462
	minimum = 6
	maximum = 69
Slowest packet = 375824
Flit latency average = 14.1296
	minimum = 6
	maximum = 65
Slowest flit = 790771
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.029431
	minimum = 0.0193029 (at node 1)
	maximum = 0.044504 (at node 5)
Accepted packet rate average = 0.029431
	minimum = 0.0193029 (at node 1)
	maximum = 0.044504 (at node 5)
Injected flit rate average = 0.0749479
	minimum = 0.027882 (at node 1)
	maximum = 0.154424 (at node 15)
Accepted flit rate average= 0.0749479
	minimum = 0.049866 (at node 16)
	maximum = 0.138874 (at node 5)
Injected packet length average = 2.54656
Accepted packet length average = 2.54656
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.119 (3 samples)
	minimum = 6 (3 samples)
	maximum = 107 (3 samples)
Network latency average = 12.4708 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Flit latency average = 11.6094 (3 samples)
	minimum = 6 (3 samples)
	maximum = 76 (3 samples)
Fragmentation average = 0.000112561 (3 samples)
	minimum = 0 (3 samples)
	maximum = 15 (3 samples)
Injected packet rate average = 0.0386319 (3 samples)
	minimum = 0.0228502 (3 samples)
	maximum = 0.0718692 (3 samples)
Accepted packet rate average = 0.0386319 (3 samples)
	minimum = 0.0228502 (3 samples)
	maximum = 0.0718692 (3 samples)
Injected flit rate average = 0.0882835 (3 samples)
	minimum = 0.0405945 (3 samples)
	maximum = 0.232053 (3 samples)
Accepted flit rate average = 0.0882835 (3 samples)
	minimum = 0.0391591 (3 samples)
	maximum = 0.161479 (3 samples)
Injected packet size average = 2.28525 (3 samples)
Accepted packet size average = 2.28525 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 165373 (inst/sec)
gpgpu_simulation_rate = 2041 (cycle/sec)
