<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
time_elapsed: 0.025s
</pre>
<pre>

module explicit;
	wire clk;
	wire d;
	wire rst;
	wire pre;
	wire q;
	dff u0(
		.q(q),
		.d(d),
		.clk(clk),
		.q_bar(),
		.rst(rst),
		.pre(pre)
	);
endmodule
module dff (
	q,
	q_bar,
	clk,
	d,
	rst,
	pre
);
	input clk;
	input d;
	input rst;
	input pre;
	output q;
	output q_bar;
	reg q;
	assign q_bar = ~q;
	always @(posedge clk)
		if ((rst == 1&#39;b1))
			q &lt;= 0;
		else if ((pre == 1&#39;b1))
			q &lt;= 1;
		else
			q &lt;= d;
endmodule

</pre>
</body>