Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 22:56:28 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_59_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.764ns (23.321%)  route 2.512ns (76.679%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 6.832 - 4.000 ) 
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 1.576ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.429ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=10384, routed)       2.450     3.401    Delay1No18_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y210       FDCE                                         r  Delay1No18_instance/Y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y210       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.479 r  Delay1No18_instance/Y_reg[29]/Q
                         net (fo=6, routed)           0.730     4.209    Delay1No18_instance/Q[29]
    SLICE_X128Y172       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     4.359 r  Delay1No18_instance/geqOp_carry__0_i_10__4/O
                         net (fo=1, routed)           0.016     4.375    Sum12_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X128Y172       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.492 r  Sum12_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.518    Sum12_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y173       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.570 r  Sum12_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.316     4.886    Delay1No18_instance/CO[0]
    SLICE_X126Y173       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     4.939 r  Delay1No18_instance/shiftedFracY_d1[32]_i_5__4/O
                         net (fo=3, routed)           0.337     5.276    Delay1No18_instance/Sum12_3_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X129Y172       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.329 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.103     5.432    Delay1No18_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X131Y172       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     5.468 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=34, routed)          0.456     5.924    Delay1No19_instance/shiftVal__5[0]
    SLICE_X127Y166       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.975 r  Delay1No19_instance/shiftedFracY_d1[34]_i_2__4/O
                         net (fo=4, routed)           0.295     6.270    Delay1No19_instance/Sum12_3_impl_instance/level2[11]
    SLICE_X131Y163       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     6.394 r  Delay1No19_instance/shiftedFracY_d1[10]_i_2__4/O
                         net (fo=2, routed)           0.185     6.579    Delay1No19_instance/level4__0[6]
    SLICE_X130Y163       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     6.629 r  Delay1No19_instance/shiftedFracY_d1[26]_i_1__4/O
                         net (fo=1, routed)           0.048     6.677    Sum12_3_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X130Y163       FDRE                                         r  Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=10384, routed)       2.172     6.832    Sum12_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y163       FDRE                                         r  Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.438     7.270    
                         clock uncertainty           -0.035     7.235    
    SLICE_X130Y163       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.260    Sum12_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  0.583    




