P "CDS_LMAN_SYM_OUTLINE" "-425,1175,425,-1175" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L -425 1175 -425 -1175 -1 0
L 425 1175 425 -1175 -1 0
L -425 1175 425 1175 -1 0
L -425 -1175 425 -1175 -1 0
P "VALUE" "?" 0 -1225 0 0 24 0 0 1 0 0 1 0 0
P "SYM" "SYM_16OF20" 0 -1250 0 0 24 0 0 1 0 0 1 0 0
P "$LOCATION" "?" 0 1200 0 0 48 0 0 1 0 0 1 0 0
P "COMPANY" "?" 0 0 0 0 48 0 0 1 0 0 0 0 0
P "APP_NAME" "?" 0 0 0 0 48 0 0 1 0 0 0 0 0
P "JEDEC_TYPE" "?" 0 0 0 0 48 0 0 1 0 0 0 0 0
P "PART_NUMBER" "?" 0 0 0 0 48 0 0 1 0 0 0 0 0
P "PATH" "?" 0 0 0 0 48 0 0 1 0 0 0 0 0
L -475 -75 -425 -75 -1 0
C -475 -75 "PS_DDR_DQ24_502" -500 -75 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ24_502" -415 -75 0 0 24 0 0 0 0 0 1 0 0
L -475 -125 -425 -125 -1 0
C -475 -125 "PS_DDR_DQ25_502" -500 -125 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ25_502" -415 -125 0 0 24 0 0 0 0 0 1 0 0
L 475 1125 425 1125 -1 0
C 475 1125 "PS_DDR_CKP_502" 500 1125 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CKP_502" 415 1125 0 0 24 0 0 2 0 0 1 0 0
L 475 1075 425 1075 -1 0
C 475 1075 "PS_DDR_CKN_502" 500 1075 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CKN_502" 415 1075 0 0 24 0 0 2 0 0 1 0 0
L 475 1025 425 1025 -1 0
C 475 1025 "PS_DDR_CKE_502" 500 1025 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CKE_502" 415 1025 0 0 24 0 0 2 0 0 1 0 0
L 475 925 425 925 -1 0
C 475 925 "PS_DDR_CS_B_502" 500 925 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CS_B_502" 415 925 0 0 24 0 0 2 0 0 1 0 0
L 475 875 425 875 -1 0
C 475 875 "PS_DDR_CAS_B_502" 500 875 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_CAS_B_502" 415 875 0 0 24 0 0 2 0 0 1 0 0
L 475 825 425 825 -1 0
C 475 825 "PS_DDR_RAS_B_502" 500 825 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_RAS_B_502" 415 825 0 0 24 0 0 2 0 0 1 0 0
L 475 775 425 775 -1 0
C 475 775 "PS_DDR_WE_B_502" 500 775 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_WE_B_502" 415 775 0 0 24 0 0 2 0 0 1 0 0
L 475 575 425 575 -1 0
C 475 575 "PS_DDR_BA2_502" 500 575 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA2_502" 415 575 0 0 24 0 0 2 0 0 1 0 0
L 475 625 425 625 -1 0
C 475 625 "PS_DDR_BA1_502" 500 625 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA1_502" 415 625 0 0 24 0 0 2 0 0 1 0 0
L 475 675 425 675 -1 0
C 475 675 "PS_DDR_BA0_502" 500 675 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_BA0_502" 415 675 0 0 24 0 0 2 0 0 1 0 0
L 475 475 425 475 -1 0
C 475 475 "PS_DDR_A0_502" 500 475 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A0_502" 415 475 0 0 24 0 0 2 0 0 1 0 0
L 475 425 425 425 -1 0
C 475 425 "PS_DDR_A1_502" 500 425 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A1_502" 415 425 0 0 24 0 0 2 0 0 1 0 0
L 475 375 425 375 -1 0
C 475 375 "PS_DDR_A2_502" 500 375 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A2_502" 415 375 0 0 24 0 0 2 0 0 1 0 0
L 475 275 425 275 -1 0
C 475 275 "PS_DDR_A4_502" 500 275 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A4_502" 415 275 0 0 24 0 0 2 0 0 1 0 0
L 475 325 425 325 -1 0
C 475 325 "PS_DDR_A3_502" 500 325 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A3_502" 415 325 0 0 24 0 0 2 0 0 1 0 0
L 475 175 425 175 -1 0
C 475 175 "PS_DDR_A6_502" 500 175 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A6_502" 415 175 0 0 24 0 0 2 0 0 1 0 0
L 475 225 425 225 -1 0
C 475 225 "PS_DDR_A5_502" 500 225 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A5_502" 415 225 0 0 24 0 0 2 0 0 1 0 0
L 475 75 425 75 -1 0
C 475 75 "PS_DDR_A8_502" 500 75 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A8_502" 415 75 0 0 24 0 0 2 0 0 1 0 0
L 475 25 425 25 -1 0
C 475 25 "PS_DDR_A9_502" 500 25 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A9_502" 415 25 0 0 24 0 0 2 0 0 1 0 0
L 475 125 425 125 -1 0
C 475 125 "PS_DDR_A7_502" 500 125 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A7_502" 415 125 0 0 24 0 0 2 0 0 1 0 0
L 475 -25 425 -25 -1 0
C 475 -25 "PS_DDR_A10_502" 500 -25 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A10_502" 415 -25 0 0 24 0 0 2 0 0 1 0 0
L 475 -75 425 -75 -1 0
C 475 -75 "PS_DDR_A11_502" 500 -75 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A11_502" 415 -75 0 0 24 0 0 2 0 0 1 0 0
L 475 -125 425 -125 -1 0
C 475 -125 "PS_DDR_A12_502" 500 -125 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A12_502" 415 -125 0 0 24 0 0 2 0 0 1 0 0
L 475 -175 425 -175 -1 0
C 475 -175 "PS_DDR_A13_502" 500 -175 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A13_502" 415 -175 0 0 24 0 0 2 0 0 1 0 0
L 475 -225 425 -225 -1 0
C 475 -225 "PS_DDR_A14_502" 500 -225 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_A14_502" 415 -225 0 0 24 0 0 2 0 0 1 0 0
L 475 -475 425 -475 -1 0
C 475 -475 "PS_DDR_VRP_502" 500 -475 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VRP_502" 415 -475 0 0 24 0 0 2 0 0 1 0 0
L 475 -375 425 -375 -1 0
C 475 -375 "PS_DDR_ODT_502" 500 -375 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_ODT_502" 415 -375 0 0 24 0 0 2 0 0 1 0 0
L 475 -325 425 -325 -1 0
C 475 -325 "PS_DDR_DRST_B_502" 500 -325 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_DRST_B_502" 415 -325 0 0 24 0 0 2 0 0 1 0 0
L 475 -675 425 -675 -1 0
C 475 -675 "PS_DDR_VREF1_502" 500 -675 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VREF1_502" 415 -675 0 0 24 0 0 2 0 0 1 0 0
L 475 -625 425 -625 -1 0
C 475 -625 "PS_DDR_VREF0_502" 500 -625 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VREF0_502" 415 -625 0 0 24 0 0 2 0 0 1 0 0
L 475 -525 425 -525 -1 0
C 475 -525 "PS_DDR_VRN_502" 500 -525 0 1 32 0 L
X "PIN_TEXT" "PS_DDR_VRN_502" 415 -525 0 0 24 0 0 2 0 0 1 0 0
L -475 -1125 -425 -1125 -1 0
C -475 -1125 "PS_DDR_DQS_N3_502" -500 -1125 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N3_502" -415 -1125 0 0 24 0 0 0 0 0 1 0 0
L -475 -1075 -425 -1075 -1 0
C -475 -1075 "PS_DDR_DQS_P3_502" -500 -1075 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P3_502" -415 -1075 0 0 24 0 0 0 0 0 1 0 0
L -475 -1025 -425 -1025 -1 0
C -475 -1025 "PS_DDR_DQS_N2_502" -500 -1025 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N2_502" -415 -1025 0 0 24 0 0 0 0 0 1 0 0
L -475 -925 -425 -925 -1 0
C -475 -925 "PS_DDR_DQS_N1_502" -500 -925 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N1_502" -415 -925 0 0 24 0 0 0 0 0 1 0 0
L -475 -975 -425 -975 -1 0
C -475 -975 "PS_DDR_DQS_P2_502" -500 -975 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P2_502" -415 -975 0 0 24 0 0 0 0 0 1 0 0
L -475 -775 -425 -775 -1 0
C -475 -775 "PS_DDR_DQS_P0_502" -500 -775 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P0_502" -415 -775 0 0 24 0 0 0 0 0 1 0 0
L -475 -825 -425 -825 -1 0
C -475 -825 "PS_DDR_DQS_N0_502" -500 -825 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_N0_502" -415 -825 0 0 24 0 0 0 0 0 1 0 0
L -475 -875 -425 -875 -1 0
C -475 -875 "PS_DDR_DQS_P1_502" -500 -875 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQS_P1_502" -415 -875 0 0 24 0 0 0 0 0 1 0 0
L -475 -675 -425 -675 -1 0
C -475 -675 "PS_DDR_DM3_502" -500 -675 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM3_502" -415 -675 0 0 24 0 0 0 0 0 1 0 0
L -475 -525 -425 -525 -1 0
C -475 -525 "PS_DDR_DM0_502" -500 -525 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM0_502" -415 -525 0 0 24 0 0 0 0 0 1 0 0
L -475 -625 -425 -625 -1 0
C -475 -625 "PS_DDR_DM2_502" -500 -625 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM2_502" -415 -625 0 0 24 0 0 0 0 0 1 0 0
L -475 -575 -425 -575 -1 0
C -475 -575 "PS_DDR_DM1_502" -500 -575 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DM1_502" -415 -575 0 0 24 0 0 0 0 0 1 0 0
L -475 -425 -425 -425 -1 0
C -475 -425 "PS_DDR_DQ31_502" -500 -425 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ31_502" -415 -425 0 0 24 0 0 0 0 0 1 0 0
L -475 -375 -425 -375 -1 0
C -475 -375 "PS_DDR_DQ30_502" -500 -375 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ30_502" -415 -375 0 0 24 0 0 0 0 0 1 0 0
L -475 -275 -425 -275 -1 0
C -475 -275 "PS_DDR_DQ28_502" -500 -275 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ28_502" -415 -275 0 0 24 0 0 0 0 0 1 0 0
L -475 -325 -425 -325 -1 0
C -475 -325 "PS_DDR_DQ29_502" -500 -325 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ29_502" -415 -325 0 0 24 0 0 0 0 0 1 0 0
L -475 -225 -425 -225 -1 0
C -475 -225 "PS_DDR_DQ27_502" -500 -225 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ27_502" -415 -225 0 0 24 0 0 0 0 0 1 0 0
L -475 -175 -425 -175 -1 0
C -475 -175 "PS_DDR_DQ26_502" -500 -175 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ26_502" -415 -175 0 0 24 0 0 0 0 0 1 0 0
L -475 -25 -425 -25 -1 0
C -475 -25 "PS_DDR_DQ23_502" -500 -25 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ23_502" -415 -25 0 0 24 0 0 0 0 0 1 0 0
L -475 125 -425 125 -1 0
C -475 125 "PS_DDR_DQ20_502" -500 125 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ20_502" -415 125 0 0 24 0 0 0 0 0 1 0 0
L -475 25 -425 25 -1 0
C -475 25 "PS_DDR_DQ22_502" -500 25 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ22_502" -415 25 0 0 24 0 0 0 0 0 1 0 0
L -475 75 -425 75 -1 0
C -475 75 "PS_DDR_DQ21_502" -500 75 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ21_502" -415 75 0 0 24 0 0 0 0 0 1 0 0
L -475 225 -425 225 -1 0
C -475 225 "PS_DDR_DQ18_502" -500 225 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ18_502" -415 225 0 0 24 0 0 0 0 0 1 0 0
L -475 175 -425 175 -1 0
C -475 175 "PS_DDR_DQ19_502" -500 175 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ19_502" -415 175 0 0 24 0 0 0 0 0 1 0 0
L -475 375 -425 375 -1 0
C -475 375 "PS_DDR_DQ15_502" -500 375 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ15_502" -415 375 0 0 24 0 0 0 0 0 1 0 0
L -475 325 -425 325 -1 0
C -475 325 "PS_DDR_DQ16_502" -500 325 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ16_502" -415 325 0 0 24 0 0 0 0 0 1 0 0
L -475 275 -425 275 -1 0
C -475 275 "PS_DDR_DQ17_502" -500 275 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ17_502" -415 275 0 0 24 0 0 0 0 0 1 0 0
L -475 475 -425 475 -1 0
C -475 475 "PS_DDR_DQ13_502" -500 475 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ13_502" -415 475 0 0 24 0 0 0 0 0 1 0 0
L -475 425 -425 425 -1 0
C -475 425 "PS_DDR_DQ14_502" -500 425 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ14_502" -415 425 0 0 24 0 0 0 0 0 1 0 0
L -475 525 -425 525 -1 0
C -475 525 "PS_DDR_DQ12_502" -500 525 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ12_502" -415 525 0 0 24 0 0 0 0 0 1 0 0
L -475 625 -425 625 -1 0
C -475 625 "PS_DDR_DQ10_502" -500 625 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ10_502" -415 625 0 0 24 0 0 0 0 0 1 0 0
L -475 575 -425 575 -1 0
C -475 575 "PS_DDR_DQ11_502" -500 575 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ11_502" -415 575 0 0 24 0 0 0 0 0 1 0 0
L -475 725 -425 725 -1 0
C -475 725 "PS_DDR_DQ8_502" -500 725 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ8_502" -415 725 0 0 24 0 0 0 0 0 1 0 0
L -475 675 -425 675 -1 0
C -475 675 "PS_DDR_DQ9_502" -500 675 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ9_502" -415 675 0 0 24 0 0 0 0 0 1 0 0
L -475 775 -425 775 -1 0
C -475 775 "PS_DDR_DQ7_502" -500 775 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ7_502" -415 775 0 0 24 0 0 0 0 0 1 0 0
L -475 825 -425 825 -1 0
C -475 825 "PS_DDR_DQ6_502" -500 825 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ6_502" -415 825 0 0 24 0 0 0 0 0 1 0 0
L -475 875 -425 875 -1 0
C -475 875 "PS_DDR_DQ5_502" -500 875 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ5_502" -415 875 0 0 24 0 0 0 0 0 1 0 0
L -475 975 -425 975 -1 0
C -475 975 "PS_DDR_DQ3_502" -500 975 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ3_502" -415 975 0 0 24 0 0 0 0 0 1 0 0
L -475 925 -425 925 -1 0
C -475 925 "PS_DDR_DQ4_502" -500 925 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ4_502" -415 925 0 0 24 0 0 0 0 0 1 0 0
L -475 1025 -425 1025 -1 0
C -475 1025 "PS_DDR_DQ2_502" -500 1025 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ2_502" -415 1025 0 0 24 0 0 0 0 0 1 0 0
L -475 1075 -425 1075 -1 0
C -475 1075 "PS_DDR_DQ1_502" -500 1075 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ1_502" -415 1075 0 0 24 0 0 0 0 0 1 0 0
L -475 1125 -425 1125 -1 0
C -475 1125 "PS_DDR_DQ0_502" -500 1125 0 1 32 0 R
X "PIN_TEXT" "PS_DDR_DQ0_502" -415 1125 0 0 24 0 0 0 0 0 1 0 0


