{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 19:54:48 2019 " "Info: Processing started: Sun Dec 15 19:54:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CounterWithReset -c CounterWithReset --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CounterWithReset -c CounterWithReset --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 120 128 296 136 "CLK" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "whowon " "Info: Assuming node \"whowon\" is an undefined clock" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 56 160 328 72 "whowon" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowon" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst1 " "Info: Detected gated clock \"inst1\" as buffer" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 384 448 136 "inst1" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst inst 405.19 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 405.19 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.645 ns + Longest register register " "Info: + Longest register to register delay is 0.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y10_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.238 ns) 0.645 ns inst 2 REG LC_X1_Y10_N3 3 " "Info: 2: + IC(0.407 ns) + CELL(0.238 ns) = 0.645 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { inst inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 36.90 % ) " "Info: Total cell delay = 0.238 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.407 ns ( 63.10 % ) " "Info: Total interconnect delay = 0.407 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.645 ns" { inst {} inst {} } { 0.000ns 0.407ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.060 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 120 128 296 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.088 ns) 2.164 ns inst1 2 COMB LC_X1_Y10_N2 1 " "Info: 2: + IC(0.946 ns) + CELL(0.088 ns) = 2.164 ns; Loc. = LC_X1_Y10_N2; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { CLK inst1 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 384 448 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.060 ns inst 3 REG LC_X1_Y10_N3 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.060 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst1 inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 57.68 % ) " "Info: Total cell delay = 1.765 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.295 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.295 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { CLK inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.060 ns" { CLK {} CLK~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 0.946ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.060 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 120 128 296 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.088 ns) 2.164 ns inst1 2 COMB LC_X1_Y10_N2 1 " "Info: 2: + IC(0.946 ns) + CELL(0.088 ns) = 2.164 ns; Loc. = LC_X1_Y10_N2; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { CLK inst1 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 384 448 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.060 ns inst 3 REG LC_X1_Y10_N3 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.060 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst1 inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 57.68 % ) " "Info: Total cell delay = 1.765 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.295 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.295 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { CLK inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.060 ns" { CLK {} CLK~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 0.946ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { CLK inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.060 ns" { CLK {} CLK~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 0.946ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.645 ns" { inst {} inst {} } { 0.000ns 0.407ns } { 0.000ns 0.238ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { CLK inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.060 ns" { CLK {} CLK~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 0.946ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "whowon register register inst inst 405.19 MHz Internal " "Info: Clock \"whowon\" Internal fmax is restricted to 405.19 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.645 ns + Longest register register " "Info: + Longest register to register delay is 0.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y10_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.238 ns) 0.645 ns inst 2 REG LC_X1_Y10_N3 3 " "Info: 2: + IC(0.407 ns) + CELL(0.238 ns) = 0.645 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { inst inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 36.90 % ) " "Info: Total cell delay = 0.238 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.407 ns ( 63.10 % ) " "Info: Total interconnect delay = 0.407 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.645 ns" { inst {} inst {} } { 0.000ns 0.407ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "whowon destination 3.481 ns + Shortest register " "Info: + Shortest clock path from clock \"whowon\" to destination register is 3.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns whowon 1 CLK PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 1; CLK Node = 'whowon'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { whowon } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 56 160 328 72 "whowon" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.225 ns) 2.585 ns inst1 2 COMB LC_X1_Y10_N2 1 " "Info: 2: + IC(1.230 ns) + CELL(0.225 ns) = 2.585 ns; Loc. = LC_X1_Y10_N2; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { whowon inst1 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 384 448 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.481 ns inst 3 REG LC_X1_Y10_N3 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.481 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst1 inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 54.64 % ) " "Info: Total cell delay = 1.902 ns ( 54.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 45.36 % ) " "Info: Total interconnect delay = 1.579 ns ( 45.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { whowon inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { whowon {} whowon~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.230ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "whowon source 3.481 ns - Longest register " "Info: - Longest clock path from clock \"whowon\" to source register is 3.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns whowon 1 CLK PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 1; CLK Node = 'whowon'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { whowon } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 56 160 328 72 "whowon" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.225 ns) 2.585 ns inst1 2 COMB LC_X1_Y10_N2 1 " "Info: 2: + IC(1.230 ns) + CELL(0.225 ns) = 2.585 ns; Loc. = LC_X1_Y10_N2; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { whowon inst1 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 384 448 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.481 ns inst 3 REG LC_X1_Y10_N3 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.481 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst1 inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 54.64 % ) " "Info: Total cell delay = 1.902 ns ( 54.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 45.36 % ) " "Info: Total interconnect delay = 1.579 ns ( 45.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { whowon inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { whowon {} whowon~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.230ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { whowon inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { whowon {} whowon~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.230ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { inst inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.645 ns" { inst {} inst {} } { 0.000ns 0.407ns } { 0.000ns 0.238ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { whowon inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { whowon {} whowon~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.230ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst6 Reset CLK 4.113 ns register " "Info: tsu for register \"inst6\" (data pin = \"Reset\", clock pin = \"CLK\") is 4.113 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.708 ns + Longest pin register " "Info: + Longest pin to register delay is 6.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Reset 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'Reset'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 376 544 560 544 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.484 ns) + CELL(0.089 ns) 6.708 ns inst6 2 REG LC_X3_Y11_N2 2 " "Info: 2: + IC(5.484 ns) + CELL(0.089 ns) = 6.708 ns; Loc. = LC_X3_Y11_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { Reset inst6 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 272 496 576 336 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 18.25 % ) " "Info: Total cell delay = 1.224 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.484 ns ( 81.75 % ) " "Info: Total interconnect delay = 5.484 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { Reset inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { Reset {} Reset~out0 {} inst6 {} } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 272 496 576 336 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.624 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 120 128 296 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.547 ns) 2.624 ns inst6 2 REG LC_X3_Y11_N2 2 " "Info: 2: + IC(0.947 ns) + CELL(0.547 ns) = 2.624 ns; Loc. = LC_X3_Y11_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK inst6 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 272 496 576 336 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 63.91 % ) " "Info: Total cell delay = 1.677 ns ( 63.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 36.09 % ) " "Info: Total interconnect delay = 0.947 ns ( 36.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { CLK {} CLK~out0 {} inst6 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { Reset inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { Reset {} Reset~out0 {} inst6 {} } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.135ns 0.089ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { CLK {} CLK~out0 {} inst6 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "whowon b0 inst 8.313 ns register " "Info: tco from clock \"whowon\" to destination pin \"b0\" through register \"inst\" is 8.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "whowon source 3.481 ns + Longest register " "Info: + Longest clock path from clock \"whowon\" to source register is 3.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns whowon 1 CLK PIN_10 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 1; CLK Node = 'whowon'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { whowon } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 56 160 328 72 "whowon" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.225 ns) 2.585 ns inst1 2 COMB LC_X1_Y10_N2 1 " "Info: 2: + IC(1.230 ns) + CELL(0.225 ns) = 2.585 ns; Loc. = LC_X1_Y10_N2; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { whowon inst1 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 384 448 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.481 ns inst 3 REG LC_X1_Y10_N3 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.481 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { inst1 inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 54.64 % ) " "Info: Total cell delay = 1.902 ns ( 54.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 45.36 % ) " "Info: Total interconnect delay = 1.579 ns ( 45.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { whowon inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { whowon {} whowon~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.230ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.659 ns + Longest register pin " "Info: + Longest register to pin delay is 4.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y10_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 88 520 584 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.025 ns) + CELL(1.634 ns) 4.659 ns b0 2 PIN PIN_73 0 " "Info: 2: + IC(3.025 ns) + CELL(1.634 ns) = 4.659 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'b0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { inst b0 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 288 704 720 464 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 35.07 % ) " "Info: Total cell delay = 1.634 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.025 ns ( 64.93 % ) " "Info: Total interconnect delay = 3.025 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { inst b0 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { inst {} b0 {} } { 0.000ns 3.025ns } { 0.000ns 1.634ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { whowon inst1 inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.481 ns" { whowon {} whowon~out0 {} inst1 {} inst {} } { 0.000ns 0.000ns 1.230ns 0.349ns } { 0.000ns 1.130ns 0.225ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { inst b0 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { inst {} b0 {} } { 0.000ns 3.025ns } { 0.000ns 1.634ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst6 Reset CLK -4.072 ns register " "Info: th for register \"inst6\" (data pin = \"Reset\", clock pin = \"CLK\") is -4.072 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.624 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 120 128 296 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.547 ns) 2.624 ns inst6 2 REG LC_X3_Y11_N2 2 " "Info: 2: + IC(0.947 ns) + CELL(0.547 ns) = 2.624 ns; Loc. = LC_X3_Y11_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK inst6 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 272 496 576 336 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 63.91 % ) " "Info: Total cell delay = 1.677 ns ( 63.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 36.09 % ) " "Info: Total interconnect delay = 0.947 ns ( 36.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { CLK {} CLK~out0 {} inst6 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 272 496 576 336 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.708 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Reset 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'Reset'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 376 544 560 544 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.484 ns) + CELL(0.089 ns) 6.708 ns inst6 2 REG LC_X3_Y11_N2 2 " "Info: 2: + IC(5.484 ns) + CELL(0.089 ns) = 6.708 ns; Loc. = LC_X3_Y11_N2; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { Reset inst6 } "NODE_NAME" } } { "CounterWithReset.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/CounterReset/CounterWithReset.bdf" { { 272 496 576 336 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 18.25 % ) " "Info: Total cell delay = 1.224 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.484 ns ( 81.75 % ) " "Info: Total interconnect delay = 5.484 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { Reset inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { Reset {} Reset~out0 {} inst6 {} } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { CLK {} CLK~out0 {} inst6 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { Reset inst6 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { Reset {} Reset~out0 {} inst6 {} } { 0.000ns 0.000ns 5.484ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 19:54:49 2019 " "Info: Processing ended: Sun Dec 15 19:54:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
