{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583890106803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583890106808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 19:28:26 2020 " "Processing started: Tue Mar 10 19:28:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583890106808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890106808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890106808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583890107528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583890107528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "project.vhd 2 1 " "Using design file project.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project-blink_arch " "Found design unit 1: project-blink_arch" {  } { { "project.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890116896 ""} { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890116896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890116896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583890116904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED_BUFFER project.vhd(47) " "Verilog HDL or VHDL warning at project.vhd(47): object \"LED_BUFFER\" assigned a value but never read" {  } { { "project.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583890116906 "|project"}
{ "Warning" "WSGN_SEARCH_FILE" "datacapture.vhd 2 1 " "Using design file datacapture.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datacapture-rtl " "Found design unit 1: datacapture-rtl" {  } { { "datacapture.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890116958 ""} { "Info" "ISGN_ENTITY_NAME" "1 datacapture " "Found entity 1: datacapture" {  } { { "datacapture.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890116958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890116958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datacapture datacapture:u0 " "Elaborating entity \"datacapture\" for hierarchy \"datacapture:u0\"" {  } { { "project.vhd" "u0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890116960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_flag datacapture.vhd(59) " "Verilog HDL or VHDL warning at datacapture.vhd(59): object \"start_flag\" assigned a value but never read" {  } { { "datacapture.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583890116960 "|project|datacapture:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_core.vhd 2 1 " "Using design file hdlverifier_capture_core.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_core-rtl " "Found design unit 1: hdlverifier_capture_core-rtl" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117001 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_core " "Found entity 1: hdlverifier_capture_core" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_core datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core " "Elaborating entity \"hdlverifier_capture_core\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\"" {  } { { "datacapture.vhd" "u_hdlverifier_capture_core" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "user_data_out2 hdlverifier_capture_core.vhd(62) " "Verilog HDL or VHDL warning at hdlverifier_capture_core.vhd(62): object \"user_data_out2\" assigned a value but never read" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583890117003 "|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "user_data_out3 hdlverifier_capture_core.vhd(63) " "Verilog HDL or VHDL warning at hdlverifier_capture_core.vhd(63): object \"user_data_out3\" assigned a value but never read" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583890117003 "|project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core"}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_jtag_register.vhd 2 1 " "Using design file hdlverifier_jtag_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_jtag_register-rtl " "Found design unit 1: hdlverifier_jtag_register-rtl" {  } { { "hdlverifier_jtag_register.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117055 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_register " "Found entity 1: hdlverifier_jtag_register" {  } { { "hdlverifier_jtag_register.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_register datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager " "Elaborating entity \"hdlverifier_jtag_register\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager\"" {  } { { "hdlverifier_capture_core.vhd" "register_manager" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_synchronizer.vhd 2 1 " "Using design file hdlverifier_synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_synchronizer-rtl " "Found design unit 1: hdlverifier_synchronizer-rtl" {  } { { "hdlverifier_synchronizer.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117124 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_synchronizer " "Found entity 1: hdlverifier_synchronizer" {  } { { "hdlverifier_synchronizer.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117124 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager\|hdlverifier_synchronizer:s0 " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_jtag_register:register_manager\|hdlverifier_synchronizer:s0\"" {  } { { "hdlverifier_jtag_register.vhd" "s0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_synchronizer:sync_trigger " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_synchronizer:sync_trigger\"" {  } { { "hdlverifier_capture_core.vhd" "sync_trigger" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_data.vhd 2 1 " "Using design file hdlverifier_capture_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_data-rtl " "Found design unit 1: hdlverifier_capture_data-rtl" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117192 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_data " "Found entity 1: hdlverifier_capture_data" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_data datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture " "Elaborating entity \"hdlverifier_capture_data\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\"" {  } { { "hdlverifier_capture_core.vhd" "u_capture" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s1 " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s1\"" {  } { { "hdlverifier_capture_data.vhd" "s1" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_dcram.vhd 2 1 " "Using design file hdlverifier_dcram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_dcram-rtl " "Found design unit 1: hdlverifier_dcram-rtl" {  } { { "hdlverifier_dcram.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117280 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_dcram " "Found entity 1: hdlverifier_dcram" {  } { { "hdlverifier_dcram.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_dcram datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram " "Elaborating entity \"hdlverifier_dcram\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\"" {  } { { "hdlverifier_capture_data.vhd" "u_dcram" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_synchronizer datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s3 " "Elaborating entity \"hdlverifier_synchronizer\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_synchronizer:s3\"" {  } { { "hdlverifier_capture_data.vhd" "s3" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_jtag_core.vhd 2 1 " "Using design file hdlverifier_capture_jtag_core.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_jtag_core-rtl " "Found design unit 1: hdlverifier_capture_jtag_core-rtl" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117336 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_jtag_core " "Found entity 1: hdlverifier_capture_jtag_core" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_jtag_core datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core " "Elaborating entity \"hdlverifier_capture_jtag_core\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\"" {  } { { "hdlverifier_capture_core.vhd" "u_jtag_core" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_jtag_vendor_ip0.vhd 2 1 " "Using design file hdlverifier_jtag_vendor_ip0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_jtag_vendor_ip0-jtag_vendor_ip0_arch " "Found design unit 1: hdlverifier_jtag_vendor_ip0-jtag_vendor_ip0_arch" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117401 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_vendor_ip0 " "Found entity 1: hdlverifier_jtag_vendor_ip0" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_vendor_ip0 datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag " "Elaborating entity \"hdlverifier_jtag_vendor_ip0\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\"" {  } { { "hdlverifier_capture_jtag_core.vhd" "u_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "u_virtual_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Instantiated megafunction \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890117496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890117496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890117496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 55 " "Parameter \"sld_instance_index\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890117496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890117496 ""}  } { { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583890117496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "hdlverifier_jtag_vendor_ip0.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd" 49 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|hdlverifier_jtag_vendor_ip0:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_trigger_condition.vhd 2 1 " "Using design file hdlverifier_capture_trigger_condition.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_trigger_condition-rtl " "Found design unit 1: hdlverifier_capture_trigger_condition-rtl" {  } { { "hdlverifier_capture_trigger_condition.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117946 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_trigger_condition " "Found entity 1: hdlverifier_capture_trigger_condition" {  } { { "hdlverifier_capture_trigger_condition.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_trigger_condition datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition " "Elaborating entity \"hdlverifier_capture_trigger_condition\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\"" {  } { { "datacapture.vhd" "u_hdlverifier_capture_trigger_condition" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_comparator.vhd 2 1 " "Using design file hdlverifier_capture_comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_comparator-rtl " "Found design unit 1: hdlverifier_capture_comparator-rtl" {  } { { "hdlverifier_capture_comparator.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117985 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_comparator " "Found entity 1: hdlverifier_capture_comparator" {  } { { "hdlverifier_capture_comparator.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890117985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890117985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_comparator datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator " "Elaborating entity \"hdlverifier_capture_comparator\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator\"" {  } { { "hdlverifier_capture_trigger_condition.vhd" "u_hdlverifier_capture_comparator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890117987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_comparator_1bit.vhd 2 1 " "Using design file hdlverifier_capture_comparator_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_comparator_1bit-rtl " "Found design unit 1: hdlverifier_capture_comparator_1bit-rtl" {  } { { "hdlverifier_capture_comparator_1bit.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890118025 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_comparator_1bit " "Found entity 1: hdlverifier_capture_comparator_1bit" {  } { { "hdlverifier_capture_comparator_1bit.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890118025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890118025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_comparator_1bit datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit " "Elaborating entity \"hdlverifier_capture_comparator_1bit\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit\"" {  } { { "hdlverifier_capture_trigger_condition.vhd" "u_hdlverifier_capture_comparator_1bit" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890118027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hdlverifier_capture_trigger_combine.vhd 2 1 " "Using design file hdlverifier_capture_trigger_combine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdlverifier_capture_trigger_combine-rtl " "Found design unit 1: hdlverifier_capture_trigger_combine-rtl" {  } { { "hdlverifier_capture_trigger_combine.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890118077 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_capture_trigger_combine " "Found entity 1: hdlverifier_capture_trigger_combine" {  } { { "hdlverifier_capture_trigger_combine.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890118077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583890118077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_capture_trigger_combine datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine " "Elaborating entity \"hdlverifier_capture_trigger_combine\" for hierarchy \"datacapture:u0\|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition\|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine\"" {  } { { "hdlverifier_capture_trigger_condition.vhd" "u_hdlverifier_capture_trigger_combine" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890118079 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583890118321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.10.19:28:42 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2020.03.10.19:28:42 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890122039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890124012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890124136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890125659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890125793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890125929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890126084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890126090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890126091 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583890126769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890127004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890127004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890127090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890127090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890127106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890127106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890127173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890127173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890127263 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890127263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890127263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890127335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890127335 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0 " "Inferred dual-clock RAM node \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1583890128839 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583890129140 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1583890129140 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583890129140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890129280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890129281 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583890129281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8fe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8fe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8fe1 " "Found entity 1: altsyncram_8fe1" {  } { { "db/altsyncram_8fe1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583890129351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890129351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583890129678 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 45 -1 0 } } { "hdlverifier_capture_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583890129769 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583890129769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890130070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583890130706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583890131716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583890131716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583890131929 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583890131929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "910 " "Implemented 910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583890131929 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583890131929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583890131929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583890131972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 19:28:51 2020 " "Processing ended: Tue Mar 10 19:28:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583890131972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583890131972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583890131972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583890131972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1583890133302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583890133308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 19:28:52 2020 " "Processing started: Tue Mar 10 19:28:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583890133308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1583890133308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1583890133308 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1583890133489 ""}
{ "Info" "0" "" "Project  = project" {  } {  } 0 0 "Project  = project" 0 0 "Fitter" 0 0 1583890133490 ""}
{ "Info" "0" "" "Revision = project" {  } {  } 0 0 "Revision = project" 0 0 "Fitter" 0 0 1583890133490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583890133577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583890133577 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583890133590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583890133641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583890133641 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583890133789 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583890133799 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583890134184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583890134184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583890134184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583890134184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583890134184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583890134184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583890134184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583890134184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 1998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583890134188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583890134188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583890134188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583890134188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583890134188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583890134188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583890134191 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583890134231 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA DATA(n) " "Pin \"DATA\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA(n)\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA" } { 0 "DATA(n)" } } } } { "project.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DATA(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1583890134599 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1583890134599 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 13 " "No exact pin location assignment(s) for 4 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1583890134625 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583890134843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583890134843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583890134843 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1583890134843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1583890134848 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt\[8\] clk " "Register cnt\[8\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1583890134850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1583890134850 "|project|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890134856 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890134856 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1583890134856 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1583890134859 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583890134859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583890134859 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583890134859 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1583890134859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583890134954 ""}  } { { "project.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 1981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583890134954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583890134954 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583890134954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|reset_clk  " "Automatically promoted node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|reset_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|wr_d1 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|wr_d1" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|state_reg\[0\] " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|state_reg\[0\]" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 403 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|state_reg\[1\] " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|state_reg\[1\]" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 403 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|capture_valid " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|capture_valid" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|run_d1 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|run_d1" {  } { { "hdlverifier_capture_data.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a0 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_8fe1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a1 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_8fe1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a2 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_8fe1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf" 99 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a3 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_8fe1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf" 129 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a4 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_data:u_capture\|hdlverifier_dcram:u_dcram\|altsyncram:ram_rtl_0\|altsyncram_8fe1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_8fe1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf" 159 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1583890134954 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583890134954 ""}  } { { "hdlverifier_capture_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583890134954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|shift_out_en_Reg " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|shift_out_en_Reg" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[1\] " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[1\]" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[2\] " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[2\]" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[0\] " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[0\]" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[3\] " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|state_reg\[3\]" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|reg_write_Reg " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|reg_write_Reg" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|shift_in_en_Reg " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|shift_in_en_Reg" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|read_reg\[0\]~1 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|read_reg\[0\]~1" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|command_reg~0 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|command_reg~0" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|command_reg\[6\]~2 " "Destination node datacapture:u0\|hdlverifier_capture_core:u_hdlverifier_capture_core\|hdlverifier_capture_jtag_core:u_jtag_core\|command_reg\[6\]~2" {  } { { "hdlverifier_capture_jtag_core.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583890134955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1583890134955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583890134955 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 0 { 0 ""} 0 1662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583890134955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583890135255 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583890135257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583890135257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583890135259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583890135263 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1583890135266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1583890135266 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583890135268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583890135302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 Block RAM " "Packed 7 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1583890135304 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583890135304 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1583890135311 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1583890135311 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1583890135311 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 15 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 3 21 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1583890135312 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1583890135312 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1583890135312 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_DATA_OUT\[0\] " "Node \"LED_DATA_OUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_DATA_OUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583890135371 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_DATA_OUT\[1\] " "Node \"LED_DATA_OUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_DATA_OUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583890135371 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_DATA_OUT\[2\] " "Node \"LED_DATA_OUT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_DATA_OUT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583890135371 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1583890135371 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583890135371 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1583890135380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583890136014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583890136185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583890136210 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583890136809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583890136809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583890137106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1583890137933 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583890137933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1583890138044 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1583890138044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583890138044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583890138047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1583890138182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583890138194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583890138378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583890138379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583890138713 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583890139173 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1583890139454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.fit.smsg " "Generated suppressed messages file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583890139568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6136 " "Peak virtual memory: 6136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583890140215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 19:29:00 2020 " "Processing ended: Tue Mar 10 19:29:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583890140215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583890140215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583890140215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583890140215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1583890141302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583890141307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 19:29:01 2020 " "Processing started: Tue Mar 10 19:29:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583890141307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1583890141307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1583890141307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1583890141647 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1583890142606 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1583890142641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583890142898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 19:29:02 2020 " "Processing ended: Tue Mar 10 19:29:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583890142898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583890142898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583890142898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1583890142898 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1583890143511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1583890144163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583890144169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 19:29:03 2020 " "Processing started: Tue Mar 10 19:29:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583890144169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583890144169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583890144169 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583890144352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583890144787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583890144787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890144838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890144838 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583890145078 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583890145078 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583890145078 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1583890145078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1583890145083 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt\[8\] clk " "Register cnt\[8\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1583890145085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1583890145085 "|project|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890145091 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890145091 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1583890145091 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583890145094 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1583890145107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.084 " "Worst-case setup slack is 46.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.084               0.000 altera_reserved_tck  " "   46.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.416 " "Worst-case hold slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 altera_reserved_tck  " "    0.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.785 " "Worst-case recovery slack is 97.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.785               0.000 altera_reserved_tck  " "   97.785               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.016 " "Worst-case removal slack is 1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 altera_reserved_tck  " "    1.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.542 " "Worst-case minimum pulse width slack is 49.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.542               0.000 altera_reserved_tck  " "   49.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145170 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145224 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145224 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145224 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145224 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.324 ns " "Worst Case Available Settling Time: 197.324 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145224 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145224 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583890145224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1583890145233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583890145258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583890145568 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt\[8\] clk " "Register cnt\[8\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1583890145679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1583890145679 "|project|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890145684 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890145684 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1583890145684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.662 " "Worst-case setup slack is 46.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.662               0.000 altera_reserved_tck  " "   46.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.015 " "Worst-case recovery slack is 98.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.015               0.000 altera_reserved_tck  " "   98.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.888 " "Worst-case removal slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 altera_reserved_tck  " "    0.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.411 " "Worst-case minimum pulse width slack is 49.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890145746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890145746 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.648 ns " "Worst Case Available Settling Time: 197.648 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890145835 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583890145835 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1583890145868 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt\[8\] clk " "Register cnt\[8\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1583890145999 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1583890145999 "|project|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890146004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1583890146004 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1583890146004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.383 " "Worst-case setup slack is 48.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.383               0.000 altera_reserved_tck  " "   48.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890146015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890146025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.920 " "Worst-case recovery slack is 98.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.920               0.000 altera_reserved_tck  " "   98.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890146033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 altera_reserved_tck  " "    0.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890146041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.443 " "Worst-case minimum pulse width slack is 49.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.443               0.000 altera_reserved_tck  " "   49.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583890146049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583890146049 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890146095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890146095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890146095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890146095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.791 ns " "Worst Case Available Settling Time: 198.791 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890146095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583890146095 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583890146095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583890146446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583890146446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583890146553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 19:29:06 2020 " "Processing ended: Tue Mar 10 19:29:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583890146553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583890146553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583890146553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583890146553 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583890147256 ""}
