29
1 WORK 0 SYSTEM_TOP
2 WORK 0 RST_SYNC
3 WORK 0 ClkDiv
4 WORK 0 Prescale_mux
5 WORK 0 REG_FILE
6 WORK 0 UART
7 WORK 0 UART_TX
8 WORK 0 serializer
9 WORK 0 controller_fsm
10 WORK 0 parity_calc
11 WORK 0 mux4x1
12 WORK 0 UART_RX
13 WORK 0 uart_rx_fsm
14 WORK 0 edge_bit_counter
15 WORK 0 data_sampling
16 WORK 0 deserializer
17 WORK 0 parity_check
18 WORK 0 strt_check
19 WORK 0 stop_check
20 WORK 0 DATA_SYNC
21 WORK 0 BIT_SYNC
22 WORK 0 PULSE_GEN
23 WORK 0 SYS_CTRL
24 WORK 0 CLK_GATE
25 WORK 0 ALU
26 WORK 0 ASYNC_FIFO
27 WORK 0 FIFO_MEM_CNTRL
28 WORK 0 FIFO_WR
29 WORK 0 FIFO_RD
31
../cons/constraints.sgdc 1 -1 3 1 64770 330549630 0 0 0 0 0 0 0 0 N.A.
../rtl/ALU.v 2 59 1 1 64770 136438344 0 0 0 0 1 0 0 1 N.A.
../rtl/ASYNC_FIFO.v 3 84 1 1 64770 136438345 0 0 0 0 1 0 0 1 N.A.
../rtl/BIT_SYNC.v 4 35 1 1 64770 136438358 0 0 0 0 1 0 1 1 N.A.
../rtl/CLK_GATE.v 5 15 1 1 64770 136438359 0 0 0 0 1 0 0 1 N.A.
../rtl/ClkDiv.v 6 42 1 1 64770 136438360 0 0 0 0 1 0 0 1 N.A.
../rtl/controller_fsm.v 7 80 1 1 64770 136438361 0 0 0 0 1 0 1 1 N.A.
../rtl/data_sampling.v 8 38 1 1 64770 136438362 0 0 0 0 1 0 1 1 N.A.
../rtl/DATA_SYNC.v 9 48 1 1 64770 136438357 0 0 0 0 1 0 1 1 N.A.
../rtl/deserializer.v 10 15 1 1 64770 136438364 0 0 0 0 1 0 0 1 N.A.
../rtl/edge_bit_counter.v 11 31 1 1 64770 136438365 0 0 0 0 1 0 0 1 N.A.
../rtl/FIFO_MEM_CNTRL.v 12 32 1 1 64770 136438366 0 0 0 0 1 0 0 1 N.A.
../rtl/FIFO_RD.v 13 32 1 1 64770 136438367 0 0 0 0 1 0 0 1 N.A.
../rtl/FIFO_WR.v 14 36 1 1 64770 136438368 0 0 0 0 1 0 0 1 N.A.
../rtl/mux4x1.v 15 25 1 1 64770 136438369 0 0 0 0 1 0 0 1 N.A.
../rtl/parity_calc.v 16 30 1 1 64770 136438370 0 0 0 0 1 0 0 1 N.A.
../rtl/parity_check.v 17 19 1 1 64770 136438371 0 0 0 0 1 0 0 1 N.A.
../rtl/Prescale_mux.v 18 15 1 1 64770 136438372 0 0 0 0 1 0 0 1 N.A.
../rtl/PULSE_GEN.v 19 17 1 1 64770 136438373 0 0 0 0 1 0 0 1 N.A.
../rtl/REG_FILE.v 20 54 1 1 64770 136438374 0 0 0 0 1 0 0 1 N.A.
../rtl/RST_SYNC.v 21 27 1 1 64770 136438375 0 0 0 0 1 0 0 1 N.A.
../rtl/serializer.v 22 31 1 1 64770 136438376 0 0 0 0 1 0 0 1 N.A.
../rtl/stop_check.v 23 16 1 1 64770 136438377 0 0 0 0 1 0 0 1 N.A.
../rtl/strt_check.v 24 16 1 1 64770 136438378 0 0 0 0 1 0 0 1 N.A.
../rtl/SYS_CTRL.v 25 208 1 1 64770 136438385 0 0 0 0 1 0 1 1 N.A.
../rtl/SYSTEM_TOP.v 26 188 1 1 64770 136438346 0 0 0 0 1 0 1 1 N.A.
../rtl/UART.v 27 46 1 1 64770 136438343 0 0 0 0 1 0 1 1 N.A.
../rtl/UART_RX.v 28 102 1 1 64770 136438363 0 0 0 0 1 0 1 1 N.A.
../rtl/uart_rx_fsm.v 29 124 1 1 64770 136438383 0 0 0 0 1 0 1 1 N.A.
../rtl/UART_TX.v 30 66 1 1 64770 136438381 0 0 0 0 1 0 1 1 N.A.
./spyglass-1/Design_Read/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 31 -1 7 1 64770 471927294 0 0 0 0 0 0 0 0 N.A.
2 2 60 25
3 3 84 26
4 2 36 21
5 2 16 24
6 1 40 3
7 2 81 9
8 2 39 15
9 1 48 20
10 2 15 16
11 2 32 14
12 2 33 27
13 2 33 29
14 2 37 28
15 2 26 11
16 2 30 10
17 2 20 17
18 2 16 4
19 2 18 22
20 2 54 5
21 2 28 2
22 2 32 8
23 2 17 19
24 2 17 18
25 2 208 23
26 1 188 1
27 1 46 6
28 1 102 12
29 2 125 13
30 1 66 7
