Reading OpenROAD database at '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/31-openroad-repairdesignpostgpl/systolic_sorter.odb'…
Reading library file at '/home/stonepine/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          354151.8 u
legalized HPWL         357357.9 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 1573 instances
[INFO DPL-0021] HPWL before          357357.9 u
[INFO DPL-0022] HPWL after           354151.8 u
[INFO DPL-0023] HPWL delta               -0.9 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                              1270    4767.07
  Tap cell                              42679   53399.96
  Timing Repair Buffer                    812    5441.47
  Inverter                                843    3239.36
  Sequential cell                         705   18493.99
  Multi-Input combinational cell         1528   14415.08
  Total                                 47837   99756.92
Writing OpenROAD database to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/33-openroad-detailedplacement/systolic_sorter.odb'…
Writing netlist to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/33-openroad-detailedplacement/systolic_sorter.nl.v'…
Writing powered netlist to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/33-openroad-detailedplacement/systolic_sorter.pnl.v'…
Writing layout to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/33-openroad-detailedplacement/systolic_sorter.def'…
Writing timing constraints to '/home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/33-openroad-detailedplacement/systolic_sorter.sdc'…
