$date
	Sat Nov  9 20:08:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module writeback_unit_tb $end
$var reg 16 ! aluresult [15:0] $end
$var reg 1 " clk $end
$var reg 1 # isld $end
$var reg 1 $ iswb $end
$var reg 16 % ldresult [15:0] $end
$var reg 3 & rd [2:0] $end
$scope module uut $end
$var wire 16 ' aluresult [15:0] $end
$var wire 1 " clk $end
$var wire 1 # isld $end
$var wire 1 $ iswb $end
$var wire 16 ( ldresult [15:0] $end
$var wire 3 ) rd [2:0] $end
$var reg 16 * result [15:0] $end
$var integer 32 + file [31:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 ,
b10000000000000000000000000000011 +
bx *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
0#
0"
b0 !
$end
#5
1"
#10
0"
b1010101111001101 !
b1010101111001101 '
b1 &
b1 )
1$
#15
b1000 ,
b1010101111001101 *
1"
#20
0"
#25
1"
#30
0"
b1001000110100 %
b1001000110100 (
b10 &
b10 )
1#
#35
b1000 ,
b1001000110100 *
1"
#40
0"
#45
1"
#50
0"
b101011001111000 !
b101011001111000 '
b11 &
b11 )
0$
#55
1"
#60
0"
#65
1"
#70
0"
